\doxysection{System Control Block (SCB)}
\label{group___c_m_s_i_s___s_c_b}\index{System Control Block (SCB)@{System Control Block (SCB)}}


Type definitions for the System Control Block Registers.  


Collaboration diagram for System Control Block (SCB)\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___c_m_s_i_s___s_c_b}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ System Tick Timer (\+Sys\+Tick)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Timer Registers. \end{DoxyCompactList}\item 
\textbf{ System Controls not in SCB (\+SCn\+SCB)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Control and ID Register not in the SCB. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ SCB\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Control Block (SCB). \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Pos}~29U
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk}~(0x3\+FFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos}~18U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos}~17U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos}~14U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos}~13U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}~10U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk}~(0x\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk}~(0x1\+FFFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos}~18U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos}~17U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos}~14U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos}~13U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}~10U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk}~(0x\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk}~(0x1\+FFFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Pos}~17U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos}~18U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos}~17U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos}~14U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos}~13U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}~10U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk}~(0x\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CLIDR\+\_\+\+LOUU\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+CLIDR\+\_\+\+LOUU\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+CLIDR\+\_\+\+LOUU\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CLIDR\+\_\+\+LOC\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CLIDR\+\_\+\+LOC\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+CLIDR\+\_\+\+LOC\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+FORMAT\+\_\+\+Pos}~29U
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+FORMAT\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+FORMAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+CWG\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+CWG\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+CWG\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+ERG\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+ERG\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+ERG\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+DMINLINE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+DMINLINE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+DMINLINE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+IMINLINE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CTR\+\_\+\+IMINLINE\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+IMINLINE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WT\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WB\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WB\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WB\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+RA\+\_\+\+Pos}~29U
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+RA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+RA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WA\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+NUMSETS\+\_\+\+Pos}~13U
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+NUMSETS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+NUMSETS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+ASSOCIATIVITY\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+ASSOCIATIVITY\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+ASSOCIATIVITY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+LINESIZE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+LINESIZE\+\_\+\+Msk}~(7UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+LINESIZE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CSSELR\+\_\+\+LEVEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+CSSELR\+\_\+\+LEVEL\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+CSSELR\+\_\+\+LEVEL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CSSELR\+\_\+\+IND\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CSSELR\+\_\+\+IND\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CSSELR\+\_\+\+IND\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+DCISW\+\_\+\+WAY\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+DCISW\+\_\+\+WAY\+\_\+\+Msk}~(3UL $<$$<$ \textbf{ SCB\+\_\+\+DCISW\+\_\+\+WAY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DCISW\+\_\+\+SET\+\_\+\+Pos}~5U
\item 
\#define \textbf{ SCB\+\_\+\+DCISW\+\_\+\+SET\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+DCISW\+\_\+\+SET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DCCSW\+\_\+\+WAY\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+DCCSW\+\_\+\+WAY\+\_\+\+Msk}~(3UL $<$$<$ \textbf{ SCB\+\_\+\+DCCSW\+\_\+\+WAY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DCCSW\+\_\+\+SET\+\_\+\+Pos}~5U
\item 
\#define \textbf{ SCB\+\_\+\+DCCSW\+\_\+\+SET\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+DCCSW\+\_\+\+SET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DCCISW\+\_\+\+WAY\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+DCCISW\+\_\+\+WAY\+\_\+\+Msk}~(3UL $<$$<$ \textbf{ SCB\+\_\+\+DCCISW\+\_\+\+WAY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DCCISW\+\_\+\+SET\+\_\+\+Pos}~5U
\item 
\#define \textbf{ SCB\+\_\+\+DCCISW\+\_\+\+SET\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+DCCISW\+\_\+\+SET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+SZ\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+SZ\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+SZ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+RETEN\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+RETEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+RETEN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+RMW\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+RMW\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+RMW\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+EN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+EN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+EN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+SZ\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+SZ\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+SZ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+RETEN\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+RETEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+RETEN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+RMW\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+RMW\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+RMW\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+EN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+EN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+EN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+AHBPCR\+\_\+\+SZ\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AHBPCR\+\_\+\+SZ\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AHBPCR\+\_\+\+SZ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AHBPCR\+\_\+\+EN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+AHBPCR\+\_\+\+EN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AHBPCR\+\_\+\+EN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CACR\+\_\+\+FORCEWT\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+CACR\+\_\+\+FORCEWT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CACR\+\_\+\+FORCEWT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CACR\+\_\+\+ECCEN\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+CACR\+\_\+\+ECCEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CACR\+\_\+\+ECCEN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CACR\+\_\+\+SIWT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CACR\+\_\+\+SIWT\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CACR\+\_\+\+SIWT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+AHBSCR\+\_\+\+INITCOUNT\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+AHBSCR\+\_\+\+INITCOUNT\+\_\+\+Msk}~(0x1\+FUL $<$$<$ SCB\+\_\+\+AHBPCR\+\_\+\+INITCOUNT\+\_\+\+Pos)
\item 
\#define \textbf{ SCB\+\_\+\+AHBSCR\+\_\+\+TPRI\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AHBSCR\+\_\+\+TPRI\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ SCB\+\_\+\+AHBPCR\+\_\+\+TPRI\+\_\+\+Pos)
\item 
\#define \textbf{ SCB\+\_\+\+AHBSCR\+\_\+\+CTL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+AHBSCR\+\_\+\+CTL\+\_\+\+Msk}~(3UL /$\ast$$<$$<$ SCB\+\_\+\+AHBPCR\+\_\+\+CTL\+\_\+\+Pos$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AXIMTYPE\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AXIMTYPE\+\_\+\+Msk}~(3UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AXIMTYPE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+EPPB\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+EPPB\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+EPPB\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AXIM\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AXIM\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AXIM\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AHBP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AHBP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AHBP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+DTCM\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+DTCM\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+DTCM\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+ITCM\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+ITCM\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+ITCM\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk}~(0x1\+FFFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Pos}~29U
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk}~(0x3\+FFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk}~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}~9U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos}~18U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos}~17U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos}~14U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos}~13U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}~10U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk}~(0x\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Type definitions for the System Control Block Registers. 



\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___c_m_s_i_s___s_c_b_gabfc67aa93bca5ddd4b0f0a47b372383e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_AHBP\_Msk@{SCB\_ABFSR\_AHBP\_Msk}}
\index{SCB\_ABFSR\_AHBP\_Msk@{SCB\_ABFSR\_AHBP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_AHBP\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+AHBP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AHBP\+\_\+\+Pos})}

SCB ABFSR\+: AHBP Mask 

Definition at line 893 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5c97d4cc05972dc80963e74eb2332841}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_AHBP\_Pos@{SCB\_ABFSR\_AHBP\_Pos}}
\index{SCB\_ABFSR\_AHBP\_Pos@{SCB\_ABFSR\_AHBP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_AHBP\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+AHBP\+\_\+\+Pos~2U}

SCB ABFSR\+: AHBP Position 

Definition at line 892 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac24348e5ec8392f4a076c7ba690aae48}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_AXIM\_Msk@{SCB\_ABFSR\_AXIM\_Msk}}
\index{SCB\_ABFSR\_AXIM\_Msk@{SCB\_ABFSR\_AXIM\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_AXIM\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+AXIM\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AXIM\+\_\+\+Pos})}

SCB ABFSR\+: AXIM Mask 

Definition at line 890 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga48c7a6de20e2823c0dc74d78c5ef7992}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_AXIM\_Pos@{SCB\_ABFSR\_AXIM\_Pos}}
\index{SCB\_ABFSR\_AXIM\_Pos@{SCB\_ABFSR\_AXIM\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_AXIM\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+AXIM\+\_\+\+Pos~3U}

SCB ABFSR\+: AXIM Position 

Definition at line 889 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga91783597f0721644a1ab1919755bb6ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_AXIMTYPE\_Msk@{SCB\_ABFSR\_AXIMTYPE\_Msk}}
\index{SCB\_ABFSR\_AXIMTYPE\_Msk@{SCB\_ABFSR\_AXIMTYPE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_AXIMTYPE\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+AXIMTYPE\+\_\+\+Msk~(3UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+AXIMTYPE\+\_\+\+Pos})}

SCB ABFSR\+: AXIMTYPE Mask 

Definition at line 884 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad89888a5399f2a229270d6dc9a8eaa85}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_AXIMTYPE\_Pos@{SCB\_ABFSR\_AXIMTYPE\_Pos}}
\index{SCB\_ABFSR\_AXIMTYPE\_Pos@{SCB\_ABFSR\_AXIMTYPE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_AXIMTYPE\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+AXIMTYPE\+\_\+\+Pos~8U}

SCB ABFSR\+: AXIMTYPE Position 

Definition at line 883 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0f48b9b3b5e79c83383ff9506a75f423}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_DTCM\_Msk@{SCB\_ABFSR\_DTCM\_Msk}}
\index{SCB\_ABFSR\_DTCM\_Msk@{SCB\_ABFSR\_DTCM\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_DTCM\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+DTCM\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+DTCM\+\_\+\+Pos})}

SCB ABFSR\+: DTCM Mask 

Definition at line 896 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga46e22bfb92f4344807714dfa987b7cf3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_DTCM\_Pos@{SCB\_ABFSR\_DTCM\_Pos}}
\index{SCB\_ABFSR\_DTCM\_Pos@{SCB\_ABFSR\_DTCM\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_DTCM\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+DTCM\+\_\+\+Pos~1U}

SCB ABFSR\+: DTCM Position 

Definition at line 895 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac7bbc98af76d3de2713a0eb0c6c2e613}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_EPPB\_Msk@{SCB\_ABFSR\_EPPB\_Msk}}
\index{SCB\_ABFSR\_EPPB\_Msk@{SCB\_ABFSR\_EPPB\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_EPPB\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+EPPB\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+EPPB\+\_\+\+Pos})}

SCB ABFSR\+: EPPB Mask 

Definition at line 887 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2d943581f93e2425e0a22a0d45b9f0a6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_EPPB\_Pos@{SCB\_ABFSR\_EPPB\_Pos}}
\index{SCB\_ABFSR\_EPPB\_Pos@{SCB\_ABFSR\_EPPB\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_EPPB\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+EPPB\+\_\+\+Pos~4U}

SCB ABFSR\+: EPPB Position 

Definition at line 886 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa8cd31cf3adbe7445c733c0a0a4779da}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_ITCM\_Msk@{SCB\_ABFSR\_ITCM\_Msk}}
\index{SCB\_ABFSR\_ITCM\_Msk@{SCB\_ABFSR\_ITCM\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_ITCM\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+ITCM\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ABFSR\+\_\+\+ITCM\+\_\+\+Pos}$\ast$/)}

SCB ABFSR\+: ITCM Mask 

Definition at line 899 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf7c22a977aed73cd51317c25286e81c6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ABFSR\_ITCM\_Pos@{SCB\_ABFSR\_ITCM\_Pos}}
\index{SCB\_ABFSR\_ITCM\_Pos@{SCB\_ABFSR\_ITCM\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ABFSR\_ITCM\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ABFSR\+\_\+\+ITCM\+\_\+\+Pos~0U}

SCB ABFSR\+: ITCM Position 

Definition at line 898 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga770da9a88e66adb62645f625b0a095cb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBPCR\_EN\_Msk@{SCB\_AHBPCR\_EN\_Msk}}
\index{SCB\_AHBPCR\_EN\_Msk@{SCB\_AHBPCR\_EN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBPCR\_EN\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBPCR\+\_\+\+EN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AHBPCR\+\_\+\+EN\+\_\+\+Pos}$\ast$/)}

SCB AHBPCR\+: EN Mask 

Definition at line 860 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1048eb341b71c712a1a8aedf4eedffe0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBPCR\_EN\_Pos@{SCB\_AHBPCR\_EN\_Pos}}
\index{SCB\_AHBPCR\_EN\_Pos@{SCB\_AHBPCR\_EN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBPCR\_EN\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBPCR\+\_\+\+EN\+\_\+\+Pos~0U}

SCB AHBPCR\+: EN Position 

Definition at line 859 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9a22251ee32265508a9aa7bcff3e317a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBPCR\_SZ\_Msk@{SCB\_AHBPCR\_SZ\_Msk}}
\index{SCB\_AHBPCR\_SZ\_Msk@{SCB\_AHBPCR\_SZ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBPCR\_SZ\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBPCR\+\_\+\+SZ\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AHBPCR\+\_\+\+SZ\+\_\+\+Pos})}

SCB AHBPCR\+: SZ Mask 

Definition at line 857 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0f5d024d0d233713c33c5ba1a936d8d2}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBPCR\_SZ\_Pos@{SCB\_AHBPCR\_SZ\_Pos}}
\index{SCB\_AHBPCR\_SZ\_Pos@{SCB\_AHBPCR\_SZ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBPCR\_SZ\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBPCR\+\_\+\+SZ\+\_\+\+Pos~1U}

SCB AHBPCR\+: SZ Position 

Definition at line 856 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab2aa81692dfec47f8b69a3f425ca1022}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBSCR\_CTL\_Msk@{SCB\_AHBSCR\_CTL\_Msk}}
\index{SCB\_AHBSCR\_CTL\_Msk@{SCB\_AHBSCR\_CTL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBSCR\_CTL\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBSCR\+\_\+\+CTL\+\_\+\+Msk~(3UL /$\ast$$<$$<$ SCB\+\_\+\+AHBPCR\+\_\+\+CTL\+\_\+\+Pos$\ast$/)}

SCB AHBSCR\+: CTL Mask 

Definition at line 880 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabfdcfa4029b1249d45a649ff37c04d65}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBSCR\_CTL\_Pos@{SCB\_AHBSCR\_CTL\_Pos}}
\index{SCB\_AHBSCR\_CTL\_Pos@{SCB\_AHBSCR\_CTL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBSCR\_CTL\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBSCR\+\_\+\+CTL\+\_\+\+Pos~0U}

SCB AHBSCR\+: CTL Position 

Definition at line 879 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabb766ac9d99ea8272387b6946e80ce43}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBSCR\_INITCOUNT\_Msk@{SCB\_AHBSCR\_INITCOUNT\_Msk}}
\index{SCB\_AHBSCR\_INITCOUNT\_Msk@{SCB\_AHBSCR\_INITCOUNT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBSCR\_INITCOUNT\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBSCR\+\_\+\+INITCOUNT\+\_\+\+Msk~(0x1\+FUL $<$$<$ SCB\+\_\+\+AHBPCR\+\_\+\+INITCOUNT\+\_\+\+Pos)}

SCB AHBSCR\+: INITCOUNT Mask 

Definition at line 874 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga47f55c7d1b161535caff50e7a35dc734}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBSCR\_INITCOUNT\_Pos@{SCB\_AHBSCR\_INITCOUNT\_Pos}}
\index{SCB\_AHBSCR\_INITCOUNT\_Pos@{SCB\_AHBSCR\_INITCOUNT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBSCR\_INITCOUNT\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBSCR\+\_\+\+INITCOUNT\+\_\+\+Pos~11U}

SCB AHBSCR\+: INITCOUNT Position 

Definition at line 873 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab5303ca99ab56df4b6cd6298dc0e1c32}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBSCR\_TPRI\_Msk@{SCB\_AHBSCR\_TPRI\_Msk}}
\index{SCB\_AHBSCR\_TPRI\_Msk@{SCB\_AHBSCR\_TPRI\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBSCR\_TPRI\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBSCR\+\_\+\+TPRI\+\_\+\+Msk~(0x1\+FFUL $<$$<$ SCB\+\_\+\+AHBPCR\+\_\+\+TPRI\+\_\+\+Pos)}

SCB AHBSCR\+: TPRI Mask 

Definition at line 877 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabf98193e45e8bcb57caa28e8dc6df199}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AHBSCR\_TPRI\_Pos@{SCB\_AHBSCR\_TPRI\_Pos}}
\index{SCB\_AHBSCR\_TPRI\_Pos@{SCB\_AHBSCR\_TPRI\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AHBSCR\_TPRI\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AHBSCR\+\_\+\+TPRI\+\_\+\+Pos~2U}

SCB AHBSCR\+: TPRI Position 

Definition at line 876 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}}
\index{SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})}

SCB AIRCR\+: ENDIANESS Mask 

Definition at line 462 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}}
\index{SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})}

SCB AIRCR\+: ENDIANESS Mask 

Definition at line 486 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}}
\index{SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})}

SCB AIRCR\+: ENDIANESS Mask 

Definition at line 517 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}}
\index{SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})}

SCB AIRCR\+: ENDIANESS Mask 

Definition at line 577 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}}
\index{SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})}

SCB AIRCR\+: ENDIANESS Mask 

Definition at line 621 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}}
\index{SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})}

SCB AIRCR\+: ENDIANESS Mask 

Definition at line 466 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}}
\index{SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})}

SCB AIRCR\+: ENDIANESS Mask 

Definition at line 506 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}}
\index{SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos~15U}

SCB AIRCR\+: ENDIANESS Position 

Definition at line 461 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}}
\index{SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos~15U}

SCB AIRCR\+: ENDIANESS Position 

Definition at line 485 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}}
\index{SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos~15U}

SCB AIRCR\+: ENDIANESS Position 

Definition at line 516 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}}
\index{SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos~15U}

SCB AIRCR\+: ENDIANESS Position 

Definition at line 576 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}}
\index{SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos~15U}

SCB AIRCR\+: ENDIANESS Position 

Definition at line 620 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}}
\index{SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos~15U}

SCB AIRCR\+: ENDIANESS Position 

Definition at line 465 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}}
\index{SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_ENDIANESS\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos~15U}

SCB AIRCR\+: ENDIANESS Position 

Definition at line 505 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}}
\index{SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_PRIGROUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})}

SCB AIRCR\+: PRIGROUP Mask 

Definition at line 520 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}}
\index{SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_PRIGROUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})}

SCB AIRCR\+: PRIGROUP Mask 

Definition at line 580 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}}
\index{SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_PRIGROUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})}

SCB AIRCR\+: PRIGROUP Mask 

Definition at line 624 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}}
\index{SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_PRIGROUP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos})}

SCB AIRCR\+: PRIGROUP Mask 

Definition at line 509 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}}
\index{SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_PRIGROUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos~8U}

SCB AIRCR\+: PRIGROUP Position 

Definition at line 519 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}}
\index{SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_PRIGROUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos~8U}

SCB AIRCR\+: PRIGROUP Position 

Definition at line 579 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}}
\index{SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_PRIGROUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos~8U}

SCB AIRCR\+: PRIGROUP Position 

Definition at line 623 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}}
\index{SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_PRIGROUP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos~8U}

SCB AIRCR\+: PRIGROUP Position 

Definition at line 508 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})}

SCB AIRCR\+: SYSRESETREQ Mask 

Definition at line 465 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})}

SCB AIRCR\+: SYSRESETREQ Mask 

Definition at line 489 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})}

SCB AIRCR\+: SYSRESETREQ Mask 

Definition at line 523 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})}

SCB AIRCR\+: SYSRESETREQ Mask 

Definition at line 583 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})}

SCB AIRCR\+: SYSRESETREQ Mask 

Definition at line 627 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})}

SCB AIRCR\+: SYSRESETREQ Mask 

Definition at line 469 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})}

SCB AIRCR\+: SYSRESETREQ Mask 

Definition at line 512 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos~2U}

SCB AIRCR\+: SYSRESETREQ Position 

Definition at line 464 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos~2U}

SCB AIRCR\+: SYSRESETREQ Position 

Definition at line 488 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos~2U}

SCB AIRCR\+: SYSRESETREQ Position 

Definition at line 522 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos~2U}

SCB AIRCR\+: SYSRESETREQ Position 

Definition at line 582 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos~2U}

SCB AIRCR\+: SYSRESETREQ Position 

Definition at line 626 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos~2U}

SCB AIRCR\+: SYSRESETREQ Position 

Definition at line 468 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_SYSRESETREQ\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos~2U}

SCB AIRCR\+: SYSRESETREQ Position 

Definition at line 511 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})}

SCB AIRCR\+: VECTCLRACTIVE Mask 

Definition at line 468 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})}

SCB AIRCR\+: VECTCLRACTIVE Mask 

Definition at line 492 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})}

SCB AIRCR\+: VECTCLRACTIVE Mask 

Definition at line 526 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})}

SCB AIRCR\+: VECTCLRACTIVE Mask 

Definition at line 586 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})}

SCB AIRCR\+: VECTCLRACTIVE Mask 

Definition at line 630 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})}

SCB AIRCR\+: VECTCLRACTIVE Mask 

Definition at line 472 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})}

SCB AIRCR\+: VECTCLRACTIVE Mask 

Definition at line 515 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos~1U}

SCB AIRCR\+: VECTCLRACTIVE Position 

Definition at line 467 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos~1U}

SCB AIRCR\+: VECTCLRACTIVE Position 

Definition at line 491 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos~1U}

SCB AIRCR\+: VECTCLRACTIVE Position 

Definition at line 525 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos~1U}

SCB AIRCR\+: VECTCLRACTIVE Position 

Definition at line 585 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos~1U}

SCB AIRCR\+: VECTCLRACTIVE Position 

Definition at line 629 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos~1U}

SCB AIRCR\+: VECTCLRACTIVE Position 

Definition at line 471 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTCLRACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos~1U}

SCB AIRCR\+: VECTCLRACTIVE Position 

Definition at line 514 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}}
\index{SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEY Mask 

Definition at line 456 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}}
\index{SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEY Mask 

Definition at line 480 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}}
\index{SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEY Mask 

Definition at line 511 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}}
\index{SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEY Mask 

Definition at line 571 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}}
\index{SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEY Mask 

Definition at line 615 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}}
\index{SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEY Mask 

Definition at line 460 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}}
\index{SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEY Mask 

Definition at line 500 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}}
\index{SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEY Position 

Definition at line 455 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}}
\index{SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEY Position 

Definition at line 479 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}}
\index{SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEY Position 

Definition at line 510 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}}
\index{SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEY Position 

Definition at line 570 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}}
\index{SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEY Position 

Definition at line 614 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}}
\index{SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEY Position 

Definition at line 459 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}}
\index{SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEY\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEY Position 

Definition at line 499 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEYSTAT Mask 

Definition at line 459 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEYSTAT Mask 

Definition at line 483 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEYSTAT Mask 

Definition at line 514 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEYSTAT Mask 

Definition at line 574 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEYSTAT Mask 

Definition at line 618 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEYSTAT Mask 

Definition at line 463 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})}

SCB AIRCR\+: VECTKEYSTAT Mask 

Definition at line 503 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEYSTAT Position 

Definition at line 458 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEYSTAT Position 

Definition at line 482 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEYSTAT Position 

Definition at line 513 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEYSTAT Position 

Definition at line 573 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEYSTAT Position 

Definition at line 617 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEYSTAT Position 

Definition at line 462 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTKEYSTAT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos~16U}

SCB AIRCR\+: VECTKEYSTAT Position 

Definition at line 502 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}}
\index{SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTRESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}$\ast$/)}

SCB AIRCR\+: VECTRESET Mask 

Definition at line 529 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}}
\index{SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTRESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}$\ast$/)}

SCB AIRCR\+: VECTRESET Mask 

Definition at line 589 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}}
\index{SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTRESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}$\ast$/)}

SCB AIRCR\+: VECTRESET Mask 

Definition at line 633 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}}
\index{SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTRESET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}$\ast$/)}

SCB AIRCR\+: VECTRESET Mask 

Definition at line 518 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}}
\index{SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTRESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos~0U}

SCB AIRCR\+: VECTRESET Position 

Definition at line 528 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}}
\index{SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTRESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos~0U}

SCB AIRCR\+: VECTRESET Position 

Definition at line 588 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}}
\index{SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTRESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos~0U}

SCB AIRCR\+: VECTRESET Position 

Definition at line 632 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}}
\index{SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_AIRCR\_VECTRESET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos~0U}

SCB AIRCR\+: VECTRESET Position 

Definition at line 517 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7456a0b93710e8b9fa2b94c946e96c5c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CACR\_ECCEN\_Msk@{SCB\_CACR\_ECCEN\_Msk}}
\index{SCB\_CACR\_ECCEN\_Msk@{SCB\_CACR\_ECCEN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CACR\_ECCEN\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CACR\+\_\+\+ECCEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CACR\+\_\+\+ECCEN\+\_\+\+Pos})}

SCB CACR\+: ECCEN Mask 

Definition at line 867 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga76ce5adcbed2d2d8d425214a1e5d0579}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CACR\_ECCEN\_Pos@{SCB\_CACR\_ECCEN\_Pos}}
\index{SCB\_CACR\_ECCEN\_Pos@{SCB\_CACR\_ECCEN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CACR\_ECCEN\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CACR\+\_\+\+ECCEN\+\_\+\+Pos~1U}

SCB CACR\+: ECCEN Position 

Definition at line 866 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0fd9cfb1ef8f44e3edc66fd52309fa7f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CACR\_FORCEWT\_Msk@{SCB\_CACR\_FORCEWT\_Msk}}
\index{SCB\_CACR\_FORCEWT\_Msk@{SCB\_CACR\_FORCEWT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CACR\_FORCEWT\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CACR\+\_\+\+FORCEWT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CACR\+\_\+\+FORCEWT\+\_\+\+Pos})}

SCB CACR\+: FORCEWT Mask 

Definition at line 864 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9f1abd30b202418a920255dcd1d87d5f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CACR\_FORCEWT\_Pos@{SCB\_CACR\_FORCEWT\_Pos}}
\index{SCB\_CACR\_FORCEWT\_Pos@{SCB\_CACR\_FORCEWT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CACR\_FORCEWT\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CACR\+\_\+\+FORCEWT\+\_\+\+Pos~2U}

SCB CACR\+: FORCEWT Position 

Definition at line 863 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga00625442f92069da7604a420bafdbd23}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CACR\_SIWT\_Msk@{SCB\_CACR\_SIWT\_Msk}}
\index{SCB\_CACR\_SIWT\_Msk@{SCB\_CACR\_SIWT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CACR\_SIWT\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CACR\+\_\+\+SIWT\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CACR\+\_\+\+SIWT\+\_\+\+Pos}$\ast$/)}

SCB CACR\+: SIWT Mask 

Definition at line 870 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafda198ad429d0a5c865e75d42afa12a2}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CACR\_SIWT\_Pos@{SCB\_CACR\_SIWT\_Pos}}
\index{SCB\_CACR\_SIWT\_Pos@{SCB\_CACR\_SIWT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CACR\_SIWT\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CACR\+\_\+\+SIWT\+\_\+\+Pos~0U}

SCB CACR\+: SIWT Position 

Definition at line 869 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}}
\index{SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BFHFNMIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})}

SCB CCR\+: BFHFNMIGN Mask 

Definition at line 546 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}}
\index{SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BFHFNMIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})}

SCB CCR\+: BFHFNMIGN Mask 

Definition at line 606 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}}
\index{SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BFHFNMIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})}

SCB CCR\+: BFHFNMIGN Mask 

Definition at line 659 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}}
\index{SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BFHFNMIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})}

SCB CCR\+: BFHFNMIGN Mask 

Definition at line 535 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}}
\index{SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BFHFNMIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos~8U}

SCB CCR\+: BFHFNMIGN Position 

Definition at line 545 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}}
\index{SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BFHFNMIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos~8U}

SCB CCR\+: BFHFNMIGN Position 

Definition at line 605 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}}
\index{SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BFHFNMIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos~8U}

SCB CCR\+: BFHFNMIGN Position 

Definition at line 658 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}}
\index{SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BFHFNMIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos~8U}

SCB CCR\+: BFHFNMIGN Position 

Definition at line 534 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7fac248cabee94546aa9530d27217772}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BP\_Msk@{SCB\_CCR\_BP\_Msk}}
\index{SCB\_CCR\_BP\_Msk@{SCB\_CCR\_BP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BP\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Pos})}

SCB CCR\+: Branch prediction enable bit Mask 

Definition at line 647 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2a729c850e865d602bbf25852c7d44fe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_BP\_Pos@{SCB\_CCR\_BP\_Pos}}
\index{SCB\_CCR\_BP\_Pos@{SCB\_CCR\_BP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_BP\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Pos~18U}

SCB CCR\+: Branch prediction enable bit Position 

Definition at line 646 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga57b3909dff40a9c28ec50991e4202678}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DC\_Msk@{SCB\_CCR\_DC\_Msk}}
\index{SCB\_CCR\_DC\_Msk@{SCB\_CCR\_DC\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DC\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Pos})}

SCB CCR\+: Cache enable bit Mask 

Definition at line 653 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa1896a99252649cfb96139b56ba87d9b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DC\_Pos@{SCB\_CCR\_DC\_Pos}}
\index{SCB\_CCR\_DC\_Pos@{SCB\_CCR\_DC\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DC\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Pos~16U}

SCB CCR\+: Cache enable bit Position 

Definition at line 652 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DIV\_0\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Mask 

Definition at line 549 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DIV\_0\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Mask 

Definition at line 609 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DIV\_0\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Mask 

Definition at line 662 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DIV\_0\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Mask 

Definition at line 538 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DIV\_0\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos~4U}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Position 

Definition at line 548 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DIV\_0\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos~4U}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Position 

Definition at line 608 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DIV\_0\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos~4U}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Position 

Definition at line 661 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_DIV\_0\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos~4U}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Position 

Definition at line 537 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf2ff8f5957edac919e28b536aa6c0a59}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_IC\_Msk@{SCB\_CCR\_IC\_Msk}}
\index{SCB\_CCR\_IC\_Msk@{SCB\_CCR\_IC\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_IC\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Pos})}

SCB CCR\+: Instruction cache enable bit Mask 

Definition at line 650 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33f0f2a0818b2570f3e00b7e79501448}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_IC\_Pos@{SCB\_CCR\_IC\_Pos}}
\index{SCB\_CCR\_IC\_Pos@{SCB\_CCR\_IC\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_IC\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Pos~17U}

SCB CCR\+: Instruction cache enable bit Position 

Definition at line 649 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}}
\index{SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_NONBASETHRDENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}$\ast$/)}

SCB CCR\+: NONBASETHRDENA Mask 

Definition at line 558 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}}
\index{SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_NONBASETHRDENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}$\ast$/)}

SCB CCR\+: NONBASETHRDENA Mask 

Definition at line 618 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}}
\index{SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_NONBASETHRDENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}$\ast$/)}

SCB CCR\+: NONBASETHRDENA Mask 

Definition at line 671 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}}
\index{SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_NONBASETHRDENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}$\ast$/)}

SCB CCR\+: NONBASETHRDENA Mask 

Definition at line 547 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}}
\index{SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_NONBASETHRDENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos~0U}

SCB CCR\+: NONBASETHRDENA Position 

Definition at line 557 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}}
\index{SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_NONBASETHRDENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos~0U}

SCB CCR\+: NONBASETHRDENA Position 

Definition at line 617 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}}
\index{SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_NONBASETHRDENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos~0U}

SCB CCR\+: NONBASETHRDENA Position 

Definition at line 670 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}}
\index{SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_NONBASETHRDENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos~0U}

SCB CCR\+: NONBASETHRDENA Position 

Definition at line 546 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}}
\index{SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})}

SCB CCR\+: STKALIGN Mask 

Definition at line 482 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}}
\index{SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})}

SCB CCR\+: STKALIGN Mask 

Definition at line 506 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}}
\index{SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})}

SCB CCR\+: STKALIGN Mask 

Definition at line 543 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}}
\index{SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})}

SCB CCR\+: STKALIGN Mask 

Definition at line 603 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}}
\index{SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})}

SCB CCR\+: STKALIGN Mask 

Definition at line 656 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}}
\index{SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})}

SCB CCR\+: STKALIGN Mask 

Definition at line 486 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}}
\index{SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos})}

SCB CCR\+: STKALIGN Mask 

Definition at line 532 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}}
\index{SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos~9U}

SCB CCR\+: STKALIGN Position 

Definition at line 481 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}}
\index{SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos~9U}

SCB CCR\+: STKALIGN Position 

Definition at line 505 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}}
\index{SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos~9U}

SCB CCR\+: STKALIGN Position 

Definition at line 542 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}}
\index{SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos~9U}

SCB CCR\+: STKALIGN Position 

Definition at line 602 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}}
\index{SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos~9U}

SCB CCR\+: STKALIGN Position 

Definition at line 655 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}}
\index{SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos~9U}

SCB CCR\+: STKALIGN Position 

Definition at line 485 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}}
\index{SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_STKALIGN\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos~9U}

SCB CCR\+: STKALIGN Position 

Definition at line 531 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: UNALIGN\+\_\+\+TRP Mask 

Definition at line 485 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: UNALIGN\+\_\+\+TRP Mask 

Definition at line 509 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: UNALIGN\+\_\+\+TRP Mask 

Definition at line 552 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: UNALIGN\+\_\+\+TRP Mask 

Definition at line 612 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: UNALIGN\+\_\+\+TRP Mask 

Definition at line 665 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: UNALIGN\+\_\+\+TRP Mask 

Definition at line 489 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})}

SCB CCR\+: UNALIGN\+\_\+\+TRP Mask 

Definition at line 541 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos~3U}

SCB CCR\+: UNALIGN\+\_\+\+TRP Position 

Definition at line 484 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos~3U}

SCB CCR\+: UNALIGN\+\_\+\+TRP Position 

Definition at line 508 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos~3U}

SCB CCR\+: UNALIGN\+\_\+\+TRP Position 

Definition at line 551 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos~3U}

SCB CCR\+: UNALIGN\+\_\+\+TRP Position 

Definition at line 611 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos~3U}

SCB CCR\+: UNALIGN\+\_\+\+TRP Position 

Definition at line 664 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos~3U}

SCB CCR\+: UNALIGN\+\_\+\+TRP Position 

Definition at line 488 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_UNALIGN\_TRP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos~3U}

SCB CCR\+: UNALIGN\+\_\+\+TRP Position 

Definition at line 540 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}}
\index{SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_USERSETMPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})}

SCB CCR\+: USERSETMPEND Mask 

Definition at line 555 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}}
\index{SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_USERSETMPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})}

SCB CCR\+: USERSETMPEND Mask 

Definition at line 615 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}}
\index{SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_USERSETMPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})}

SCB CCR\+: USERSETMPEND Mask 

Definition at line 668 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}}
\index{SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_USERSETMPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})}

SCB CCR\+: USERSETMPEND Mask 

Definition at line 544 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}}
\index{SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_USERSETMPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos~1U}

SCB CCR\+: USERSETMPEND Position 

Definition at line 554 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}}
\index{SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_USERSETMPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos~1U}

SCB CCR\+: USERSETMPEND Position 

Definition at line 614 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}}
\index{SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_USERSETMPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos~1U}

SCB CCR\+: USERSETMPEND Position 

Definition at line 667 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}}
\index{SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCR\_USERSETMPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos~1U}

SCB CCR\+: USERSETMPEND Position 

Definition at line 543 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae093c4c635dad43845967512fa87173a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_ASSOCIATIVITY\_Msk@{SCB\_CCSIDR\_ASSOCIATIVITY\_Msk}}
\index{SCB\_CCSIDR\_ASSOCIATIVITY\_Msk@{SCB\_CCSIDR\_ASSOCIATIVITY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_ASSOCIATIVITY\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+ASSOCIATIVITY\+\_\+\+Msk~(0x3\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+ASSOCIATIVITY\+\_\+\+Pos})}

SCB CCSIDR\+: Associativity Mask 

Definition at line 792 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae67f2f83976b819fb3039fc35cfef0fb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_ASSOCIATIVITY\_Pos@{SCB\_CCSIDR\_ASSOCIATIVITY\_Pos}}
\index{SCB\_CCSIDR\_ASSOCIATIVITY\_Pos@{SCB\_CCSIDR\_ASSOCIATIVITY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_ASSOCIATIVITY\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+ASSOCIATIVITY\+\_\+\+Pos~3U}

SCB CCSIDR\+: Associativity Position 

Definition at line 791 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga07b3bdffe4c289b9c19c70cf698499da}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_LINESIZE\_Msk@{SCB\_CCSIDR\_LINESIZE\_Msk}}
\index{SCB\_CCSIDR\_LINESIZE\_Msk@{SCB\_CCSIDR\_LINESIZE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_LINESIZE\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+LINESIZE\+\_\+\+Msk~(7UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+LINESIZE\+\_\+\+Pos}$\ast$/)}

SCB CCSIDR\+: Line\+Size Mask 

Definition at line 795 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga750388e1509b36d35568a68a7a1e1ff7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_LINESIZE\_Pos@{SCB\_CCSIDR\_LINESIZE\_Pos}}
\index{SCB\_CCSIDR\_LINESIZE\_Pos@{SCB\_CCSIDR\_LINESIZE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_LINESIZE\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+LINESIZE\+\_\+\+Pos~0U}

SCB CCSIDR\+: Line\+Size Position 

Definition at line 794 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga47d1f01185d7a039334031008386c5a8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_NUMSETS\_Msk@{SCB\_CCSIDR\_NUMSETS\_Msk}}
\index{SCB\_CCSIDR\_NUMSETS\_Msk@{SCB\_CCSIDR\_NUMSETS\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_NUMSETS\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+NUMSETS\+\_\+\+Msk~(0x7\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+NUMSETS\+\_\+\+Pos})}

SCB CCSIDR\+: Num\+Sets Mask 

Definition at line 789 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1028d2c238f74d2aa021f53ffbe8d7ab}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_NUMSETS\_Pos@{SCB\_CCSIDR\_NUMSETS\_Pos}}
\index{SCB\_CCSIDR\_NUMSETS\_Pos@{SCB\_CCSIDR\_NUMSETS\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_NUMSETS\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+NUMSETS\+\_\+\+Pos~13U}

SCB CCSIDR\+: Num\+Sets Position 

Definition at line 788 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa77f28cbf94b44c1114a66e05cc43255}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_RA\_Msk@{SCB\_CCSIDR\_RA\_Msk}}
\index{SCB\_CCSIDR\_RA\_Msk@{SCB\_CCSIDR\_RA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_RA\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+RA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+RA\+\_\+\+Pos})}

SCB CCSIDR\+: RA Mask 

Definition at line 783 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga379743eea011cede0032ecb7812b51e1}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_RA\_Pos@{SCB\_CCSIDR\_RA\_Pos}}
\index{SCB\_CCSIDR\_RA\_Pos@{SCB\_CCSIDR\_RA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_RA\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+RA\+\_\+\+Pos~29U}

SCB CCSIDR\+: RA Position 

Definition at line 782 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga519ebde5ad64be2098f586bddbc8e898}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_WA\_Msk@{SCB\_CCSIDR\_WA\_Msk}}
\index{SCB\_CCSIDR\_WA\_Msk@{SCB\_CCSIDR\_WA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_WA\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+WA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WA\+\_\+\+Pos})}

SCB CCSIDR\+: WA Mask 

Definition at line 786 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gade432ae0a64858e92fa35c2983fb47a4}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_WA\_Pos@{SCB\_CCSIDR\_WA\_Pos}}
\index{SCB\_CCSIDR\_WA\_Pos@{SCB\_CCSIDR\_WA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_WA\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+WA\+\_\+\+Pos~28U}

SCB CCSIDR\+: WA Position 

Definition at line 785 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa9c0516faf8b9c7ab4151823c48f39b6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_WB\_Msk@{SCB\_CCSIDR\_WB\_Msk}}
\index{SCB\_CCSIDR\_WB\_Msk@{SCB\_CCSIDR\_WB\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_WB\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+WB\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WB\+\_\+\+Pos})}

SCB CCSIDR\+: WB Mask 

Definition at line 780 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a32c31034cf30f6fe4dfaa9d0d6a6af}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_WB\_Pos@{SCB\_CCSIDR\_WB\_Pos}}
\index{SCB\_CCSIDR\_WB\_Pos@{SCB\_CCSIDR\_WB\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_WB\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+WB\+\_\+\+Pos~30U}

SCB CCSIDR\+: WB Position 

Definition at line 779 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9089551a75985fa7cf051062ed2d62b9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_WT\_Msk@{SCB\_CCSIDR\_WT\_Msk}}
\index{SCB\_CCSIDR\_WT\_Msk@{SCB\_CCSIDR\_WT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_WT\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+WT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCSIDR\+\_\+\+WT\+\_\+\+Pos})}

SCB CCSIDR\+: WT Mask 

Definition at line 777 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4eaf5ef29d920023de2cf53b25d0d56c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CCSIDR\_WT\_Pos@{SCB\_CCSIDR\_WT\_Pos}}
\index{SCB\_CCSIDR\_WT\_Pos@{SCB\_CCSIDR\_WT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CCSIDR\_WT\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCSIDR\+\_\+\+WT\+\_\+\+Pos~31U}

SCB CCSIDR\+: WT Position 

Definition at line 776 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}}
\index{SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_BUSFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})}

SCB CFSR\+: Bus Fault Status Register Mask 

Definition at line 608 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}}
\index{SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_BUSFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})}

SCB CFSR\+: Bus Fault Status Register Mask 

Definition at line 668 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}}
\index{SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_BUSFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})}

SCB CFSR\+: Bus Fault Status Register Mask 

Definition at line 721 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}}
\index{SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_BUSFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos})}

SCB CFSR\+: Bus Fault Status Register Mask 

Definition at line 597 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}}
\index{SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_BUSFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos~8U}

SCB CFSR\+: Bus Fault Status Register Position 

Definition at line 607 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}}
\index{SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_BUSFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos~8U}

SCB CFSR\+: Bus Fault Status Register Position 

Definition at line 667 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}}
\index{SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_BUSFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos~8U}

SCB CFSR\+: Bus Fault Status Register Position 

Definition at line 720 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}}
\index{SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_BUSFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos~8U}

SCB CFSR\+: Bus Fault Status Register Position 

Definition at line 596 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}}
\index{SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_MEMFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk~(0x\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}$\ast$/)}

SCB CFSR\+: Memory Manage Fault Status Register Mask 

Definition at line 611 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}}
\index{SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_MEMFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk~(0x\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}$\ast$/)}

SCB CFSR\+: Memory Manage Fault Status Register Mask 

Definition at line 671 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}}
\index{SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_MEMFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk~(0x\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}$\ast$/)}

SCB CFSR\+: Memory Manage Fault Status Register Mask 

Definition at line 724 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}}
\index{SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_MEMFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk~(0x\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}$\ast$/)}

SCB CFSR\+: Memory Manage Fault Status Register Mask 

Definition at line 600 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}}
\index{SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_MEMFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos~0U}

SCB CFSR\+: Memory Manage Fault Status Register Position 

Definition at line 610 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}}
\index{SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_MEMFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos~0U}

SCB CFSR\+: Memory Manage Fault Status Register Position 

Definition at line 670 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}}
\index{SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_MEMFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos~0U}

SCB CFSR\+: Memory Manage Fault Status Register Position 

Definition at line 723 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}}
\index{SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_MEMFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos~0U}

SCB CFSR\+: Memory Manage Fault Status Register Position 

Definition at line 599 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}}
\index{SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_USGFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})}

SCB CFSR\+: Usage Fault Status Register Mask 

Definition at line 605 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}}
\index{SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_USGFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})}

SCB CFSR\+: Usage Fault Status Register Mask 

Definition at line 665 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}}
\index{SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_USGFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})}

SCB CFSR\+: Usage Fault Status Register Mask 

Definition at line 718 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}}
\index{SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_USGFAULTSR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos})}

SCB CFSR\+: Usage Fault Status Register Mask 

Definition at line 594 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}}
\index{SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_USGFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos~16U}

SCB CFSR\+: Usage Fault Status Register Position 

Definition at line 604 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}}
\index{SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_USGFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos~16U}

SCB CFSR\+: Usage Fault Status Register Position 

Definition at line 664 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}}
\index{SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_USGFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos~16U}

SCB CFSR\+: Usage Fault Status Register Position 

Definition at line 717 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}}
\index{SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CFSR\_USGFAULTSR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos~16U}

SCB CFSR\+: Usage Fault Status Register Position 

Definition at line 593 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3accaa1c94b1d7b920a48ffa1b47443b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CLIDR\_LOC\_Msk@{SCB\_CLIDR\_LOC\_Msk}}
\index{SCB\_CLIDR\_LOC\_Msk@{SCB\_CLIDR\_LOC\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CLIDR\_LOC\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CLIDR\+\_\+\+LOC\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+CLIDR\+\_\+\+LOC\+\_\+\+Pos})}

SCB CLIDR\+: LoC Mask 

Definition at line 757 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad723f01984bb639c77acc9529fa35ea8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CLIDR\_LOC\_Pos@{SCB\_CLIDR\_LOC\_Pos}}
\index{SCB\_CLIDR\_LOC\_Pos@{SCB\_CLIDR\_LOC\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CLIDR\_LOC\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CLIDR\+\_\+\+LOC\+\_\+\+Pos~24U}

SCB CLIDR\+: LoC Position 

Definition at line 756 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a2124def29e03f85d8ab6b455f5a174}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CLIDR\_LOUU\_Msk@{SCB\_CLIDR\_LOUU\_Msk}}
\index{SCB\_CLIDR\_LOUU\_Msk@{SCB\_CLIDR\_LOUU\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CLIDR\_LOUU\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CLIDR\+\_\+\+LOUU\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+CLIDR\+\_\+\+LOUU\+\_\+\+Pos})}

SCB CLIDR\+: Lo\+UU Mask 

Definition at line 754 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga384f04641b96d74495e023cca27ed72f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CLIDR\_LOUU\_Pos@{SCB\_CLIDR\_LOUU\_Pos}}
\index{SCB\_CLIDR\_LOUU\_Pos@{SCB\_CLIDR\_LOUU\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CLIDR\_LOUU\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CLIDR\+\_\+\+LOUU\+\_\+\+Pos~27U}

SCB CLIDR\+: Lo\+UU Position 

Definition at line 753 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}}
\index{SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})}

SCB CPUID\+: ARCHITECTURE Mask 

Definition at line 418 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}}
\index{SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})}

SCB CPUID\+: ARCHITECTURE Mask 

Definition at line 436 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}}
\index{SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})}

SCB CPUID\+: ARCHITECTURE Mask 

Definition at line 458 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}}
\index{SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})}

SCB CPUID\+: ARCHITECTURE Mask 

Definition at line 526 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}}
\index{SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})}

SCB CPUID\+: ARCHITECTURE Mask 

Definition at line 570 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}}
\index{SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})}

SCB CPUID\+: ARCHITECTURE Mask 

Definition at line 418 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}}
\index{SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})}

SCB CPUID\+: ARCHITECTURE Mask 

Definition at line 452 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}}
\index{SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos~16U}

SCB CPUID\+: ARCHITECTURE Position 

Definition at line 417 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}}
\index{SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos~16U}

SCB CPUID\+: ARCHITECTURE Position 

Definition at line 435 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}}
\index{SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos~16U}

SCB CPUID\+: ARCHITECTURE Position 

Definition at line 457 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}}
\index{SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos~16U}

SCB CPUID\+: ARCHITECTURE Position 

Definition at line 525 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}}
\index{SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos~16U}

SCB CPUID\+: ARCHITECTURE Position 

Definition at line 569 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}}
\index{SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos~16U}

SCB CPUID\+: ARCHITECTURE Position 

Definition at line 417 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}}
\index{SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_ARCHITECTURE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos~16U}

SCB CPUID\+: ARCHITECTURE Position 

Definition at line 451 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}}
\index{SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})}

SCB CPUID\+: IMPLEMENTER Mask 

Definition at line 412 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}}
\index{SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})}

SCB CPUID\+: IMPLEMENTER Mask 

Definition at line 430 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}}
\index{SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})}

SCB CPUID\+: IMPLEMENTER Mask 

Definition at line 452 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}}
\index{SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})}

SCB CPUID\+: IMPLEMENTER Mask 

Definition at line 520 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}}
\index{SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})}

SCB CPUID\+: IMPLEMENTER Mask 

Definition at line 564 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}}
\index{SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})}

SCB CPUID\+: IMPLEMENTER Mask 

Definition at line 412 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}}
\index{SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})}

SCB CPUID\+: IMPLEMENTER Mask 

Definition at line 446 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}}
\index{SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos~24U}

SCB CPUID\+: IMPLEMENTER Position 

Definition at line 411 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}}
\index{SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos~24U}

SCB CPUID\+: IMPLEMENTER Position 

Definition at line 429 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}}
\index{SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos~24U}

SCB CPUID\+: IMPLEMENTER Position 

Definition at line 451 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}}
\index{SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos~24U}

SCB CPUID\+: IMPLEMENTER Position 

Definition at line 519 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}}
\index{SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos~24U}

SCB CPUID\+: IMPLEMENTER Position 

Definition at line 563 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}}
\index{SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos~24U}

SCB CPUID\+: IMPLEMENTER Position 

Definition at line 411 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}}
\index{SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_IMPLEMENTER\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos~24U}

SCB CPUID\+: IMPLEMENTER Position 

Definition at line 445 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}}
\index{SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})}

SCB CPUID\+: PARTNO Mask 

Definition at line 421 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}}
\index{SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})}

SCB CPUID\+: PARTNO Mask 

Definition at line 439 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}}
\index{SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})}

SCB CPUID\+: PARTNO Mask 

Definition at line 461 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}}
\index{SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})}

SCB CPUID\+: PARTNO Mask 

Definition at line 529 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}}
\index{SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})}

SCB CPUID\+: PARTNO Mask 

Definition at line 573 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}}
\index{SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})}

SCB CPUID\+: PARTNO Mask 

Definition at line 421 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}}
\index{SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})}

SCB CPUID\+: PARTNO Mask 

Definition at line 455 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}}
\index{SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos~4U}

SCB CPUID\+: PARTNO Position 

Definition at line 420 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}}
\index{SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos~4U}

SCB CPUID\+: PARTNO Position 

Definition at line 438 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}}
\index{SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos~4U}

SCB CPUID\+: PARTNO Position 

Definition at line 460 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}}
\index{SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos~4U}

SCB CPUID\+: PARTNO Position 

Definition at line 528 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}}
\index{SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos~4U}

SCB CPUID\+: PARTNO Position 

Definition at line 572 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}}
\index{SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos~4U}

SCB CPUID\+: PARTNO Position 

Definition at line 420 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}}
\index{SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_PARTNO\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos~4U}

SCB CPUID\+: PARTNO Position 

Definition at line 454 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}}
\index{SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)}

SCB CPUID\+: REVISION Mask 

Definition at line 424 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}}
\index{SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)}

SCB CPUID\+: REVISION Mask 

Definition at line 442 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}}
\index{SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)}

SCB CPUID\+: REVISION Mask 

Definition at line 464 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}}
\index{SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)}

SCB CPUID\+: REVISION Mask 

Definition at line 532 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}}
\index{SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)}

SCB CPUID\+: REVISION Mask 

Definition at line 576 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}}
\index{SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)}

SCB CPUID\+: REVISION Mask 

Definition at line 424 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}}
\index{SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)}

SCB CPUID\+: REVISION Mask 

Definition at line 458 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}}
\index{SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos~0U}

SCB CPUID\+: REVISION Position 

Definition at line 423 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}}
\index{SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos~0U}

SCB CPUID\+: REVISION Position 

Definition at line 441 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}}
\index{SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos~0U}

SCB CPUID\+: REVISION Position 

Definition at line 463 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}}
\index{SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos~0U}

SCB CPUID\+: REVISION Position 

Definition at line 531 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}}
\index{SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos~0U}

SCB CPUID\+: REVISION Position 

Definition at line 575 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}}
\index{SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos~0U}

SCB CPUID\+: REVISION Position 

Definition at line 423 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}}
\index{SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_REVISION\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos~0U}

SCB CPUID\+: REVISION Position 

Definition at line 457 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}}
\index{SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})}

SCB CPUID\+: VARIANT Mask 

Definition at line 415 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}}
\index{SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})}

SCB CPUID\+: VARIANT Mask 

Definition at line 433 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}}
\index{SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})}

SCB CPUID\+: VARIANT Mask 

Definition at line 455 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}}
\index{SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})}

SCB CPUID\+: VARIANT Mask 

Definition at line 523 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}}
\index{SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})}

SCB CPUID\+: VARIANT Mask 

Definition at line 567 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}}
\index{SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})}

SCB CPUID\+: VARIANT Mask 

Definition at line 415 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}}
\index{SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})}

SCB CPUID\+: VARIANT Mask 

Definition at line 449 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}}
\index{SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos~20U}

SCB CPUID\+: VARIANT Position 

Definition at line 414 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}}
\index{SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos~20U}

SCB CPUID\+: VARIANT Position 

Definition at line 432 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}}
\index{SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos~20U}

SCB CPUID\+: VARIANT Position 

Definition at line 454 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}}
\index{SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos~20U}

SCB CPUID\+: VARIANT Position 

Definition at line 522 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}}
\index{SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos~20U}

SCB CPUID\+: VARIANT Position 

Definition at line 566 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}}
\index{SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos~20U}

SCB CPUID\+: VARIANT Position 

Definition at line 414 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}}
\index{SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CPUID\_VARIANT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos~20U}

SCB CPUID\+: VARIANT Position 

Definition at line 448 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4e5d98f4d43366cadcc5c3d7ac37228c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CSSELR\_IND\_Msk@{SCB\_CSSELR\_IND\_Msk}}
\index{SCB\_CSSELR\_IND\_Msk@{SCB\_CSSELR\_IND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CSSELR\_IND\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CSSELR\+\_\+\+IND\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CSSELR\+\_\+\+IND\+\_\+\+Pos}$\ast$/)}

SCB CSSELR\+: InD Mask 

Definition at line 802 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga70e80783c3bd7b11504c63b052b0c0b9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CSSELR\_IND\_Pos@{SCB\_CSSELR\_IND\_Pos}}
\index{SCB\_CSSELR\_IND\_Pos@{SCB\_CSSELR\_IND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CSSELR\_IND\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CSSELR\+\_\+\+IND\+\_\+\+Pos~0U}

SCB CSSELR\+: InD Position 

Definition at line 801 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa24e3a6d6960acff3d6949e416046cf0}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CSSELR\_LEVEL\_Msk@{SCB\_CSSELR\_LEVEL\_Msk}}
\index{SCB\_CSSELR\_LEVEL\_Msk@{SCB\_CSSELR\_LEVEL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CSSELR\_LEVEL\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CSSELR\+\_\+\+LEVEL\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+CSSELR\+\_\+\+LEVEL\+\_\+\+Pos})}

SCB CSSELR\+: Level Mask 

Definition at line 799 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8c014c9678bc9072f10459a1e14b973c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CSSELR\_LEVEL\_Pos@{SCB\_CSSELR\_LEVEL\_Pos}}
\index{SCB\_CSSELR\_LEVEL\_Pos@{SCB\_CSSELR\_LEVEL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CSSELR\_LEVEL\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CSSELR\+\_\+\+LEVEL\+\_\+\+Pos~1U}

SCB CSSELR\+: Level Position 

Definition at line 798 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga341c1fe0efc63e26a2affebda136da6c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_CWG\_Msk@{SCB\_CTR\_CWG\_Msk}}
\index{SCB\_CTR\_CWG\_Msk@{SCB\_CTR\_CWG\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_CWG\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+CWG\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+CWG\+\_\+\+Pos})}

SCB CTR\+: CWG Mask 

Definition at line 764 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga96ba2dac3d22d7892eabb851c052a286}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_CWG\_Pos@{SCB\_CTR\_CWG\_Pos}}
\index{SCB\_CTR\_CWG\_Pos@{SCB\_CTR\_CWG\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_CWG\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+CWG\+\_\+\+Pos~24U}

SCB CTR\+: CWG Position 

Definition at line 763 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga634bb0b270954a68757c86c517de948b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_DMINLINE\_Msk@{SCB\_CTR\_DMINLINE\_Msk}}
\index{SCB\_CTR\_DMINLINE\_Msk@{SCB\_CTR\_DMINLINE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_DMINLINE\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+DMINLINE\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+DMINLINE\+\_\+\+Pos})}

SCB CTR\+: Dmin\+Line Mask 

Definition at line 770 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae25b69e6ea66c125f703870adabb0d65}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_DMINLINE\_Pos@{SCB\_CTR\_DMINLINE\_Pos}}
\index{SCB\_CTR\_DMINLINE\_Pos@{SCB\_CTR\_DMINLINE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_DMINLINE\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+DMINLINE\+\_\+\+Pos~16U}

SCB CTR\+: Dmin\+Line Position 

Definition at line 769 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga02bb1ed5199a32e0ebad001e1b64ac35}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_ERG\_Msk@{SCB\_CTR\_ERG\_Msk}}
\index{SCB\_CTR\_ERG\_Msk@{SCB\_CTR\_ERG\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_ERG\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+ERG\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+ERG\+\_\+\+Pos})}

SCB CTR\+: ERG Mask 

Definition at line 767 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7692042fbaab5852ca60f6c2d659f724}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_ERG\_Pos@{SCB\_CTR\_ERG\_Pos}}
\index{SCB\_CTR\_ERG\_Pos@{SCB\_CTR\_ERG\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_ERG\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+ERG\+\_\+\+Pos~20U}

SCB CTR\+: ERG Position 

Definition at line 766 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf0303349e35d3777aa3aceae268f1651}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_FORMAT\_Msk@{SCB\_CTR\_FORMAT\_Msk}}
\index{SCB\_CTR\_FORMAT\_Msk@{SCB\_CTR\_FORMAT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_FORMAT\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+FORMAT\+\_\+\+Msk~(7UL $<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+FORMAT\+\_\+\+Pos})}

SCB CTR\+: Format Mask 

Definition at line 761 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab3c7f12bf78e1049eeb477a1d48b144f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_FORMAT\_Pos@{SCB\_CTR\_FORMAT\_Pos}}
\index{SCB\_CTR\_FORMAT\_Pos@{SCB\_CTR\_FORMAT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_FORMAT\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+FORMAT\+\_\+\+Pos~29U}

SCB CTR\+: Format Position 

Definition at line 760 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac62440e20c39b8022279a4a706ef9aa3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_IMINLINE\_Msk@{SCB\_CTR\_IMINLINE\_Msk}}
\index{SCB\_CTR\_IMINLINE\_Msk@{SCB\_CTR\_IMINLINE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_IMINLINE\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+IMINLINE\+\_\+\+Msk~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CTR\+\_\+\+IMINLINE\+\_\+\+Pos}$\ast$/)}

SCB CTR\+: Im\+In\+Line Mask 

Definition at line 773 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5be00464e6789da9619947d67d2a1529}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_CTR\_IMINLINE\_Pos@{SCB\_CTR\_IMINLINE\_Pos}}
\index{SCB\_CTR\_IMINLINE\_Pos@{SCB\_CTR\_IMINLINE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_CTR\_IMINLINE\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CTR\+\_\+\+IMINLINE\+\_\+\+Pos~0U}

SCB CTR\+: Im\+In\+Line Position 

Definition at line 772 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf1b0bea5ab77d4ad7d5c21e77ca463ad}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCCISW\_SET\_Msk@{SCB\_DCCISW\_SET\_Msk}}
\index{SCB\_DCCISW\_SET\_Msk@{SCB\_DCCISW\_SET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCCISW\_SET\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCCISW\+\_\+\+SET\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+DCCISW\+\_\+\+SET\+\_\+\+Pos})}

SCB DCCISW\+: Set Mask 

Definition at line 827 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga525f1bb9849e89b3eafbd53dcd51e296}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCCISW\_SET\_Pos@{SCB\_DCCISW\_SET\_Pos}}
\index{SCB\_DCCISW\_SET\_Pos@{SCB\_DCCISW\_SET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCCISW\_SET\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCCISW\+\_\+\+SET\+\_\+\+Pos~5U}

SCB DCCISW\+: Set Position 

Definition at line 826 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf2269bbe0bc7705e1da8f5ee0f581054}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCCISW\_WAY\_Msk@{SCB\_DCCISW\_WAY\_Msk}}
\index{SCB\_DCCISW\_WAY\_Msk@{SCB\_DCCISW\_WAY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCCISW\_WAY\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCCISW\+\_\+\+WAY\+\_\+\+Msk~(3UL $<$$<$ \textbf{ SCB\+\_\+\+DCCISW\+\_\+\+WAY\+\_\+\+Pos})}

SCB DCCISW\+: Way Mask 

Definition at line 824 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa90bd0b36679219d6a2144eba6eb96cd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCCISW\_WAY\_Pos@{SCB\_DCCISW\_WAY\_Pos}}
\index{SCB\_DCCISW\_WAY\_Pos@{SCB\_DCCISW\_WAY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCCISW\_WAY\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCCISW\+\_\+\+WAY\+\_\+\+Pos~30U}

SCB DCCISW\+: Way Position 

Definition at line 823 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga669e16d98c8ea0e66afb04641971d98c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCCSW\_SET\_Msk@{SCB\_DCCSW\_SET\_Msk}}
\index{SCB\_DCCSW\_SET\_Msk@{SCB\_DCCSW\_SET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCCSW\_SET\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCCSW\+\_\+\+SET\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+DCCSW\+\_\+\+SET\+\_\+\+Pos})}

SCB DCCSW\+: Set Mask 

Definition at line 820 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae93985adc38a127bc8dc909ac58e8fea}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCCSW\_SET\_Pos@{SCB\_DCCSW\_SET\_Pos}}
\index{SCB\_DCCSW\_SET\_Pos@{SCB\_DCCSW\_SET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCCSW\_SET\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCCSW\+\_\+\+SET\+\_\+\+Pos~5U}

SCB DCCSW\+: Set Position 

Definition at line 819 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8374e67655ac524284c9bb59eb2efa23}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCCSW\_WAY\_Msk@{SCB\_DCCSW\_WAY\_Msk}}
\index{SCB\_DCCSW\_WAY\_Msk@{SCB\_DCCSW\_WAY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCCSW\_WAY\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCCSW\+\_\+\+WAY\+\_\+\+Msk~(3UL $<$$<$ \textbf{ SCB\+\_\+\+DCCSW\+\_\+\+WAY\+\_\+\+Pos})}

SCB DCCSW\+: Way Mask 

Definition at line 817 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6cac2d69791e13af276d8306c796925f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCCSW\_WAY\_Pos@{SCB\_DCCSW\_WAY\_Pos}}
\index{SCB\_DCCSW\_WAY\_Pos@{SCB\_DCCSW\_WAY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCCSW\_WAY\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCCSW\+\_\+\+WAY\+\_\+\+Pos~30U}

SCB DCCSW\+: Way Position 

Definition at line 816 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab08fbef94f7d068a7c0217e074c697f9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCISW\_SET\_Msk@{SCB\_DCISW\_SET\_Msk}}
\index{SCB\_DCISW\_SET\_Msk@{SCB\_DCISW\_SET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCISW\_SET\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCISW\+\_\+\+SET\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+DCISW\+\_\+\+SET\+\_\+\+Pos})}

SCB DCISW\+: Set Mask 

Definition at line 813 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaea6bd5b7d1c47c7db06afdecc6e49281}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCISW\_SET\_Pos@{SCB\_DCISW\_SET\_Pos}}
\index{SCB\_DCISW\_SET\_Pos@{SCB\_DCISW\_SET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCISW\_SET\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCISW\+\_\+\+SET\+\_\+\+Pos~5U}

SCB DCISW\+: Set Position 

Definition at line 812 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gabfe6096a36807e0b7e1d09a06ef1d750}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCISW\_WAY\_Msk@{SCB\_DCISW\_WAY\_Msk}}
\index{SCB\_DCISW\_WAY\_Msk@{SCB\_DCISW\_WAY\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCISW\_WAY\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCISW\+\_\+\+WAY\+\_\+\+Msk~(3UL $<$$<$ \textbf{ SCB\+\_\+\+DCISW\+\_\+\+WAY\+\_\+\+Pos})}

SCB DCISW\+: Way Mask 

Definition at line 810 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa6a2a5e1707c9ef277e67dacd4e247fd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DCISW\_WAY\_Pos@{SCB\_DCISW\_WAY\_Pos}}
\index{SCB\_DCISW\_WAY\_Pos@{SCB\_DCISW\_WAY\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DCISW\_WAY\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DCISW\+\_\+\+WAY\+\_\+\+Pos~30U}

SCB DCISW\+: Way Position 

Definition at line 809 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}}
\index{SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_BKPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})}

SCB DFSR\+: BKPT Mask 

Definition at line 634 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}}
\index{SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_BKPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})}

SCB DFSR\+: BKPT Mask 

Definition at line 694 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}}
\index{SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_BKPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})}

SCB DFSR\+: BKPT Mask 

Definition at line 747 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}}
\index{SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_BKPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos})}

SCB DFSR\+: BKPT Mask 

Definition at line 623 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}}
\index{SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_BKPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos~1U}

SCB DFSR\+: BKPT Position 

Definition at line 633 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}}
\index{SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_BKPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos~1U}

SCB DFSR\+: BKPT Position 

Definition at line 693 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}}
\index{SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_BKPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos~1U}

SCB DFSR\+: BKPT Position 

Definition at line 746 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}}
\index{SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_BKPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos~1U}

SCB DFSR\+: BKPT Position 

Definition at line 622 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}}
\index{SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_DWTTRAP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})}

SCB DFSR\+: DWTTRAP Mask 

Definition at line 631 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}}
\index{SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_DWTTRAP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})}

SCB DFSR\+: DWTTRAP Mask 

Definition at line 691 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}}
\index{SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_DWTTRAP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})}

SCB DFSR\+: DWTTRAP Mask 

Definition at line 744 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}}
\index{SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_DWTTRAP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos})}

SCB DFSR\+: DWTTRAP Mask 

Definition at line 620 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}}
\index{SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_DWTTRAP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos~2U}

SCB DFSR\+: DWTTRAP Position 

Definition at line 630 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}}
\index{SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_DWTTRAP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos~2U}

SCB DFSR\+: DWTTRAP Position 

Definition at line 690 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}}
\index{SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_DWTTRAP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos~2U}

SCB DFSR\+: DWTTRAP Position 

Definition at line 743 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}}
\index{SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_DWTTRAP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos~2U}

SCB DFSR\+: DWTTRAP Position 

Definition at line 619 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}}
\index{SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_EXTERNAL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})}

SCB DFSR\+: EXTERNAL Mask 

Definition at line 625 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}}
\index{SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_EXTERNAL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})}

SCB DFSR\+: EXTERNAL Mask 

Definition at line 685 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}}
\index{SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_EXTERNAL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})}

SCB DFSR\+: EXTERNAL Mask 

Definition at line 738 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}}
\index{SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_EXTERNAL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos})}

SCB DFSR\+: EXTERNAL Mask 

Definition at line 614 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}}
\index{SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_EXTERNAL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos~4U}

SCB DFSR\+: EXTERNAL Position 

Definition at line 624 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}}
\index{SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_EXTERNAL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos~4U}

SCB DFSR\+: EXTERNAL Position 

Definition at line 684 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}}
\index{SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_EXTERNAL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos~4U}

SCB DFSR\+: EXTERNAL Position 

Definition at line 737 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}}
\index{SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_EXTERNAL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos~4U}

SCB DFSR\+: EXTERNAL Position 

Definition at line 613 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}}
\index{SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_HALTED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}$\ast$/)}

SCB DFSR\+: HALTED Mask 

Definition at line 637 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}}
\index{SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_HALTED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}$\ast$/)}

SCB DFSR\+: HALTED Mask 

Definition at line 697 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}}
\index{SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_HALTED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}$\ast$/)}

SCB DFSR\+: HALTED Mask 

Definition at line 750 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}}
\index{SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_HALTED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}$\ast$/)}

SCB DFSR\+: HALTED Mask 

Definition at line 626 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}}
\index{SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_HALTED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos~0U}

SCB DFSR\+: HALTED Position 

Definition at line 636 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}}
\index{SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_HALTED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos~0U}

SCB DFSR\+: HALTED Position 

Definition at line 696 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}}
\index{SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_HALTED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos~0U}

SCB DFSR\+: HALTED Position 

Definition at line 749 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}}
\index{SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_HALTED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos~0U}

SCB DFSR\+: HALTED Position 

Definition at line 625 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}}
\index{SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_VCATCH\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})}

SCB DFSR\+: VCATCH Mask 

Definition at line 628 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}}
\index{SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_VCATCH\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})}

SCB DFSR\+: VCATCH Mask 

Definition at line 688 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}}
\index{SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_VCATCH\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})}

SCB DFSR\+: VCATCH Mask 

Definition at line 741 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}}
\index{SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_VCATCH\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos})}

SCB DFSR\+: VCATCH Mask 

Definition at line 617 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}}
\index{SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_VCATCH\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos~3U}

SCB DFSR\+: VCATCH Position 

Definition at line 627 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}}
\index{SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_VCATCH\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos~3U}

SCB DFSR\+: VCATCH Position 

Definition at line 687 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}}
\index{SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_VCATCH\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos~3U}

SCB DFSR\+: VCATCH Position 

Definition at line 740 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}}
\index{SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DFSR\_VCATCH\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos~3U}

SCB DFSR\+: VCATCH Position 

Definition at line 616 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafd9689d338f30fa434c7629083f29608}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DTCMCR\_EN\_Msk@{SCB\_DTCMCR\_EN\_Msk}}
\index{SCB\_DTCMCR\_EN\_Msk@{SCB\_DTCMCR\_EN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DTCMCR\_EN\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DTCMCR\+\_\+\+EN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+EN\+\_\+\+Pos}$\ast$/)}

SCB DTCMCR\+: EN Mask 

Definition at line 853 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf3ba6873b9288121146a6432db53540f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DTCMCR\_EN\_Pos@{SCB\_DTCMCR\_EN\_Pos}}
\index{SCB\_DTCMCR\_EN\_Pos@{SCB\_DTCMCR\_EN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DTCMCR\_EN\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DTCMCR\+\_\+\+EN\+\_\+\+Pos~0U}

SCB DTCMCR\+: EN Position 

Definition at line 852 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa69bbf5b17808383d88f23a424c1b62e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DTCMCR\_RETEN\_Msk@{SCB\_DTCMCR\_RETEN\_Msk}}
\index{SCB\_DTCMCR\_RETEN\_Msk@{SCB\_DTCMCR\_RETEN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DTCMCR\_RETEN\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DTCMCR\+\_\+\+RETEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+RETEN\+\_\+\+Pos})}

SCB DTCMCR\+: RETEN Mask 

Definition at line 847 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8b72fb208ee772734e580911a8e522ce}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DTCMCR\_RETEN\_Pos@{SCB\_DTCMCR\_RETEN\_Pos}}
\index{SCB\_DTCMCR\_RETEN\_Pos@{SCB\_DTCMCR\_RETEN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DTCMCR\_RETEN\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DTCMCR\+\_\+\+RETEN\+\_\+\+Pos~2U}

SCB DTCMCR\+: RETEN Position 

Definition at line 846 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga79b099c3a4365b434aaf55ebbd534420}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DTCMCR\_RMW\_Msk@{SCB\_DTCMCR\_RMW\_Msk}}
\index{SCB\_DTCMCR\_RMW\_Msk@{SCB\_DTCMCR\_RMW\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DTCMCR\_RMW\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DTCMCR\+\_\+\+RMW\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+RMW\+\_\+\+Pos})}

SCB DTCMCR\+: RMW Mask 

Definition at line 850 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga11c115ca21511be7e56e997a8bde567a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DTCMCR\_RMW\_Pos@{SCB\_DTCMCR\_RMW\_Pos}}
\index{SCB\_DTCMCR\_RMW\_Pos@{SCB\_DTCMCR\_RMW\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DTCMCR\_RMW\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DTCMCR\+\_\+\+RMW\+\_\+\+Pos~1U}

SCB DTCMCR\+: RMW Position 

Definition at line 849 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga35b381dd367cd1533f5c2b2c88720b72}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DTCMCR\_SZ\_Msk@{SCB\_DTCMCR\_SZ\_Msk}}
\index{SCB\_DTCMCR\_SZ\_Msk@{SCB\_DTCMCR\_SZ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DTCMCR\_SZ\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DTCMCR\+\_\+\+SZ\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+DTCMCR\+\_\+\+SZ\+\_\+\+Pos})}

SCB DTCMCR\+: SZ Mask 

Definition at line 844 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cacd7498eb3c022ecc7e21a3dfc3c13}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_DTCMCR\_SZ\_Pos@{SCB\_DTCMCR\_SZ\_Pos}}
\index{SCB\_DTCMCR\_SZ\_Pos@{SCB\_DTCMCR\_SZ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_DTCMCR\_SZ\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DTCMCR\+\_\+\+SZ\+\_\+\+Pos~3U}

SCB DTCMCR\+: SZ Position 

Definition at line 843 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}}
\index{SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_DEBUGEVT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})}

SCB HFSR\+: DEBUGEVT Mask 

Definition at line 615 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}}
\index{SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_DEBUGEVT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})}

SCB HFSR\+: DEBUGEVT Mask 

Definition at line 675 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}}
\index{SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_DEBUGEVT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})}

SCB HFSR\+: DEBUGEVT Mask 

Definition at line 728 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}}
\index{SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_DEBUGEVT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos})}

SCB HFSR\+: DEBUGEVT Mask 

Definition at line 604 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}}
\index{SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_DEBUGEVT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos~31U}

SCB HFSR\+: DEBUGEVT Position 

Definition at line 614 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}}
\index{SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_DEBUGEVT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos~31U}

SCB HFSR\+: DEBUGEVT Position 

Definition at line 674 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}}
\index{SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_DEBUGEVT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos~31U}

SCB HFSR\+: DEBUGEVT Position 

Definition at line 727 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}}
\index{SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_DEBUGEVT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos~31U}

SCB HFSR\+: DEBUGEVT Position 

Definition at line 603 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}}
\index{SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_FORCED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})}

SCB HFSR\+: FORCED Mask 

Definition at line 618 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}}
\index{SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_FORCED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})}

SCB HFSR\+: FORCED Mask 

Definition at line 678 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}}
\index{SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_FORCED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})}

SCB HFSR\+: FORCED Mask 

Definition at line 731 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}}
\index{SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_FORCED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos})}

SCB HFSR\+: FORCED Mask 

Definition at line 607 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}}
\index{SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_FORCED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos~30U}

SCB HFSR\+: FORCED Position 

Definition at line 617 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}}
\index{SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_FORCED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos~30U}

SCB HFSR\+: FORCED Position 

Definition at line 677 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}}
\index{SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_FORCED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos~30U}

SCB HFSR\+: FORCED Position 

Definition at line 730 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}}
\index{SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_FORCED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos~30U}

SCB HFSR\+: FORCED Position 

Definition at line 606 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}}
\index{SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_VECTTBL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})}

SCB HFSR\+: VECTTBL Mask 

Definition at line 621 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}}
\index{SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_VECTTBL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})}

SCB HFSR\+: VECTTBL Mask 

Definition at line 681 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}}
\index{SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_VECTTBL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})}

SCB HFSR\+: VECTTBL Mask 

Definition at line 734 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}}
\index{SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_VECTTBL\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos})}

SCB HFSR\+: VECTTBL Mask 

Definition at line 610 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}}
\index{SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_VECTTBL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos~1U}

SCB HFSR\+: VECTTBL Position 

Definition at line 620 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}}
\index{SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_VECTTBL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos~1U}

SCB HFSR\+: VECTTBL Position 

Definition at line 680 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}}
\index{SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_VECTTBL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos~1U}

SCB HFSR\+: VECTTBL Position 

Definition at line 733 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}}
\index{SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_HFSR\_VECTTBL\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos~1U}

SCB HFSR\+: VECTTBL Position 

Definition at line 609 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}}
\index{SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})}

SCB ICSR\+: ISRPENDING Mask 

Definition at line 446 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}}
\index{SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})}

SCB ICSR\+: ISRPENDING Mask 

Definition at line 464 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}}
\index{SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})}

SCB ICSR\+: ISRPENDING Mask 

Definition at line 486 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}}
\index{SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})}

SCB ICSR\+: ISRPENDING Mask 

Definition at line 554 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}}
\index{SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})}

SCB ICSR\+: ISRPENDING Mask 

Definition at line 598 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}}
\index{SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})}

SCB ICSR\+: ISRPENDING Mask 

Definition at line 446 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}}
\index{SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})}

SCB ICSR\+: ISRPENDING Mask 

Definition at line 480 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}}
\index{SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos~22U}

SCB ICSR\+: ISRPENDING Position 

Definition at line 445 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}}
\index{SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos~22U}

SCB ICSR\+: ISRPENDING Position 

Definition at line 463 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}}
\index{SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos~22U}

SCB ICSR\+: ISRPENDING Position 

Definition at line 485 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}}
\index{SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos~22U}

SCB ICSR\+: ISRPENDING Position 

Definition at line 553 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}}
\index{SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos~22U}

SCB ICSR\+: ISRPENDING Position 

Definition at line 597 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}}
\index{SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos~22U}

SCB ICSR\+: ISRPENDING Position 

Definition at line 445 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}}
\index{SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos~22U}

SCB ICSR\+: ISRPENDING Position 

Definition at line 479 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}}
\index{SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})}

SCB ICSR\+: ISRPREEMPT Mask 

Definition at line 443 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}}
\index{SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})}

SCB ICSR\+: ISRPREEMPT Mask 

Definition at line 461 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}}
\index{SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})}

SCB ICSR\+: ISRPREEMPT Mask 

Definition at line 483 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}}
\index{SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})}

SCB ICSR\+: ISRPREEMPT Mask 

Definition at line 551 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}}
\index{SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})}

SCB ICSR\+: ISRPREEMPT Mask 

Definition at line 595 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}}
\index{SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})}

SCB ICSR\+: ISRPREEMPT Mask 

Definition at line 443 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}}
\index{SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})}

SCB ICSR\+: ISRPREEMPT Mask 

Definition at line 477 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}}
\index{SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos~23U}

SCB ICSR\+: ISRPREEMPT Position 

Definition at line 442 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}}
\index{SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos~23U}

SCB ICSR\+: ISRPREEMPT Position 

Definition at line 460 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}}
\index{SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos~23U}

SCB ICSR\+: ISRPREEMPT Position 

Definition at line 482 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}}
\index{SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos~23U}

SCB ICSR\+: ISRPREEMPT Position 

Definition at line 550 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}}
\index{SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos~23U}

SCB ICSR\+: ISRPREEMPT Position 

Definition at line 594 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}}
\index{SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos~23U}

SCB ICSR\+: ISRPREEMPT Position 

Definition at line 442 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}}
\index{SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_ISRPREEMPT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos~23U}

SCB ICSR\+: ISRPREEMPT Position 

Definition at line 476 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}}
\index{SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})}

SCB ICSR\+: NMIPENDSET Mask 

Definition at line 428 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}}
\index{SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})}

SCB ICSR\+: NMIPENDSET Mask 

Definition at line 446 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}}
\index{SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})}

SCB ICSR\+: NMIPENDSET Mask 

Definition at line 468 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}}
\index{SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})}

SCB ICSR\+: NMIPENDSET Mask 

Definition at line 536 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}}
\index{SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})}

SCB ICSR\+: NMIPENDSET Mask 

Definition at line 580 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}}
\index{SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})}

SCB ICSR\+: NMIPENDSET Mask 

Definition at line 428 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}}
\index{SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos})}

SCB ICSR\+: NMIPENDSET Mask 

Definition at line 462 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}}
\index{SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos~31U}

SCB ICSR\+: NMIPENDSET Position 

Definition at line 427 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}}
\index{SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos~31U}

SCB ICSR\+: NMIPENDSET Position 

Definition at line 445 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}}
\index{SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos~31U}

SCB ICSR\+: NMIPENDSET Position 

Definition at line 467 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}}
\index{SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos~31U}

SCB ICSR\+: NMIPENDSET Position 

Definition at line 535 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}}
\index{SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos~31U}

SCB ICSR\+: NMIPENDSET Position 

Definition at line 579 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}}
\index{SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos~31U}

SCB ICSR\+: NMIPENDSET Position 

Definition at line 427 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}}
\index{SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_NMIPENDSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos~31U}

SCB ICSR\+: NMIPENDSET Position 

Definition at line 461 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}}
\index{SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSTCLR Mask 

Definition at line 440 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}}
\index{SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSTCLR Mask 

Definition at line 458 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}}
\index{SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSTCLR Mask 

Definition at line 480 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}}
\index{SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSTCLR Mask 

Definition at line 548 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}}
\index{SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSTCLR Mask 

Definition at line 592 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}}
\index{SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSTCLR Mask 

Definition at line 440 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}}
\index{SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSTCLR Mask 

Definition at line 474 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}}
\index{SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos~25U}

SCB ICSR\+: PENDSTCLR Position 

Definition at line 439 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}}
\index{SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos~25U}

SCB ICSR\+: PENDSTCLR Position 

Definition at line 457 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}}
\index{SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos~25U}

SCB ICSR\+: PENDSTCLR Position 

Definition at line 479 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}}
\index{SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos~25U}

SCB ICSR\+: PENDSTCLR Position 

Definition at line 547 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}}
\index{SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos~25U}

SCB ICSR\+: PENDSTCLR Position 

Definition at line 591 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}}
\index{SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos~25U}

SCB ICSR\+: PENDSTCLR Position 

Definition at line 439 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}}
\index{SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos~25U}

SCB ICSR\+: PENDSTCLR Position 

Definition at line 473 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}}
\index{SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSTSET Mask 

Definition at line 437 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}}
\index{SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSTSET Mask 

Definition at line 455 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}}
\index{SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSTSET Mask 

Definition at line 477 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}}
\index{SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSTSET Mask 

Definition at line 545 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}}
\index{SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSTSET Mask 

Definition at line 589 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}}
\index{SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSTSET Mask 

Definition at line 437 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}}
\index{SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSTSET Mask 

Definition at line 471 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}}
\index{SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos~26U}

SCB ICSR\+: PENDSTSET Position 

Definition at line 436 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}}
\index{SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos~26U}

SCB ICSR\+: PENDSTSET Position 

Definition at line 454 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}}
\index{SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos~26U}

SCB ICSR\+: PENDSTSET Position 

Definition at line 476 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}}
\index{SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos~26U}

SCB ICSR\+: PENDSTSET Position 

Definition at line 544 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}}
\index{SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos~26U}

SCB ICSR\+: PENDSTSET Position 

Definition at line 588 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}}
\index{SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos~26U}

SCB ICSR\+: PENDSTSET Position 

Definition at line 436 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}}
\index{SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSTSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos~26U}

SCB ICSR\+: PENDSTSET Position 

Definition at line 470 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}}
\index{SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSVCLR Mask 

Definition at line 434 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}}
\index{SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSVCLR Mask 

Definition at line 452 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}}
\index{SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSVCLR Mask 

Definition at line 474 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}}
\index{SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSVCLR Mask 

Definition at line 542 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}}
\index{SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSVCLR Mask 

Definition at line 586 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}}
\index{SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSVCLR Mask 

Definition at line 434 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}}
\index{SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})}

SCB ICSR\+: PENDSVCLR Mask 

Definition at line 468 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}}
\index{SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos~27U}

SCB ICSR\+: PENDSVCLR Position 

Definition at line 433 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}}
\index{SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos~27U}

SCB ICSR\+: PENDSVCLR Position 

Definition at line 451 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}}
\index{SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos~27U}

SCB ICSR\+: PENDSVCLR Position 

Definition at line 473 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}}
\index{SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos~27U}

SCB ICSR\+: PENDSVCLR Position 

Definition at line 541 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}}
\index{SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos~27U}

SCB ICSR\+: PENDSVCLR Position 

Definition at line 585 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}}
\index{SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos~27U}

SCB ICSR\+: PENDSVCLR Position 

Definition at line 433 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}}
\index{SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVCLR\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos~27U}

SCB ICSR\+: PENDSVCLR Position 

Definition at line 467 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}}
\index{SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSVSET Mask 

Definition at line 431 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}}
\index{SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSVSET Mask 

Definition at line 449 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}}
\index{SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSVSET Mask 

Definition at line 471 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}}
\index{SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSVSET Mask 

Definition at line 539 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}}
\index{SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSVSET Mask 

Definition at line 583 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}}
\index{SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSVSET Mask 

Definition at line 431 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}}
\index{SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})}

SCB ICSR\+: PENDSVSET Mask 

Definition at line 465 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}}
\index{SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos~28U}

SCB ICSR\+: PENDSVSET Position 

Definition at line 430 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}}
\index{SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos~28U}

SCB ICSR\+: PENDSVSET Position 

Definition at line 448 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}}
\index{SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos~28U}

SCB ICSR\+: PENDSVSET Position 

Definition at line 470 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}}
\index{SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos~28U}

SCB ICSR\+: PENDSVSET Position 

Definition at line 538 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}}
\index{SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos~28U}

SCB ICSR\+: PENDSVSET Position 

Definition at line 582 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}}
\index{SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos~28U}

SCB ICSR\+: PENDSVSET Position 

Definition at line 430 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}}
\index{SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_PENDSVSET\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos~28U}

SCB ICSR\+: PENDSVSET Position 

Definition at line 464 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}}
\index{SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_RETTOBASE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})}

SCB ICSR\+: RETTOBASE Mask 

Definition at line 492 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}}
\index{SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_RETTOBASE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})}

SCB ICSR\+: RETTOBASE Mask 

Definition at line 560 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}}
\index{SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_RETTOBASE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})}

SCB ICSR\+: RETTOBASE Mask 

Definition at line 604 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}}
\index{SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_RETTOBASE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})}

SCB ICSR\+: RETTOBASE Mask 

Definition at line 486 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}}
\index{SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_RETTOBASE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos~11U}

SCB ICSR\+: RETTOBASE Position 

Definition at line 491 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}}
\index{SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_RETTOBASE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos~11U}

SCB ICSR\+: RETTOBASE Position 

Definition at line 559 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}}
\index{SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_RETTOBASE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos~11U}

SCB ICSR\+: RETTOBASE Position 

Definition at line 603 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}}
\index{SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_RETTOBASE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos~11U}

SCB ICSR\+: RETTOBASE Position 

Definition at line 485 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}}
\index{SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)}

SCB ICSR\+: VECTACTIVE Mask 

Definition at line 452 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}}
\index{SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)}

SCB ICSR\+: VECTACTIVE Mask 

Definition at line 470 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}}
\index{SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)}

SCB ICSR\+: VECTACTIVE Mask 

Definition at line 495 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}}
\index{SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)}

SCB ICSR\+: VECTACTIVE Mask 

Definition at line 563 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}}
\index{SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)}

SCB ICSR\+: VECTACTIVE Mask 

Definition at line 607 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}}
\index{SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)}

SCB ICSR\+: VECTACTIVE Mask 

Definition at line 452 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}}
\index{SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)}

SCB ICSR\+: VECTACTIVE Mask 

Definition at line 489 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}}
\index{SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos~0U}

SCB ICSR\+: VECTACTIVE Position 

Definition at line 451 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}}
\index{SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos~0U}

SCB ICSR\+: VECTACTIVE Position 

Definition at line 469 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}}
\index{SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos~0U}

SCB ICSR\+: VECTACTIVE Position 

Definition at line 494 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}}
\index{SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos~0U}

SCB ICSR\+: VECTACTIVE Position 

Definition at line 562 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}}
\index{SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos~0U}

SCB ICSR\+: VECTACTIVE Position 

Definition at line 606 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}}
\index{SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos~0U}

SCB ICSR\+: VECTACTIVE Position 

Definition at line 451 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}}
\index{SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTACTIVE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos~0U}

SCB ICSR\+: VECTACTIVE Position 

Definition at line 488 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}}
\index{SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})}

SCB ICSR\+: VECTPENDING Mask 

Definition at line 449 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}}
\index{SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})}

SCB ICSR\+: VECTPENDING Mask 

Definition at line 467 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}}
\index{SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})}

SCB ICSR\+: VECTPENDING Mask 

Definition at line 489 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}}
\index{SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})}

SCB ICSR\+: VECTPENDING Mask 

Definition at line 557 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}}
\index{SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})}

SCB ICSR\+: VECTPENDING Mask 

Definition at line 601 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}}
\index{SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})}

SCB ICSR\+: VECTPENDING Mask 

Definition at line 449 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}}
\index{SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})}

SCB ICSR\+: VECTPENDING Mask 

Definition at line 483 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}}
\index{SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos~12U}

SCB ICSR\+: VECTPENDING Position 

Definition at line 448 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}}
\index{SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos~12U}

SCB ICSR\+: VECTPENDING Position 

Definition at line 466 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}}
\index{SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos~12U}

SCB ICSR\+: VECTPENDING Position 

Definition at line 488 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}}
\index{SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos~12U}

SCB ICSR\+: VECTPENDING Position 

Definition at line 556 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}}
\index{SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos~12U}

SCB ICSR\+: VECTPENDING Position 

Definition at line 600 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}}
\index{SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos~12U}

SCB ICSR\+: VECTPENDING Position 

Definition at line 448 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}}
\index{SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ICSR\_VECTPENDING\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos~12U}

SCB ICSR\+: VECTPENDING Position 

Definition at line 482 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga4d1c57f26a03910ab0549efecd2a602c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ITCMCR\_EN\_Msk@{SCB\_ITCMCR\_EN\_Msk}}
\index{SCB\_ITCMCR\_EN\_Msk@{SCB\_ITCMCR\_EN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ITCMCR\_EN\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ITCMCR\+\_\+\+EN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+EN\+\_\+\+Pos}$\ast$/)}

SCB ITCMCR\+: EN Mask 

Definition at line 840 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga5d2fc7c04a8aaedff19bd4ff6de187eb}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ITCMCR\_EN\_Pos@{SCB\_ITCMCR\_EN\_Pos}}
\index{SCB\_ITCMCR\_EN\_Pos@{SCB\_ITCMCR\_EN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ITCMCR\_EN\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ITCMCR\+\_\+\+EN\+\_\+\+Pos~0U}

SCB ITCMCR\+: EN Position 

Definition at line 839 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6f7d14ca4c78b7fd64157d9f8110f188}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ITCMCR\_RETEN\_Msk@{SCB\_ITCMCR\_RETEN\_Msk}}
\index{SCB\_ITCMCR\_RETEN\_Msk@{SCB\_ITCMCR\_RETEN\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ITCMCR\_RETEN\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ITCMCR\+\_\+\+RETEN\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+RETEN\+\_\+\+Pos})}

SCB ITCMCR\+: RETEN Mask 

Definition at line 834 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga1094e5655c0e9572ecd562fa4a7d5f21}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ITCMCR\_RETEN\_Pos@{SCB\_ITCMCR\_RETEN\_Pos}}
\index{SCB\_ITCMCR\_RETEN\_Pos@{SCB\_ITCMCR\_RETEN\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ITCMCR\_RETEN\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ITCMCR\+\_\+\+RETEN\+\_\+\+Pos~2U}

SCB ITCMCR\+: RETEN Position 

Definition at line 833 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga0e3b9b0855837e95e4b0fc6d36cd604b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ITCMCR\_RMW\_Msk@{SCB\_ITCMCR\_RMW\_Msk}}
\index{SCB\_ITCMCR\_RMW\_Msk@{SCB\_ITCMCR\_RMW\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ITCMCR\_RMW\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ITCMCR\+\_\+\+RMW\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+RMW\+\_\+\+Pos})}

SCB ITCMCR\+: RMW Mask 

Definition at line 837 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga33901f7f35fe403c82a9641a0d35ae92}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ITCMCR\_RMW\_Pos@{SCB\_ITCMCR\_RMW\_Pos}}
\index{SCB\_ITCMCR\_RMW\_Pos@{SCB\_ITCMCR\_RMW\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ITCMCR\_RMW\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ITCMCR\+\_\+\+RMW\+\_\+\+Pos~1U}

SCB ITCMCR\+: RMW Position 

Definition at line 836 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2aca0f00fd91071567dfa596eaa136de}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ITCMCR\_SZ\_Msk@{SCB\_ITCMCR\_SZ\_Msk}}
\index{SCB\_ITCMCR\_SZ\_Msk@{SCB\_ITCMCR\_SZ\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ITCMCR\_SZ\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ITCMCR\+\_\+\+SZ\+\_\+\+Msk~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+ITCMCR\+\_\+\+SZ\+\_\+\+Pos})}

SCB ITCMCR\+: SZ Mask 

Definition at line 831 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga86b58242b8286aba9318e2062d88f341}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_ITCMCR\_SZ\_Pos@{SCB\_ITCMCR\_SZ\_Pos}}
\index{SCB\_ITCMCR\_SZ\_Pos@{SCB\_ITCMCR\_SZ\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_ITCMCR\_SZ\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ITCMCR\+\_\+\+SZ\+\_\+\+Pos~3U}

SCB ITCMCR\+: SZ Position 

Definition at line 830 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}}
\index{SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})}

SCB SCR\+: SEVONPEND Mask 

Definition at line 472 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}}
\index{SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})}

SCB SCR\+: SEVONPEND Mask 

Definition at line 496 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}}
\index{SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})}

SCB SCR\+: SEVONPEND Mask 

Definition at line 533 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}}
\index{SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})}

SCB SCR\+: SEVONPEND Mask 

Definition at line 593 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}}
\index{SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})}

SCB SCR\+: SEVONPEND Mask 

Definition at line 637 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}}
\index{SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})}

SCB SCR\+: SEVONPEND Mask 

Definition at line 476 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}}
\index{SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})}

SCB SCR\+: SEVONPEND Mask 

Definition at line 522 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}}
\index{SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos~4U}

SCB SCR\+: SEVONPEND Position 

Definition at line 471 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}}
\index{SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos~4U}

SCB SCR\+: SEVONPEND Position 

Definition at line 495 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}}
\index{SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos~4U}

SCB SCR\+: SEVONPEND Position 

Definition at line 532 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}}
\index{SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos~4U}

SCB SCR\+: SEVONPEND Position 

Definition at line 592 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}}
\index{SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos~4U}

SCB SCR\+: SEVONPEND Position 

Definition at line 636 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}}
\index{SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos~4U}

SCB SCR\+: SEVONPEND Position 

Definition at line 475 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}}
\index{SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SEVONPEND\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos~4U}

SCB SCR\+: SEVONPEND Position 

Definition at line 521 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}}
\index{SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})}

SCB SCR\+: SLEEPDEEP Mask 

Definition at line 475 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}}
\index{SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})}

SCB SCR\+: SLEEPDEEP Mask 

Definition at line 499 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}}
\index{SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})}

SCB SCR\+: SLEEPDEEP Mask 

Definition at line 536 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}}
\index{SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})}

SCB SCR\+: SLEEPDEEP Mask 

Definition at line 596 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}}
\index{SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})}

SCB SCR\+: SLEEPDEEP Mask 

Definition at line 640 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}}
\index{SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})}

SCB SCR\+: SLEEPDEEP Mask 

Definition at line 479 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}}
\index{SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})}

SCB SCR\+: SLEEPDEEP Mask 

Definition at line 525 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}}
\index{SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos~2U}

SCB SCR\+: SLEEPDEEP Position 

Definition at line 474 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}}
\index{SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos~2U}

SCB SCR\+: SLEEPDEEP Position 

Definition at line 498 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}}
\index{SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos~2U}

SCB SCR\+: SLEEPDEEP Position 

Definition at line 535 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}}
\index{SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos~2U}

SCB SCR\+: SLEEPDEEP Position 

Definition at line 595 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}}
\index{SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos~2U}

SCB SCR\+: SLEEPDEEP Position 

Definition at line 639 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}}
\index{SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos~2U}

SCB SCR\+: SLEEPDEEP Position 

Definition at line 478 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}}
\index{SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPDEEP\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos~2U}

SCB SCR\+: SLEEPDEEP Position 

Definition at line 524 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}}
\index{SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})}

SCB SCR\+: SLEEPONEXIT Mask 

Definition at line 478 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}}
\index{SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})}

SCB SCR\+: SLEEPONEXIT Mask 

Definition at line 502 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}}
\index{SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})}

SCB SCR\+: SLEEPONEXIT Mask 

Definition at line 539 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}}
\index{SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})}

SCB SCR\+: SLEEPONEXIT Mask 

Definition at line 599 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}}
\index{SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})}

SCB SCR\+: SLEEPONEXIT Mask 

Definition at line 643 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}}
\index{SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})}

SCB SCR\+: SLEEPONEXIT Mask 

Definition at line 482 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}}
\index{SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})}

SCB SCR\+: SLEEPONEXIT Mask 

Definition at line 528 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}}
\index{SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos~1U}

SCB SCR\+: SLEEPONEXIT Position 

Definition at line 477 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}}
\index{SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos~1U}

SCB SCR\+: SLEEPONEXIT Position 

Definition at line 501 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}}
\index{SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos~1U}

SCB SCR\+: SLEEPONEXIT Position 

Definition at line 538 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}}
\index{SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos~1U}

SCB SCR\+: SLEEPONEXIT Position 

Definition at line 598 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}}
\index{SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos~1U}

SCB SCR\+: SLEEPONEXIT Position 

Definition at line 642 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}}
\index{SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos~1U}

SCB SCR\+: SLEEPONEXIT Position 

Definition at line 481 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}}
\index{SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SCR\_SLEEPONEXIT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos~1U}

SCB SCR\+: SLEEPONEXIT Position 

Definition at line 527 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTACT Mask 

Definition at line 598 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTACT Mask 

Definition at line 658 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTACT Mask 

Definition at line 711 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTACT Mask 

Definition at line 587 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos~1U}

SCB SHCSR\+: BUSFAULTACT Position 

Definition at line 597 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos~1U}

SCB SHCSR\+: BUSFAULTACT Position 

Definition at line 657 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos~1U}

SCB SHCSR\+: BUSFAULTACT Position 

Definition at line 710 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos~1U}

SCB SHCSR\+: BUSFAULTACT Position 

Definition at line 586 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTENA Mask 

Definition at line 565 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTENA Mask 

Definition at line 625 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTENA Mask 

Definition at line 678 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTENA Mask 

Definition at line 554 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos~17U}

SCB SHCSR\+: BUSFAULTENA Position 

Definition at line 564 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos~17U}

SCB SHCSR\+: BUSFAULTENA Position 

Definition at line 624 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos~17U}

SCB SHCSR\+: BUSFAULTENA Position 

Definition at line 677 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos~17U}

SCB SHCSR\+: BUSFAULTENA Position 

Definition at line 553 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTPENDED Mask 

Definition at line 574 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTPENDED Mask 

Definition at line 634 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTPENDED Mask 

Definition at line 687 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: BUSFAULTPENDED Mask 

Definition at line 563 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos~14U}

SCB SHCSR\+: BUSFAULTPENDED Position 

Definition at line 573 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos~14U}

SCB SHCSR\+: BUSFAULTPENDED Position 

Definition at line 633 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos~14U}

SCB SHCSR\+: BUSFAULTPENDED Position 

Definition at line 686 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_BUSFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos~14U}

SCB SHCSR\+: BUSFAULTPENDED Position 

Definition at line 562 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}$\ast$/)}

SCB SHCSR\+: MEMFAULTACT Mask 

Definition at line 601 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}$\ast$/)}

SCB SHCSR\+: MEMFAULTACT Mask 

Definition at line 661 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}$\ast$/)}

SCB SHCSR\+: MEMFAULTACT Mask 

Definition at line 714 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}$\ast$/)}

SCB SHCSR\+: MEMFAULTACT Mask 

Definition at line 590 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos~0U}

SCB SHCSR\+: MEMFAULTACT Position 

Definition at line 600 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos~0U}

SCB SHCSR\+: MEMFAULTACT Position 

Definition at line 660 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos~0U}

SCB SHCSR\+: MEMFAULTACT Position 

Definition at line 713 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos~0U}

SCB SHCSR\+: MEMFAULTACT Position 

Definition at line 589 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: MEMFAULTENA Mask 

Definition at line 568 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: MEMFAULTENA Mask 

Definition at line 628 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: MEMFAULTENA Mask 

Definition at line 681 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: MEMFAULTENA Mask 

Definition at line 557 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos~16U}

SCB SHCSR\+: MEMFAULTENA Position 

Definition at line 567 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos~16U}

SCB SHCSR\+: MEMFAULTENA Position 

Definition at line 627 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos~16U}

SCB SHCSR\+: MEMFAULTENA Position 

Definition at line 680 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos~16U}

SCB SHCSR\+: MEMFAULTENA Position 

Definition at line 556 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: MEMFAULTPENDED Mask 

Definition at line 577 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: MEMFAULTPENDED Mask 

Definition at line 637 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: MEMFAULTPENDED Mask 

Definition at line 690 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: MEMFAULTPENDED Mask 

Definition at line 566 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos~13U}

SCB SHCSR\+: MEMFAULTPENDED Position 

Definition at line 576 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos~13U}

SCB SHCSR\+: MEMFAULTPENDED Position 

Definition at line 636 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos~13U}

SCB SHCSR\+: MEMFAULTPENDED Position 

Definition at line 689 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MEMFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos~13U}

SCB SHCSR\+: MEMFAULTPENDED Position 

Definition at line 565 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}}
\index{SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MONITORACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})}

SCB SHCSR\+: MONITORACT Mask 

Definition at line 589 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}}
\index{SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MONITORACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})}

SCB SHCSR\+: MONITORACT Mask 

Definition at line 649 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}}
\index{SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MONITORACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})}

SCB SHCSR\+: MONITORACT Mask 

Definition at line 702 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}}
\index{SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MONITORACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos})}

SCB SHCSR\+: MONITORACT Mask 

Definition at line 578 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}}
\index{SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MONITORACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos~8U}

SCB SHCSR\+: MONITORACT Position 

Definition at line 588 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}}
\index{SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MONITORACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos~8U}

SCB SHCSR\+: MONITORACT Position 

Definition at line 648 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}}
\index{SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MONITORACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos~8U}

SCB SHCSR\+: MONITORACT Position 

Definition at line 701 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}}
\index{SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_MONITORACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos~8U}

SCB SHCSR\+: MONITORACT Position 

Definition at line 577 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}}
\index{SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_PENDSVACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})}

SCB SHCSR\+: PENDSVACT Mask 

Definition at line 586 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}}
\index{SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_PENDSVACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})}

SCB SHCSR\+: PENDSVACT Mask 

Definition at line 646 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}}
\index{SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_PENDSVACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})}

SCB SHCSR\+: PENDSVACT Mask 

Definition at line 699 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}}
\index{SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_PENDSVACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})}

SCB SHCSR\+: PENDSVACT Mask 

Definition at line 575 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}}
\index{SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_PENDSVACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos~10U}

SCB SHCSR\+: PENDSVACT Position 

Definition at line 585 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}}
\index{SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_PENDSVACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos~10U}

SCB SHCSR\+: PENDSVACT Position 

Definition at line 645 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}}
\index{SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_PENDSVACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos~10U}

SCB SHCSR\+: PENDSVACT Position 

Definition at line 698 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}}
\index{SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_PENDSVACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos~10U}

SCB SHCSR\+: PENDSVACT Position 

Definition at line 574 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}}
\index{SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLACT Mask 

Definition at line 592 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}}
\index{SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLACT Mask 

Definition at line 652 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}}
\index{SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLACT Mask 

Definition at line 705 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}}
\index{SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLACT Mask 

Definition at line 581 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}}
\index{SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos~7U}

SCB SHCSR\+: SVCALLACT Position 

Definition at line 591 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}}
\index{SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos~7U}

SCB SHCSR\+: SVCALLACT Position 

Definition at line 651 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}}
\index{SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos~7U}

SCB SHCSR\+: SVCALLACT Position 

Definition at line 704 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}}
\index{SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos~7U}

SCB SHCSR\+: SVCALLACT Position 

Definition at line 580 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLPENDED Mask 

Definition at line 489 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLPENDED Mask 

Definition at line 513 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLPENDED Mask 

Definition at line 571 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLPENDED Mask 

Definition at line 631 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLPENDED Mask 

Definition at line 684 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLPENDED Mask 

Definition at line 493 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})}

SCB SHCSR\+: SVCALLPENDED Mask 

Definition at line 560 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos~15U}

SCB SHCSR\+: SVCALLPENDED Position 

Definition at line 488 of file core\+\_\+cm0.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos~15U}

SCB SHCSR\+: SVCALLPENDED Position 

Definition at line 512 of file core\+\_\+cm0plus.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos~15U}

SCB SHCSR\+: SVCALLPENDED Position 

Definition at line 570 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos~15U}

SCB SHCSR\+: SVCALLPENDED Position 

Definition at line 630 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos~15U}

SCB SHCSR\+: SVCALLPENDED Position 

Definition at line 683 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos~15U}

SCB SHCSR\+: SVCALLPENDED Position 

Definition at line 492 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SVCALLPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos~15U}

SCB SHCSR\+: SVCALLPENDED Position 

Definition at line 559 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}}
\index{SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SYSTICKACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})}

SCB SHCSR\+: SYSTICKACT Mask 

Definition at line 583 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}}
\index{SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SYSTICKACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})}

SCB SHCSR\+: SYSTICKACT Mask 

Definition at line 643 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}}
\index{SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SYSTICKACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})}

SCB SHCSR\+: SYSTICKACT Mask 

Definition at line 696 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}}
\index{SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SYSTICKACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})}

SCB SHCSR\+: SYSTICKACT Mask 

Definition at line 572 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}}
\index{SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SYSTICKACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos~11U}

SCB SHCSR\+: SYSTICKACT Position 

Definition at line 582 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}}
\index{SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SYSTICKACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos~11U}

SCB SHCSR\+: SYSTICKACT Position 

Definition at line 642 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}}
\index{SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SYSTICKACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos~11U}

SCB SHCSR\+: SYSTICKACT Position 

Definition at line 695 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}}
\index{SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_SYSTICKACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos~11U}

SCB SHCSR\+: SYSTICKACT Position 

Definition at line 571 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}}
\index{SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTACT Mask 

Definition at line 595 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}}
\index{SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTACT Mask 

Definition at line 655 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}}
\index{SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTACT Mask 

Definition at line 708 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}}
\index{SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTACT\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTACT Mask 

Definition at line 584 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}}
\index{SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos~3U}

SCB SHCSR\+: USGFAULTACT Position 

Definition at line 594 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}}
\index{SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos~3U}

SCB SHCSR\+: USGFAULTACT Position 

Definition at line 654 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}}
\index{SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos~3U}

SCB SHCSR\+: USGFAULTACT Position 

Definition at line 707 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}}
\index{SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTACT\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos~3U}

SCB SHCSR\+: USGFAULTACT Position 

Definition at line 583 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}}
\index{SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTENA Mask 

Definition at line 562 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}}
\index{SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTENA Mask 

Definition at line 622 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}}
\index{SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTENA Mask 

Definition at line 675 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}}
\index{SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTENA\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTENA Mask 

Definition at line 551 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}}
\index{SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos~18U}

SCB SHCSR\+: USGFAULTENA Position 

Definition at line 561 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}}
\index{SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos~18U}

SCB SHCSR\+: USGFAULTENA Position 

Definition at line 621 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}}
\index{SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos~18U}

SCB SHCSR\+: USGFAULTENA Position 

Definition at line 674 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}}
\index{SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTENA\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos~18U}

SCB SHCSR\+: USGFAULTENA Position 

Definition at line 550 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTPENDED Mask 

Definition at line 580 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTPENDED Mask 

Definition at line 640 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTPENDED Mask 

Definition at line 693 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTPENDED\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos})}

SCB SHCSR\+: USGFAULTPENDED Mask 

Definition at line 569 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos~12U}

SCB SHCSR\+: USGFAULTPENDED Position 

Definition at line 579 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos~12U}

SCB SHCSR\+: USGFAULTPENDED Position 

Definition at line 639 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos~12U}

SCB SHCSR\+: USGFAULTPENDED Position 

Definition at line 692 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_SHCSR\_USGFAULTPENDED\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos~12U}

SCB SHCSR\+: USGFAULTPENDED Position 

Definition at line 568 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga7b67f900eb9c63b04e67f8fa6ddcd8ed}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_STIR\_INTID\_Msk@{SCB\_STIR\_INTID\_Msk}}
\index{SCB\_STIR\_INTID\_Msk@{SCB\_STIR\_INTID\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_STIR\_INTID\_Msk}
{\footnotesize\ttfamily \#define SCB\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

SCB STIR\+: INTID Mask 

Definition at line 806 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gaeb4a916d84d967c1bab8e88800a28984}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_STIR\_INTID\_Pos@{SCB\_STIR\_INTID\_Pos}}
\index{SCB\_STIR\_INTID\_Pos@{SCB\_STIR\_INTID\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_STIR\_INTID\_Pos}
{\footnotesize\ttfamily \#define SCB\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

SCB STIR\+: INTID Position 

Definition at line 805 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga778dd0ba178466b2a8877a6b8aa345ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLBASE\_Msk@{SCB\_VTOR\_TBLBASE\_Msk}}
\index{SCB\_VTOR\_TBLBASE\_Msk@{SCB\_VTOR\_TBLBASE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLBASE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Pos})}

SCB VTOR\+: TBLBASE Mask 

Definition at line 500 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga778dd0ba178466b2a8877a6b8aa345ee}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLBASE\_Msk@{SCB\_VTOR\_TBLBASE\_Msk}}
\index{SCB\_VTOR\_TBLBASE\_Msk@{SCB\_VTOR\_TBLBASE\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLBASE\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Msk~(1UL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Pos})}

SCB VTOR\+: TBLBASE Mask 

Definition at line 493 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad9720a44320c053883d03b883b955751}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLBASE\_Pos@{SCB\_VTOR\_TBLBASE\_Pos}}
\index{SCB\_VTOR\_TBLBASE\_Pos@{SCB\_VTOR\_TBLBASE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLBASE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Pos~29U}

SCB VTOR\+: TBLBASE Position 

Definition at line 499 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gad9720a44320c053883d03b883b955751}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLBASE\_Pos@{SCB\_VTOR\_TBLBASE\_Pos}}
\index{SCB\_VTOR\_TBLBASE\_Pos@{SCB\_VTOR\_TBLBASE\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLBASE\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLBASE\+\_\+\+Pos~29U}

SCB VTOR\+: TBLBASE Position 

Definition at line 492 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}}
\index{SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk~(0x3\+FFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})}

SCB VTOR\+: TBLOFF Mask 

Definition at line 503 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}}
\index{SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk~(0x1\+FFFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})}

SCB VTOR\+: TBLOFF Mask 

Definition at line 567 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}}
\index{SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk~(0x1\+FFFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})}

SCB VTOR\+: TBLOFF Mask 

Definition at line 611 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}}
\index{SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk~(0x1\+FFFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})}

SCB VTOR\+: TBLOFF Mask 

Definition at line 456 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}}
\index{SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk~(0x3\+FFFFFUL $<$$<$ \textbf{ SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos})}

SCB VTOR\+: TBLOFF Mask 

Definition at line 496 of file core\+\_\+sc300.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}}
\index{SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos~7U}

SCB VTOR\+: TBLOFF Position 

Definition at line 502 of file core\+\_\+cm3.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}}
\index{SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos~7U}

SCB VTOR\+: TBLOFF Position 

Definition at line 566 of file core\+\_\+cm4.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}}
\index{SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos~7U}

SCB VTOR\+: TBLOFF Position 

Definition at line 610 of file core\+\_\+cm7.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}}
\index{SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos~7U}

SCB VTOR\+: TBLOFF Position 

Definition at line 455 of file core\+\_\+sc000.\+h.

\mbox{\label{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}} 
\index{System Control Block (SCB)@{System Control Block (SCB)}!SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}}
\index{SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}!System Control Block (SCB)@{System Control Block (SCB)}}
\doxysubsubsection{SCB\_VTOR\_TBLOFF\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos~7U}

SCB VTOR\+: TBLOFF Position 

Definition at line 495 of file core\+\_\+sc300.\+h.

