
---------- Begin Simulation Statistics ----------
final_tick                                 5294652500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677156                       # Number of bytes of host memory used
host_op_rate                                   146562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.60                       # Real time elapsed on the host
host_tick_rate                               41173020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005295                       # Number of seconds simulated
sim_ticks                                  5294652500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11937540                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5734165                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.058930                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.058930                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    525842                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   288479                       # number of floating regfile writes
system.cpu.idleCycles                           87447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                40182                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2149930                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.838596                       # Inst execution rate
system.cpu.iew.exec_refs                      3958051                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1642076                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  870110                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2341063                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1707                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1669448                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19768596                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2315975                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             91393                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19469451                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7164                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                702024                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32181                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                715965                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            198                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        33863                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6319                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22103743                       # num instructions consuming a value
system.cpu.iew.wb_count                      19438365                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607981                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13438649                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.835660                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19448890                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30287725                       # number of integer regfile reads
system.cpu.int_regfile_writes                15521721                       # number of integer regfile writes
system.cpu.ipc                               0.944349                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.944349                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            193566      0.99%      0.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14957722     76.47%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85064      0.43%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116764      0.60%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42709      0.22%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  485      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22321      0.11%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                32654      0.17%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              120968      0.62%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                323      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2244738     11.48%     91.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1504305      7.69%     98.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           90231      0.46%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         148937      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19560845                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  496961                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              982581                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       467287                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             569323                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      288172                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014732                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  237530     82.43%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    574      0.20%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    24      0.01%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22830      7.92%     90.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16216      5.63%     96.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               565      0.20%     96.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10413      3.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19158490                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48935926                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18971078                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20120919                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19768468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19560845                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 128                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          921451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6787                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       991451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10501859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.862608                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.365591                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5335746     50.81%     50.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              756275      7.20%     58.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              884663      8.42%     66.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              954108      9.09%     75.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              746526      7.11%     82.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              570845      5.44%     88.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              661743      6.30%     94.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              373491      3.56%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              218462      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10501859                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.847226                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             70326                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15543                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2341063                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1669448                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8201103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10589306                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122785                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            575                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2274554                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1837658                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             42111                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               915959                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  876278                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.667819                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  119404                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54106                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              51674                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2432                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          320                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      1565807                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       140602                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       492582                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         1502                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          416                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      1172220                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         2821                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong          765                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          174                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong          973                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit          401                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          557                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       196452                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       116513                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       113842                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4        24973                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         6047                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        23435                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7          336                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8          603                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9         1342                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10         5150                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         1684                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         7293                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       370446                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        22417                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        40119                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3        42740                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         4311                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         1860                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6         1058                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7          512                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8          629                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         4656                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         2369                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11         6553                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts          912841                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             31226                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10362318                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.818814                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.668830                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5732183     55.32%     55.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1046038     10.09%     65.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          540620      5.22%     70.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          936534      9.04%     79.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          239852      2.31%     81.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          371815      3.59%     85.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          337591      3.26%     88.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          195256      1.88%     90.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          962429      9.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10362318                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        962429                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3401378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3401378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3401378                       # number of overall hits
system.cpu.dcache.overall_hits::total         3401378                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70188                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70188                       # number of overall misses
system.cpu.dcache.overall_misses::total         70188                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4554820998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4554820998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4554820998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4554820998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3471566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3471566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3471566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3471566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020218                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020218                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64894.583091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64894.583091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64894.583091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64894.583091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16345                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               395                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.379747                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40518                       # number of writebacks
system.cpu.dcache.writebacks::total             40518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25481                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44707                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3193221498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3193221498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3193221498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3193221498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012878                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71425.537343                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71425.537343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71425.537343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71425.537343                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44193                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1820335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1820335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1996200500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1996200500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1855440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1855440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018920                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56863.708873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56863.708873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22943                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22943                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    713228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    713228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58643.973031                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58643.973031                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2558620498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2558620498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72930.493344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72930.493344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2538                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2538                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2479993498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2479993498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76201.981810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76201.981810                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.279046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3446085                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44705                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.085002                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.279046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994686                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994686                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6987837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6987837                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1923697                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5380343                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2881622                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                284016                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  32181                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               861988                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11092                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20061836                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60479                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2317539                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1642081                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           604                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18325                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2121391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10949272                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2274554                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1047356                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8335255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   86518                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  278                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1654                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1670349                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 11493                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10501859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.960415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.138543                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7050860     67.14%     67.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   156659      1.49%     68.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   376465      3.58%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   305476      2.91%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   205157      1.95%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   221066      2.11%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   236769      2.25%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   179841      1.71%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1769566     16.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10501859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.214797                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.033993                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1652737                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1652737                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1652737                       # number of overall hits
system.cpu.icache.overall_hits::total         1652737                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17611                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17611                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17611                       # number of overall misses
system.cpu.icache.overall_misses::total         17611                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    323901000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    323901000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    323901000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    323901000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1670348                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1670348                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1670348                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1670348                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010543                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010543                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010543                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010543                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18391.970927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18391.970927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18391.970927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18391.970927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          369                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16688                       # number of writebacks
system.cpu.icache.writebacks::total             16688                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          414                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          414                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          414                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          414                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17197                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17197                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17197                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17197                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    285119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    285119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    285119500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    285119500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010295                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010295                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010295                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010295                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16579.606908                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16579.606908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16579.606908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16579.606908                       # average overall mshr miss latency
system.cpu.icache.replacements                  16688                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1652737                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1652737                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17611                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17611                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    323901000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    323901000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1670348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1670348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010543                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010543                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18391.970927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18391.970927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          414                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          414                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17197                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17197                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    285119500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    285119500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010295                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010295                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16579.606908                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16579.606908                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.941721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1669934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17197                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             97.106123                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.941721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3357893                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3357893                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1670581                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           365                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      456426                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  101379                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   44                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 198                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  53323                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5260                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    293                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5294652500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  32181                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2070396                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1690745                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2593                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3010945                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3694999                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               19960815                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6897                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 131362                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    880                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3513103                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22141732                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    52342121                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 31096188                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    584431                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1278026                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      40                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1717775                       # count of insts added to the skid buffer
system.cpu.rob.reads                         29149814                       # The number of ROB reads
system.cpu.rob.writes                        39660477                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7051                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22924                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15873                       # number of overall hits
system.l2.overall_hits::.cpu.data                7051                       # number of overall hits
system.l2.overall_hits::total                   22924                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37654                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38976                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1322                       # number of overall misses
system.l2.overall_misses::.cpu.data             37654                       # number of overall misses
system.l2.overall_misses::total                 38976                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92437500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3050192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3142630000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92437500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3050192500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3142630000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.076883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.842277                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.629661                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.076883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.842277                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.629661                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69922.465961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81005.802836                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80629.874795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69922.465961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81005.802836                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80629.874795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27395                       # number of writebacks
system.l2.writebacks::total                     27395                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38976                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38976                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     78927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2666643000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2745570000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     78927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2666643000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2745570000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.076883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.842277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.629661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.076883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.842277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.629661                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59702.723147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70819.647315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70442.580049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59702.723147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70819.647315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70442.580049                       # average overall mshr miss latency
system.l2.replacements                          30823                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40518                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40518                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16688                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16688                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16688                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16688                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3717                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28833                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2391195500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2391195500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.885806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82932.594596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82932.594596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2097703500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2097703500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.885806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72753.563625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72753.563625                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92437500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92437500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.076883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.076883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69922.465961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69922.465961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     78927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.076883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.076883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59702.723147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59702.723147                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    658997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    658997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.725710                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.725710                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74707.742886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74707.742886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    568939500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    568939500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.725710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.725710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64498.299513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64498.299513                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7676.870752                       # Cycle average of tags in use
system.l2.tags.total_refs                      122777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39015                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.146918                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.925745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       241.459621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7427.485386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.906675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.937118                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          619                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1587                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1021247                       # Number of tag accesses
system.l2.tags.data_accesses                  1021247                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000744123250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104457                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27395                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38976                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27395                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27395                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.320168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.466289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.365254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1666     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.379414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.797996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1358     81.27%     81.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.24%     81.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              299     17.89%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.48%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2494464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    471.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    331.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5294392000                       # Total gap between requests
system.mem_ctrls.avgGap                      79769.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15979896.697658628225                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 455149039.526201188564                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 330839464.912947535515                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1322                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37654                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27395                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35301000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1424057750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 118833713000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26702.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37819.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4337788.39                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2494464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37654                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38976                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27395                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27395                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15979897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    455149040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        471128936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15979897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15979897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    331141657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       331141657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    331141657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15979897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    455149040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       802270593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38976                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27370                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1703                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               728558750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1459358750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18692.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37442.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19114                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14641                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.285784                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.636150                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   143.547859                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21321     65.42%     65.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7032     21.58%     87.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1856      5.69%     92.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1027      3.15%     95.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          685      2.10%     97.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          269      0.83%     98.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          162      0.50%     99.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           72      0.22%     99.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          167      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2494464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              471.128936                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              330.839465                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117003180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62188665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139686960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71461800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 417340560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2349764580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     54397440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3211843185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   606.620205                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    122014500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    176540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4996098000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115696560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61494180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138601680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71409600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 417340560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2351033970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     53328480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3208905030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   606.065276                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    119279750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    176540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4998832750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10143                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27395                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2857                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28833                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10143                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108204                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108204                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108204                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4247744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4247744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4247744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38976                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38976    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38976                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44702000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48720000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16688                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7103                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32550                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17197                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12155                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51080                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133607                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184687                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2168512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5454272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7622784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30825                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92727                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006320                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079517                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92143     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    582      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92727                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5294652500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118598500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25796498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67058500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
