
*** Running vivado
    with args -log keyGenerator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source keyGenerator.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source keyGenerator.tcl -notrace
Command: synth_design -top keyGenerator -part xc7a200tfbg676-2 -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29964 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 344.660 ; gain = 100.563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'keyGenerator' [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/keyGenerator.v:23]
	Parameter round_const bound to: 16777216 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/keyGenerator.v:36]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/keyGenerator.v:37]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/keyGenerator.v:39]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/keyGenerator.v:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/keyGenerator.v:43]
INFO: [Synth 8-638] synthesizing module 'S_box_layer' [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/S_box_layer.v:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/S_box_layer.v:32]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/mem.v:23]
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter bit_size bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: s_block_mem.mem - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/mem.v:28]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/mem.v:37]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/mem.v:38]
INFO: [Synth 8-3876] $readmem data file 's_block_mem.mem' is read successfully [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/mem.v:43]
INFO: [Synth 8-256] done synthesizing module 'mem' (1#1) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-256] done synthesizing module 'S_box_layer' (2#1) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/S_box_layer.v:23]
INFO: [Synth 8-256] done synthesizing module 'keyGenerator' (3#1) [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/sources_1/new/keyGenerator.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 396.863 ; gain = 152.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 396.863 ; gain = 152.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 396.863 ; gain = 152.766
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 396.863 ; gain = 152.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keyGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 10    
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_10' (FD) to 'i_18'
INFO: [Synth 8-3886] merging instance 'i_9' (FD) to 'i_18'
INFO: [Synth 8-3886] merging instance 'i_8' (FD) to 'i_18'
INFO: [Synth 8-3886] merging instance 'i_7' (FD) to 'i_18'
INFO: [Synth 8-3886] merging instance 'i_18' (FD) to 'i_17'
INFO: [Synth 8-3886] merging instance 'i_17' (FD) to 'i_16'
INFO: [Synth 8-3886] merging instance 'i_16' (FD) to 'i_15'
INFO: [Synth 8-3886] merging instance 'i_27' (FD) to 'i_35'
INFO: [Synth 8-3886] merging instance 'i_26' (FD) to 'i_35'
INFO: [Synth 8-3886] merging instance 'i_25' (FD) to 'i_35'
INFO: [Synth 8-3886] merging instance 'i_24' (FD) to 'i_35'
INFO: [Synth 8-3886] merging instance 'i_35' (FD) to 'i_34'
INFO: [Synth 8-3886] merging instance 'i_34' (FD) to 'i_33'
INFO: [Synth 8-3886] merging instance 'i_33' (FD) to 'i_32'
INFO: [Synth 8-3886] merging instance 'i_44' (FD) to 'i_52'
INFO: [Synth 8-3886] merging instance 'i_43' (FD) to 'i_52'
INFO: [Synth 8-3886] merging instance 'i_42' (FD) to 'i_52'
INFO: [Synth 8-3886] merging instance 'i_41' (FD) to 'i_52'
INFO: [Synth 8-3886] merging instance 'i_52' (FD) to 'i_51'
INFO: [Synth 8-3886] merging instance 'i_51' (FD) to 'i_50'
INFO: [Synth 8-3886] merging instance 'i_50' (FD) to 'i_49'
INFO: [Synth 8-3886] merging instance 'i_61' (FD) to 'i_69'
INFO: [Synth 8-3886] merging instance 'i_60' (FD) to 'i_69'
INFO: [Synth 8-3886] merging instance 'i_59' (FD) to 'i_69'
INFO: [Synth 8-3886] merging instance 'i_58' (FD) to 'i_69'
INFO: [Synth 8-3886] merging instance 'i_69' (FD) to 'i_68'
INFO: [Synth 8-3886] merging instance 'i_68' (FD) to 'i_67'
INFO: [Synth 8-3886] merging instance 'i_67' (FD) to 'i_66'
INFO: [Synth 8-3886] merging instance 'i_15' (FD) to 'i_32'
INFO: [Synth 8-3886] merging instance 'i_32' (FD) to 'i_49'
INFO: [Synth 8-3886] merging instance 'i_49' (FD) to 'i_66'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 621.625 ; gain = 377.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+------------------+-----------+----------------------+-----------------+
|Module Name  | RTL Object       | Inference | Size (Depth x Width) | Primitives      | 
+-------------+------------------+-----------+----------------------+-----------------+
|keyGenerator | i0/mem_i/mem_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
|keyGenerator | i1/mem_i/mem_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
|keyGenerator | i2/mem_i/mem_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
|keyGenerator | i3/mem_i/mem_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
+-------------+------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 621.625 ; gain = 377.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+------------------+-----------+----------------------+-----------------+
|Module Name  | RTL Object       | Inference | Size (Depth x Width) | Primitives      | 
+-------------+------------------+-----------+----------------------+-----------------+
|keyGenerator | i0/mem_i/mem_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
|keyGenerator | i1/mem_i/mem_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
|keyGenerator | i2/mem_i/mem_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
|keyGenerator | i3/mem_i/mem_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
+-------------+------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 622.629 ; gain = 378.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |LUT1      |     2|
|3     |LUT2      |    68|
|4     |LUT3      |    65|
|5     |LUT4      |    35|
|6     |LUT5      |    50|
|7     |LUT6      |    56|
|8     |RAM256X1S |    32|
|9     |FDRE      |   549|
|10    |FDSE      |     2|
|11    |IBUF      |   131|
|12    |OBUF      |   128|
+------+----------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |  1119|
|2     |  i0      |S_box_layer   |    56|
|3     |    mem_i |mem_5         |    40|
|4     |  i1      |S_box_layer_0 |    56|
|5     |    mem_i |mem_4         |    40|
|6     |  i2      |S_box_layer_1 |    56|
|7     |    mem_i |mem_3         |    40|
|8     |  i3      |S_box_layer_2 |    56|
|9     |    mem_i |mem           |    40|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 622.629 ; gain = 378.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 709.598 ; gain = 478.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/synth_2/keyGenerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file keyGenerator_utilization_synth.rpt -pb shift_rows_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 709.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 15:55:32 2019...
