Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 09b4b0f5132c4c6fa231e22dbd16f72f --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_top_behav xil_defaultlib.ALU_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dylan/Documents/Nexys4-Artix7-ALU/Nexys4-Artix7-ALU.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.But_opcode
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_3bit
Compiling module xil_defaultlib.cathode_MUX
Compiling module xil_defaultlib.anode_MUX
Compiling module xil_defaultlib.ALU_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_top_behav
