// Seed: 2594654417
`celldefine
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  always @(posedge 1 or posedge 1) id_0 = id_1;
endmodule
