INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Vivado/lab0/OExo01-Element/OExo01-Element.gen/sources_1/ip/MUX2T1_8_0/MUX2T1_8_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8_0
INFO: [VRFC 10-311] analyzing module MUX2T1_8_0_MUX2T1_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Vivado/lab0/OExo01-Element/OExo01-Element.srcs/sources_1/new/MUX2T1_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Vivado/lab0/OExo01-Element/OExo01-Element.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/Project/Vivado/lab0/OExo01-Element/OExo01-Element.sim/sim_1/behav/xsim/glbl.v:6]
