{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661880723657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661880723657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 12:32:03 2022 " "Processing started: Tue Aug 30 12:32:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661880723657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1661880723657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio1 -c Ejercicio1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio1 -c Ejercicio1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1661880723657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1661880723981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1661880723982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejercicio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ejercicio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ejercicio1-seleccion " "Found design unit 1: Ejercicio1-seleccion" {  } { { "Ejercicio1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Ejercicio1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661880732187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ejercicio1 " "Found entity 1: Ejercicio1" {  } { { "Ejercicio1.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Ejercicio1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661880732187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661880732187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demultiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demultiplexor-seleccion " "Found design unit 1: demultiplexor-seleccion" {  } { { "demultiplexor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/demultiplexor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661880732188 ""} { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "demultiplexor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/demultiplexor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661880732188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661880732188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejerciciof.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ejerciciof.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ejercicioF-seleccion " "Found design unit 1: ejercicioF-seleccion" {  } { { "ejercicioF.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/ejercicioF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661880732189 ""} { "Info" "ISGN_ENTITY_NAME" "1 ejercicioF " "Found entity 1: ejercicioF" {  } { { "ejercicioF.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/ejercicioF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661880732189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661880732189 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "Y std_logic_vector ejercicioF.vhd(60) " "VHDL error at ejercicioF.vhd(60): type of identifier \"Y\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "ejercicioF.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/ejercicioF.vhd" 60 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Design Software" 0 -1 1661880732190 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Y ejercicioF.vhd(60) " "VHDL error at ejercicioF.vhd(60): cannot associate formal port \"Y\" of mode \"out\" with an expression" {  } { { "ejercicioF.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/ejercicioF.vhd" 60 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Design Software" 0 -1 1661880732190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661880732284 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 30 12:32:12 2022 " "Processing ended: Tue Aug 30 12:32:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661880732284 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661880732284 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661880732284 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1661880732284 ""}
