

================================================================
== Vitis HLS Report for 'mp_mul_140'
================================================================
* Date:           Tue May 20 14:38:29 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      160|      258|  1.600 us|  2.580 us|  160|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102  |mp_mul_140_Pipeline_VITIS_LOOP_144_2  |        7|       14|  70.000 ns|  0.140 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115  |mp_mul_140_Pipeline_VITIS_LOOP_157_4  |        7|       13|  70.000 ns|  0.130 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |       88|      144|   11 ~ 18|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |       70|      112|   10 ~ 16|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    1418|   1401|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    212|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1473|   1691|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102  |mp_mul_140_Pipeline_VITIS_LOOP_144_2  |        0|   0|  625|  679|    0|
    |grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115  |mp_mul_140_Pipeline_VITIS_LOOP_157_4  |        0|   0|  628|  672|    0|
    |mul_32s_32s_32_2_1_U3261                         |mul_32s_32s_32_2_1                    |        0|   3|  165|   50|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   3| 1418| 1401|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_13_fu_189_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_155_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_13_fu_245_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_239_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_149_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_220_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_address0          |  14|          3|    4|         12|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  48|          9|    1|          9|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |grp_fu_381_ce       |  14|          3|    1|          3|
    |grp_fu_381_p0       |  14|          3|   32|         96|
    |grp_fu_381_p1       |  14|          3|   32|         96|
    |i_25_fu_68          |   9|          2|    4|          8|
    |i_fu_40             |   9|          2|    4|          8|
    |indvars_iv31_fu_36  |   9|          2|    4|          8|
    |indvars_iv_fu_64    |   9|          2|    4|          8|
    |v_017_fu_44         |   9|          2|    4|          8|
    |v_fu_60             |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 212|         44|  163|        539|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                     |  8|   0|    8|          0|
    |grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg  |  1|   0|    1|          0|
    |grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg  |  1|   0|    1|          0|
    |i_25_fu_68                                                    |  4|   0|    4|          0|
    |i_84_reg_363                                                  |  4|   0|    4|          0|
    |i_fu_40                                                       |  4|   0|    4|          0|
    |indvars_iv31_fu_36                                            |  4|   0|    4|          0|
    |indvars_iv31_load_reg_355                                     |  4|   0|    4|          0|
    |indvars_iv_fu_64                                              |  4|   0|    4|          0|
    |trunc_ln143_reg_328                                           |  3|   0|    3|          0|
    |trunc_ln156_8_reg_376                                         |  3|   0|    3|          0|
    |trunc_ln156_reg_371                                           |  3|   0|    3|          0|
    |v_017_fu_44                                                   |  4|   0|    4|          0|
    |v_203_reg_320                                                 |  4|   0|    4|          0|
    |v_fu_60                                                       |  4|   0|    4|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         | 55|   0|   55|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    mp_mul.140|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    mp_mul.140|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    mp_mul.140|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    mp_mul.140|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    mp_mul.140|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    mp_mul.140|  return value|
|a_address0  |  out|    4|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   64|   ap_memory|             a|         array|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   64|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

