{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544997934545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544997934550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 14:05:34 2018 " "Processing started: Sun Dec 16 14:05:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544997934550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997934550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off senior_project_fpga -c senior_project_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off senior_project_fpga -c senior_project_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997934550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544997934763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544997934763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senior_project_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file senior_project_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 senior_project_fpga " "Found entity 1: senior_project_fpga" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544997942922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997942922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ide_processor.sv(22) " "Verilog HDL warning at ide_processor.sv(22): extended using \"x\" or \"z\"" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544997942923 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ide_processor.sv(83) " "Verilog HDL warning at ide_processor.sv(83): extended using \"x\" or \"z\"" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544997942923 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ide_processor.sv(84) " "Verilog HDL warning at ide_processor.sv(84): extended using \"x\" or \"z\"" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544997942923 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ide_processor.sv(85) " "Verilog HDL warning at ide_processor.sv(85): extended using \"x\" or \"z\"" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544997942923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ide_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ide_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ide_processor " "Found entity 1: ide_processor" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544997942924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997942924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cdda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdda_clk " "Found entity 1: cdda_clk" {  } { { "cdda_clk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544997942926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997942926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd_bclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cd_bclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_bclk " "Found entity 1: cd_bclk" {  } { { "cd_bclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544997942927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997942927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd_lrclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cd_lrclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_lrclk " "Found entity 1: cd_lrclk" {  } { { "cd_lrclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544997942929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997942929 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset_buf_count ide_processor.sv(96) " "Verilog HDL error at ide_processor.sv(96): object \"reset_buf_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1544997942930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.map.smsg " "Generated suppressed messages file C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997942951 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544997943026 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 16 14:05:43 2018 " "Processing ended: Sun Dec 16 14:05:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544997943026 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544997943026 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544997943026 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544997943026 ""}
