# Two-Level-Divider
VHDL implementation of the integer division algorithm proposed in "High-Precision Priority Encoder Based Integer Division Algorithm."
