{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1452263819371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1452263819378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 08 15:36:57 2016 " "Processing started: Fri Jan 08 15:36:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1452263819378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1452263819378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off DE0_top -c DE0_top " "Command: quartus_drc --read_settings_files=off --write_settings_files=off DE0_top -c DE0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1452263819378 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_top.sdc " "Synopsys Design Constraints File file not found: 'DE0_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1452263819824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1452263819825 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1452263819834 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1452263819835 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1452263819836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1452263819836 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819855 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1452263819855 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_vga:U2\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"pll_vga:U2\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_vga_altpll.v" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/db/pll_vga_altpll.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 523 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819857 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1452263819857 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_vga:U2\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"pll_vga:U2\|altpll:altpll_component\|pll_vga_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_vga_altpll.v" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/db/pll_vga_altpll.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 523 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[6\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[6\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 347 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[7\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[7\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 346 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[8\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[8\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[5\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[5\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 348 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[5\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[5\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[9\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[9\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[6\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[6\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 337 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[8\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[8\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 335 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[7\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[7\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|SyncVH:sync\|Equal0~3 " "Node  \"interface_vga:U1\|SyncGen:C1\|SyncVH:sync\|Equal0~3\"" {  } { { "../src/syncVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/syncVH.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 369 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[9\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[9\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[4\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[4\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[4\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[4\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 349 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[3\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[3\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|SyncVH:sync\|Equal0~0 " "Node  \"interface_vga:U1\|SyncGen:C1\|SyncVH:sync\|Equal0~0\"" {  } { { "../src/syncVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/syncVH.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 366 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[2\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_v\[2\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[3\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[3\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 350 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[2\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[2\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 351 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[1\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[1\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 352 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|colours:C2\|red~18 " "Node  \"interface_vga:U1\|colours:C2\|red~18\"" {  } { { "../src/colours.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/colours.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|Equal1~4 " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|Equal1~4\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|SyncVH:sync\|Equal0~1 " "Node  \"interface_vga:U1\|SyncGen:C1\|SyncVH:sync\|Equal0~1\"" {  } { { "../src/syncVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/syncVH.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 367 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|colours:C2\|green~5 " "Node  \"interface_vga:U1\|colours:C2\|green~5\"" {  } { { "../src/colours.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/colours.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[0\] " "Node  \"interface_vga:U1\|SyncGen:C1\|countVH:count\|count_h\[0\]\"" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|colours:C2\|process_0~44 " "Node  \"interface_vga:U1\|colours:C2\|process_0~44\"" {  } { { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|colours:C2\|blue~10 " "Node  \"interface_vga:U1\|colours:C2\|blue~10\"" {  } { { "../src/colours.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/colours.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|SyncGen:C1\|SyncVH:sync\|Equal0~2 " "Node  \"interface_vga:U1\|SyncGen:C1\|SyncVH:sync\|Equal0~2\"" {  } { { "../src/syncVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/syncVH.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 368 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|colours:C2\|process_0~33 " "Node  \"interface_vga:U1\|colours:C2\|process_0~33\"" {  } { { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 377 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_NODES_INFO" " interface_vga:U1\|colours:C2\|blue~5 " "Node  \"interface_vga:U1\|colours:C2\|blue~5\"" {  } { { "../src/colours.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/colours.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1452263819878 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1452263819878 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1452263819878 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1 1452263819904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1452263820281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 08 15:37:00 2016 " "Processing ended: Fri Jan 08 15:37:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1452263820281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1452263820281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1452263820281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1452263820281 ""}
