Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "Z:/conversor/test_isim_beh.exe" -prj "Z:/conversor/test_beh.prj" "work.test" "work.glbl" 
ISim P.28xd (signature 0x1048c146)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/conversor/conversor.v" into library work
Analyzing Verilog file "Z:/conversor/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 66920 KB
Fuse CPU Usage: 220 ms
Compiling module conversor
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable Z:/conversor/test_isim_beh.exe
Fuse Memory Usage: 70380 KB
Fuse CPU Usage: 220 ms
