
TEC_board.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  000017ae  00001842  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002b  00800168  000018b6  0000194a  2**0
                  ALLOC
  3 .eeprom       00000003  00810000  00810000  0000194a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .debug_aranges 00000020  00000000  00000000  0000194d  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000215  00000000  00000000  0000196d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000cee  00000000  00000000  00001b82  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000366  00000000  00000000  00002870  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000bcd  00000000  00000000  00002bd6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  000037a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002ee  00000000  00000000  00003924  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000693  00000000  00000000  00003c12  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000258  00000000  00000000  000042a5  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 ba 00 	jmp	0x174	; 0x174 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ea       	ldi	r30, 0xAE	; 174
      68:	f7 e1       	ldi	r31, 0x17	; 23
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 36       	cpi	r26, 0x68	; 104
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 e6       	ldi	r26, 0x68	; 104
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 39       	cpi	r26, 0x93	; 147
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 de 02 	call	0x5bc	; 0x5bc <main>
      8a:	0c 94 d5 0b 	jmp	0x17aa	; 0x17aa <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <eeprom_read_byte>:

/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
      92:	9c 01       	movw	r18, r24
    do {} while (!eeprom_is_ready ());
      94:	e1 99       	sbic	0x1c, 1	; 28
      96:	fe cf       	rjmp	.-4      	; 0x94 <eeprom_read_byte+0x2>
#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
      98:	3f bb       	out	0x1f, r19	; 31
      9a:	2e bb       	out	0x1e, r18	; 30
#endif
    EECR |= (1 << EERE);
      9c:	e0 9a       	sbi	0x1c, 0	; 28
    return EEDR;
      9e:	8d b3       	in	r24, 0x1d	; 29
}
      a0:	08 95       	ret

000000a2 <eeprom_write_byte>:

/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
      a2:	9c 01       	movw	r18, r24
    do {} while (!eeprom_is_ready ());
      a4:	e1 99       	sbic	0x1c, 1	; 28
      a6:	fe cf       	rjmp	.-4      	; 0xa4 <eeprom_write_byte+0x2>
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
      a8:	3f bb       	out	0x1f, r19	; 31
      aa:	2e bb       	out	0x1e, r18	; 30
#endif
    EEDR = __value;
      ac:	6d bb       	out	0x1d, r22	; 29

    __asm__ __volatile__ (
      ae:	0f b6       	in	r0, 0x3f	; 63
      b0:	f8 94       	cli
      b2:	e2 9a       	sbi	0x1c, 2	; 28
      b4:	e1 9a       	sbi	0x1c, 1	; 28
      b6:	0f be       	out	0x3f, r0	; 63
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
}
      b8:	08 95       	ret

000000ba <uartInit>:

//------------------------------------------------------------------------------------
//UART

void uartInit(void)
{
      ba:	10 bc       	out	0x20, r1	; 32
	UBRRH = (BAUD_PRESCALE >> 8);		// Init UART baudrate
	UBRRL = BAUD_PRESCALE;
      bc:	83 e3       	ldi	r24, 0x33	; 51
      be:	89 b9       	out	0x09, r24	; 9

	UCSRB = (1<<RXEN)|(1<<TXEN)|(1 << RXCIE);	// TX, RX enable, RX interrupt enable
      c0:	88 e9       	ldi	r24, 0x98	; 152
      c2:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
      c4:	86 e8       	ldi	r24, 0x86	; 134
      c6:	80 bd       	out	0x20, r24	; 32
	return;
}
      c8:	08 95       	ret

000000ca <uartTransmitByte>:

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
      ca:	5d 9b       	sbis	0x0b, 5	; 11
      cc:	fe cf       	rjmp	.-4      	; 0xca <uartTransmitByte>
	while ( !( UCSRA & (1<<UDRE)) );
	UDR = data;
      ce:	8c b9       	out	0x0c, r24	; 12
	return;
}
      d0:	08 95       	ret

000000d2 <uartReceiveByte>:

//Receive byte thought UART
unsigned char uartReceiveByte (void)
{
      d2:	5f 9b       	sbis	0x0b, 7	; 11
      d4:	fe cf       	rjmp	.-4      	; 0xd2 <uartReceiveByte>

	while ( !(UCSRA & (1<<RXC)) )
	;
	return UDR;
      d6:	8c b1       	in	r24, 0x0c	; 12
}
      d8:	08 95       	ret

000000da <uartTransmitMessage>:

//Transmit string to UART
void uartTransmitMessage(char* msg)
{ unsigned char i;
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	04 c0       	rjmp	.+8      	; 0xe6 <uartTransmitMessage+0xc>
}

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) );
      de:	5d 9b       	sbis	0x0b, 5	; 11
      e0:	fe cf       	rjmp	.-4      	; 0xde <uartTransmitMessage+0x4>
	UDR = data;
      e2:	ec b9       	out	0x0c, r30	; 12
	i=0;

	while ((i<256)&(msg[i]!=0x00) )
	{
		uartTransmitByte(msg[i]);
		i++;
      e4:	2f 5f       	subi	r18, 0xFF	; 255
//Transmit string to UART
void uartTransmitMessage(char* msg)
{ unsigned char i;
	i=0;

	while ((i<256)&(msg[i]!=0x00) )
      e6:	fc 01       	movw	r30, r24
      e8:	e2 0f       	add	r30, r18
      ea:	f1 1d       	adc	r31, r1
      ec:	e0 81       	ld	r30, Z
      ee:	ee 23       	and	r30, r30
      f0:	b1 f7       	brne	.-20     	; 0xde <uartTransmitMessage+0x4>
	{
		uartTransmitByte(msg[i]);
		i++;
	}
	return;
}
      f2:	08 95       	ret

000000f4 <initPWM>:

//------------------------------------------------------------------------------------
//PWM

void initPWM (void)
{
      f4:	95 98       	cbi	0x12, 5	; 18
	TEC_PORT&=~(1<<TEC_PIN);
	TEC_DDR|=(1<<TEC_PIN);
      f6:	8d 9a       	sbi	0x11, 5	; 17

	TCCR1A|=(1<<WGM10);
      f8:	8f b5       	in	r24, 0x2f	; 47
      fa:	81 60       	ori	r24, 0x01	; 1
      fc:	8f bd       	out	0x2f, r24	; 47
	TCCR1B|=(1<<WGM12)|(1<<CS10);
      fe:	8e b5       	in	r24, 0x2e	; 46
     100:	89 60       	ori	r24, 0x09	; 9
     102:	8e bd       	out	0x2e, r24	; 46

	OCR1AL=0x00;
     104:	1a bc       	out	0x2a, r1	; 42
	OCR1BL=0x00;
     106:	18 bc       	out	0x28, r1	; 40
	return;
}
     108:	08 95       	ret

0000010a <offPWM>:

void offPWM()
{
     10a:	8f b5       	in	r24, 0x2f	; 47
     10c:	8f 77       	andi	r24, 0x7F	; 127
     10e:	8f bd       	out	0x2f, r24	; 47
	TCCR1A&=~(1<<COM1A1);
	return;
}
     110:	08 95       	ret

00000112 <onPWM>:

void onPWM()
{
     112:	8f b5       	in	r24, 0x2f	; 47
     114:	80 68       	ori	r24, 0x80	; 128
     116:	8f bd       	out	0x2f, r24	; 47
	TCCR1A|=(1<<COM1A1);
	return;
}
     118:	08 95       	ret

0000011a <setPWM>:

void setPWM (uint8_t data)
{
     11a:	8a bd       	out	0x2a, r24	; 42
	OCR1AL=data;
	if (data==0) offPWM();
     11c:	88 23       	and	r24, r24
     11e:	19 f4       	brne	.+6      	; 0x126 <setPWM+0xc>
	return;
}

void offPWM()
{
	TCCR1A&=~(1<<COM1A1);
     120:	8f b5       	in	r24, 0x2f	; 47
     122:	8f 77       	andi	r24, 0x7F	; 127
     124:	02 c0       	rjmp	.+4      	; 0x12a <setPWM+0x10>
	return;
}

void onPWM()
{
	TCCR1A|=(1<<COM1A1);
     126:	8f b5       	in	r24, 0x2f	; 47
     128:	80 68       	ori	r24, 0x80	; 128
     12a:	8f bd       	out	0x2f, r24	; 47
     12c:	08 95       	ret

0000012e <getPWM>:

	return;
}

uint8_t getPWM (void)
{
     12e:	8a b5       	in	r24, 0x2a	; 42
	return OCR1AL;
}
     130:	08 95       	ret

00000132 <clearRXBuf>:

//------------------------------------------------------------------------------------
//Packets
void clearRXBuf (void)
{
     132:	ee e7       	ldi	r30, 0x7E	; 126
     134:	f1 e0       	ldi	r31, 0x01	; 1
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=0;
     136:	11 92       	st	Z+, r1
//------------------------------------------------------------------------------------
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     138:	81 e0       	ldi	r24, 0x01	; 1
     13a:	e9 38       	cpi	r30, 0x89	; 137
     13c:	f8 07       	cpc	r31, r24
     13e:	d9 f7       	brne	.-10     	; 0x136 <clearRXBuf+0x4>
	rxBuf[i]=0;
	currentRXPacketLen=0;
     140:	10 92 69 01 	sts	0x0169, r1
	return;
}
     144:	08 95       	ret

00000146 <clearTXBuf>:

void clearTXBuf (void)
{
     146:	ec e6       	ldi	r30, 0x6C	; 108
     148:	f1 e0       	ldi	r31, 0x01	; 1
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	txBuf[i]=0;
     14a:	11 92       	st	Z+, r1
}

void clearTXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     14c:	81 e0       	ldi	r24, 0x01	; 1
     14e:	e7 37       	cpi	r30, 0x77	; 119
     150:	f8 07       	cpc	r31, r24
     152:	d9 f7       	brne	.-10     	; 0x14a <clearTXBuf+0x4>
	txBuf[i]=0;
	return;
}
     154:	08 95       	ret

00000156 <clearBuf>:

void clearBuf (void)
{
     156:	80 e0       	ldi	r24, 0x00	; 0
     158:	90 e0       	ldi	r25, 0x00	; 0
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=txBuf[i]=0;
     15a:	fc 01       	movw	r30, r24
     15c:	e4 59       	subi	r30, 0x94	; 148
     15e:	fe 4f       	sbci	r31, 0xFE	; 254
     160:	10 82       	st	Z, r1
     162:	fc 01       	movw	r30, r24
     164:	e2 58       	subi	r30, 0x82	; 130
     166:	fe 4f       	sbci	r31, 0xFE	; 254
     168:	10 82       	st	Z, r1
     16a:	01 96       	adiw	r24, 0x01	; 1
}

void clearBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     16c:	8b 30       	cpi	r24, 0x0B	; 11
     16e:	91 05       	cpc	r25, r1
     170:	a1 f7       	brne	.-24     	; 0x15a <clearBuf+0x4>
	rxBuf[i]=txBuf[i]=0;
	return;
}
     172:	08 95       	ret

00000174 <__vector_11>:

//receive packet to RX buffer
ISR(USART_RXC_vect)
{
     174:	1f 92       	push	r1
     176:	0f 92       	push	r0
     178:	0f b6       	in	r0, 0x3f	; 63
     17a:	0f 92       	push	r0
     17c:	11 24       	eor	r1, r1
     17e:	2f 93       	push	r18
     180:	3f 93       	push	r19
     182:	4f 93       	push	r20
     184:	6f 93       	push	r22
     186:	7f 93       	push	r23
     188:	8f 93       	push	r24
     18a:	9f 93       	push	r25
     18c:	ef 93       	push	r30
     18e:	ff 93       	push	r31
	uint16_t i=0;

	if (packetReceived!=0)
     190:	80 91 68 01 	lds	r24, 0x0168
     194:	88 23       	and	r24, r24
     196:	11 f0       	breq	.+4      	; 0x19c <__vector_11+0x28>
	{
		i=UDR;
     198:	8c b1       	in	r24, 0x0c	; 12
     19a:	25 c0       	rjmp	.+74     	; 0x1e6 <__vector_11+0x72>
		return;
	}

	rxBuf[0]=UDR;
     19c:	8c b1       	in	r24, 0x0c	; 12
     19e:	80 93 7e 01 	sts	0x017E, r24
	currentRXPacketLen=1;
     1a2:	81 e0       	ldi	r24, 0x01	; 1
     1a4:	80 93 69 01 	sts	0x0169, r24
     1a8:	20 e0       	ldi	r18, 0x00	; 0
     1aa:	30 e0       	ldi	r19, 0x00	; 0
     1ac:	41 e0       	ldi	r20, 0x01	; 1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     1ae:	61 e0       	ldi	r22, 0x01	; 1
     1b0:	70 e0       	ldi	r23, 0x00	; 0
     1b2:	09 c0       	rjmp	.+18     	; 0x1c6 <__vector_11+0x52>

	while (1)
	{
		while ( !(UCSRA & (1<<RXC)) )
		{
			if (i==10000)
     1b4:	87 e2       	ldi	r24, 0x27	; 39
     1b6:	20 31       	cpi	r18, 0x10	; 16
     1b8:	38 07       	cpc	r19, r24
     1ba:	81 f0       	breq	.+32     	; 0x1dc <__vector_11+0x68>
			{
				packetReceived=1;
				return;
			}
			i++;
     1bc:	2f 5f       	subi	r18, 0xFF	; 255
     1be:	3f 4f       	sbci	r19, 0xFF	; 255
     1c0:	cb 01       	movw	r24, r22
     1c2:	01 97       	sbiw	r24, 0x01	; 1
     1c4:	f1 f7       	brne	.-4      	; 0x1c2 <__vector_11+0x4e>
	rxBuf[0]=UDR;
	currentRXPacketLen=1;

	while (1)
	{
		while ( !(UCSRA & (1<<RXC)) )
     1c6:	5f 9b       	sbis	0x0b, 7	; 11
     1c8:	f5 cf       	rjmp	.-22     	; 0x1b4 <__vector_11+0x40>
				return;
			}
			i++;
			_delay_loop_2(1);
		}
		rxBuf[currentRXPacketLen]=UDR;
     1ca:	8c b1       	in	r24, 0x0c	; 12
     1cc:	e4 2f       	mov	r30, r20
     1ce:	f0 e0       	ldi	r31, 0x00	; 0
     1d0:	e2 58       	subi	r30, 0x82	; 130
     1d2:	fe 4f       	sbci	r31, 0xFE	; 254
     1d4:	80 83       	st	Z, r24
		currentRXPacketLen++;
     1d6:	4f 5f       	subi	r20, 0xFF	; 255

		if (currentRXPacketLen>=BUFF_SIZE)
     1d8:	4b 30       	cpi	r20, 0x0B	; 11
     1da:	a8 f3       	brcs	.-22     	; 0x1c6 <__vector_11+0x52>
     1dc:	40 93 69 01 	sts	0x0169, r20
		{
			packetReceived=1;
     1e0:	81 e0       	ldi	r24, 0x01	; 1
     1e2:	80 93 68 01 	sts	0x0168, r24
			return;
		}
	}
}
     1e6:	ff 91       	pop	r31
     1e8:	ef 91       	pop	r30
     1ea:	9f 91       	pop	r25
     1ec:	8f 91       	pop	r24
     1ee:	7f 91       	pop	r23
     1f0:	6f 91       	pop	r22
     1f2:	4f 91       	pop	r20
     1f4:	3f 91       	pop	r19
     1f6:	2f 91       	pop	r18
     1f8:	0f 90       	pop	r0
     1fa:	0f be       	out	0x3f, r0	; 63
     1fc:	0f 90       	pop	r0
     1fe:	1f 90       	pop	r1
     200:	18 95       	reti

00000202 <uartSendPacket>:

//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
     202:	ec e6       	ldi	r30, 0x6C	; 108
     204:	f1 e0       	ldi	r31, 0x01	; 1
	uint8_t i;
	for (i=0;i<length;i++)
     206:	70 e0       	ldi	r23, 0x00	; 0
     208:	6e 0f       	add	r22, r30
     20a:	7f 1f       	adc	r23, r31
     20c:	05 c0       	rjmp	.+10     	; 0x218 <uartSendPacket+0x16>
	uartTransmitByte(txBuf[i]);
     20e:	80 81       	ld	r24, Z
}

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) );
     210:	5d 9b       	sbis	0x0b, 5	; 11
     212:	fe cf       	rjmp	.-4      	; 0x210 <uartSendPacket+0xe>
	UDR = data;
     214:	8c b9       	out	0x0c, r24	; 12
     216:	31 96       	adiw	r30, 0x01	; 1

//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
     218:	e6 17       	cp	r30, r22
     21a:	f7 07       	cpc	r31, r23
     21c:	c1 f7       	brne	.-16     	; 0x20e <uartSendPacket+0xc>
	uartTransmitByte(txBuf[i]);
	return;
}
     21e:	08 95       	ret

00000220 <crc8Block>:

//crc calculating function
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
     220:	fc 01       	movw	r30, r24
     222:	9f ef       	ldi	r25, 0xFF	; 255
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     224:	21 e3       	ldi	r18, 0x31	; 49
     226:	0e c0       	rjmp	.+28     	; 0x244 <crc8Block+0x24>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     228:	80 81       	ld	r24, Z
     22a:	98 27       	eor	r25, r24
     22c:	80 e0       	ldi	r24, 0x00	; 0
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     22e:	97 ff       	sbrs	r25, 7
     230:	03 c0       	rjmp	.+6      	; 0x238 <crc8Block+0x18>
     232:	99 0f       	add	r25, r25
     234:	92 27       	eor	r25, r18
     236:	01 c0       	rjmp	.+2      	; 0x23a <crc8Block+0x1a>
     238:	99 0f       	add	r25, r25
	
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
     23a:	8f 5f       	subi	r24, 0xFF	; 255
     23c:	88 30       	cpi	r24, 0x08	; 8
     23e:	b9 f7       	brne	.-18     	; 0x22e <crc8Block+0xe>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     240:	31 96       	adiw	r30, 0x01	; 1
     242:	61 50       	subi	r22, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     244:	66 23       	and	r22, r22
     246:	81 f7       	brne	.-32     	; 0x228 <crc8Block+0x8>
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
	}	
	return crc;
}
     248:	89 2f       	mov	r24, r25
     24a:	08 95       	ret

0000024c <prepareSystemStatus>:

//prepare TX buffer
void prepareSystemStatus (void)
{
     24c:	84 e6       	ldi	r24, 0x64	; 100
     24e:	80 93 6c 01 	sts	0x016C, r24
	txBuf[0]='d';
	txBuf[1]= sensorData[0]>>8;
     252:	90 91 7a 01 	lds	r25, 0x017A
     256:	80 91 7b 01 	lds	r24, 0x017B
     25a:	80 93 6d 01 	sts	0x016D, r24
	txBuf[2]= sensorData[0]&0x00ff;
     25e:	90 93 6e 01 	sts	0x016E, r25
	txBuf[3]= sensorData[1]>>8;
     262:	90 91 7c 01 	lds	r25, 0x017C
     266:	80 91 7d 01 	lds	r24, 0x017D
     26a:	80 93 6f 01 	sts	0x016F, r24
	txBuf[4]= sensorData[1]&0x00ff;
     26e:	90 93 70 01 	sts	0x0170, r25
	txBuf[5]= setData[0]>>8;
     272:	90 91 78 01 	lds	r25, 0x0178
     276:	80 91 79 01 	lds	r24, 0x0179
     27a:	80 93 71 01 	sts	0x0171, r24
	txBuf[6]= setData[0]&0x00ff;
     27e:	90 93 72 01 	sts	0x0172, r25
	#if PWM_MODE == 1
		txBuf[7]= getPWM();
	#else
		txBuf[7]=coolerPower;
     282:	80 91 6b 01 	lds	r24, 0x016B
     286:	80 93 73 01 	sts	0x0173, r24
	#endif
	txBuf[8]= errorCode;
     28a:	80 91 6a 01 	lds	r24, 0x016A
     28e:	80 93 74 01 	sts	0x0174, r24
	txBuf[9]= coolerState;
     292:	80 91 8a 01 	lds	r24, 0x018A
     296:	80 93 75 01 	sts	0x0175, r24
     29a:	9f ef       	ldi	r25, 0xFF	; 255
     29c:	ec e6       	ldi	r30, 0x6C	; 108
     29e:	f1 e0       	ldi	r31, 0x01	; 1
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     2a0:	21 e3       	ldi	r18, 0x31	; 49
     2a2:	0d c0       	rjmp	.+26     	; 0x2be <prepareSystemStatus+0x72>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     2a4:	80 81       	ld	r24, Z
     2a6:	98 27       	eor	r25, r24
     2a8:	80 e0       	ldi	r24, 0x00	; 0
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     2aa:	97 ff       	sbrs	r25, 7
     2ac:	03 c0       	rjmp	.+6      	; 0x2b4 <prepareSystemStatus+0x68>
     2ae:	99 0f       	add	r25, r25
     2b0:	92 27       	eor	r25, r18
     2b2:	01 c0       	rjmp	.+2      	; 0x2b6 <prepareSystemStatus+0x6a>
     2b4:	99 0f       	add	r25, r25
	
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
     2b6:	8f 5f       	subi	r24, 0xFF	; 255
     2b8:	88 30       	cpi	r24, 0x08	; 8
     2ba:	b9 f7       	brne	.-18     	; 0x2aa <prepareSystemStatus+0x5e>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     2bc:	31 96       	adiw	r30, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	e6 37       	cpi	r30, 0x76	; 118
     2c2:	f8 07       	cpc	r31, r24
     2c4:	79 f7       	brne	.-34     	; 0x2a4 <prepareSystemStatus+0x58>
	#else
		txBuf[7]=coolerPower;
	#endif
	txBuf[8]= errorCode;
	txBuf[9]= coolerState;
	txBuf[10]=crc8Block(txBuf,10);
     2c6:	90 83       	st	Z, r25
}
     2c8:	08 95       	ret

000002ca <presentDS18b20>:

//------------------------------------------------------------------------------------
//DS18B20

uint8_t presentDS18b20(uint8_t sensor_num)
{	uint8_t res, sensor_pin;
     2ca:	88 23       	and	r24, r24
     2cc:	11 f0       	breq	.+4      	; 0x2d2 <presentDS18b20+0x8>
     2ce:	33 e0       	ldi	r19, 0x03	; 3
     2d0:	01 c0       	rjmp	.+2      	; 0x2d4 <presentDS18b20+0xa>
     2d2:	32 e0       	ldi	r19, 0x02	; 2

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
	else sensor_pin=SENSOR1_PIN;
	
	SENSOR_DDR|=(1<<sensor_pin);
     2d4:	84 b3       	in	r24, 0x14	; 20
     2d6:	41 e0       	ldi	r20, 0x01	; 1
     2d8:	50 e0       	ldi	r21, 0x00	; 0
     2da:	94 2f       	mov	r25, r20
     2dc:	03 2e       	mov	r0, r19
     2de:	01 c0       	rjmp	.+2      	; 0x2e2 <presentDS18b20+0x18>
     2e0:	99 0f       	add	r25, r25
     2e2:	0a 94       	dec	r0
     2e4:	ea f7       	brpl	.-6      	; 0x2e0 <presentDS18b20+0x16>
     2e6:	89 2b       	or	r24, r25
     2e8:	84 bb       	out	0x14, r24	; 20
     2ea:	e4 ed       	ldi	r30, 0xD4	; 212
     2ec:	f3 e0       	ldi	r31, 0x03	; 3
     2ee:	31 97       	sbiw	r30, 0x01	; 1
     2f0:	f1 f7       	brne	.-4      	; 0x2ee <presentDS18b20+0x24>
	_delay_us (490);

	SENSOR_DDR&=~(1<<sensor_pin);
     2f2:	24 b3       	in	r18, 0x14	; 20
     2f4:	89 2f       	mov	r24, r25
     2f6:	80 95       	com	r24
     2f8:	82 23       	and	r24, r18
     2fa:	84 bb       	out	0x14, r24	; 20
	SENSOR_PORT|=(1<<sensor_pin);
     2fc:	85 b3       	in	r24, 0x15	; 21
     2fe:	98 2b       	or	r25, r24
     300:	95 bb       	out	0x15, r25	; 21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     302:	85 ed       	ldi	r24, 0xD5	; 213
     304:	8a 95       	dec	r24
     306:	f1 f7       	brne	.-4      	; 0x304 <presentDS18b20+0x3a>
	_delay_us(80);
	
	if ((SENSOR_PIN&(1<<sensor_pin)) == 0x00) res=1;  
     308:	83 b3       	in	r24, 0x13	; 19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     30a:	e8 e4       	ldi	r30, 0x48	; 72
     30c:	f3 e0       	ldi	r31, 0x03	; 3
     30e:	31 97       	sbiw	r30, 0x01	; 1
     310:	f1 f7       	brne	.-4      	; 0x30e <presentDS18b20+0x44>
     312:	90 e0       	ldi	r25, 0x00	; 0
     314:	02 c0       	rjmp	.+4      	; 0x31a <presentDS18b20+0x50>
     316:	95 95       	asr	r25
     318:	87 95       	ror	r24
     31a:	3a 95       	dec	r19
     31c:	e2 f7       	brpl	.-8      	; 0x316 <presentDS18b20+0x4c>
     31e:	84 27       	eor	r24, r20
     320:	95 27       	eor	r25, r21
	else res=0;  
	
	_delay_us(420);
	return res;
}
     322:	81 70       	andi	r24, 0x01	; 1
     324:	08 95       	ret

00000326 <sendDS18b20>:

void sendDS18b20(uint8_t command, uint8_t sensor_num)
{	uint8_t i, data, sensor_pin;
     326:	48 2f       	mov	r20, r24

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
     328:	66 23       	and	r22, r22
     32a:	11 f0       	breq	.+4      	; 0x330 <sendDS18b20+0xa>
     32c:	23 e0       	ldi	r18, 0x03	; 3
     32e:	01 c0       	rjmp	.+2      	; 0x332 <sendDS18b20+0xc>
     330:	22 e0       	ldi	r18, 0x02	; 2
	data=command;

	for(i=0;i<8;i++)
	{
		if ((data&0x01)==0x01) {    //Send 1 on SDA
			SENSOR_DDR|=(1<<sensor_pin);
     332:	81 e0       	ldi	r24, 0x01	; 1
     334:	90 e0       	ldi	r25, 0x00	; 0
     336:	38 2f       	mov	r19, r24
     338:	01 c0       	rjmp	.+2      	; 0x33c <sendDS18b20+0x16>
     33a:	33 0f       	add	r19, r19
     33c:	2a 95       	dec	r18
     33e:	ea f7       	brpl	.-6      	; 0x33a <sendDS18b20+0x14>
			_delay_us(9);
			SENSOR_DDR&=~(1<<sensor_pin);
     340:	53 2f       	mov	r21, r19
     342:	50 95       	com	r21
     344:	24 2f       	mov	r18, r20
     346:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     348:	ea eb       	ldi	r30, 0xBA	; 186
	else sensor_pin=SENSOR1_PIN;
	data=command;

	for(i=0;i<8;i++)
	{
		if ((data&0x01)==0x01) {    //Send 1 on SDA
     34a:	78 e2       	ldi	r23, 0x28	; 40
     34c:	68 e1       	ldi	r22, 0x18	; 24
     34e:	48 ec       	ldi	r20, 0xC8	; 200
     350:	20 ff       	sbrs	r18, 0
     352:	0b c0       	rjmp	.+22     	; 0x36a <sendDS18b20+0x44>
			SENSOR_DDR|=(1<<sensor_pin);
     354:	84 b3       	in	r24, 0x14	; 20
     356:	83 2b       	or	r24, r19
     358:	84 bb       	out	0x14, r24	; 20
     35a:	86 2f       	mov	r24, r22
     35c:	8a 95       	dec	r24
     35e:	f1 f7       	brne	.-4      	; 0x35c <sendDS18b20+0x36>
			_delay_us(9);
			SENSOR_DDR&=~(1<<sensor_pin);
     360:	84 b3       	in	r24, 0x14	; 20
     362:	85 23       	and	r24, r21
     364:	84 bb       	out	0x14, r24	; 20
     366:	84 2f       	mov	r24, r20
     368:	0a c0       	rjmp	.+20     	; 0x37e <sendDS18b20+0x58>
			_delay_us(75);
		}
		else {                   	//Send 0 on SDA
			SENSOR_DDR|=(1<<sensor_pin);
     36a:	84 b3       	in	r24, 0x14	; 20
     36c:	83 2b       	or	r24, r19
     36e:	84 bb       	out	0x14, r24	; 20
     370:	8e 2f       	mov	r24, r30
     372:	8a 95       	dec	r24
     374:	f1 f7       	brne	.-4      	; 0x372 <sendDS18b20+0x4c>
			_delay_us(70);
			SENSOR_DDR&=~(1<<sensor_pin);
     376:	84 b3       	in	r24, 0x14	; 20
     378:	85 23       	and	r24, r21
     37a:	84 bb       	out	0x14, r24	; 20
     37c:	87 2f       	mov	r24, r23
     37e:	8a 95       	dec	r24
     380:	f1 f7       	brne	.-4      	; 0x37e <sendDS18b20+0x58>

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
	else sensor_pin=SENSOR1_PIN;
	data=command;

	for(i=0;i<8;i++)
     382:	9f 5f       	subi	r25, 0xFF	; 255
     384:	98 30       	cpi	r25, 0x08	; 8
     386:	11 f0       	breq	.+4      	; 0x38c <sendDS18b20+0x66>
			SENSOR_DDR|=(1<<sensor_pin);
			_delay_us(70);
			SENSOR_DDR&=~(1<<sensor_pin);
			_delay_us(15);
		}
		data=data>>1;
     388:	26 95       	lsr	r18
     38a:	e2 cf       	rjmp	.-60     	; 0x350 <sendDS18b20+0x2a>
     38c:	08 95       	ret

0000038e <receiveDS18b20>:
	}
	return;
}

uint16_t receiveDS18b20(uint8_t sensor_num)
{	uint8_t i, sensor_pin;
     38e:	ff 92       	push	r15
     390:	0f 93       	push	r16
     392:	1f 93       	push	r17
	uint16_t res=0;

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
     394:	88 23       	and	r24, r24
     396:	11 f0       	breq	.+4      	; 0x39c <receiveDS18b20+0xe>
     398:	83 e0       	ldi	r24, 0x03	; 3
     39a:	01 c0       	rjmp	.+2      	; 0x39e <receiveDS18b20+0x10>
     39c:	82 e0       	ldi	r24, 0x02	; 2
	else sensor_pin=SENSOR1_PIN;

	for(i=0;i<16;i++)
	{
		SENSOR_DDR|=(1<<sensor_pin);		
     39e:	61 e0       	ldi	r22, 0x01	; 1
     3a0:	70 e0       	ldi	r23, 0x00	; 0
     3a2:	02 c0       	rjmp	.+4      	; 0x3a8 <receiveDS18b20+0x1a>
     3a4:	66 0f       	add	r22, r22
     3a6:	77 1f       	adc	r23, r23
     3a8:	8a 95       	dec	r24
     3aa:	e2 f7       	brpl	.-8      	; 0x3a4 <receiveDS18b20+0x16>
     3ac:	a6 2f       	mov	r26, r22
		_delay_us(9);
		SENSOR_DDR&=~(1<<sensor_pin);		
     3ae:	b6 2f       	mov	r27, r22
     3b0:	b0 95       	com	r27
     3b2:	20 e0       	ldi	r18, 0x00	; 0
     3b4:	30 e0       	ldi	r19, 0x00	; 0
     3b6:	40 e0       	ldi	r20, 0x00	; 0
     3b8:	50 e0       	ldi	r21, 0x00	; 0
     3ba:	88 e1       	ldi	r24, 0x18	; 24
     3bc:	f8 2e       	mov	r15, r24
		_delay_us(12);

		if ((SENSOR_PIN & (1<<sensor_pin))==0x00) res&=~_BV(i);	//If 0 on SDA
		else 	res|=_BV(i);	    //IF 1 on SDA
     3be:	00 e2       	ldi	r16, 0x20	; 32
     3c0:	e1 e0       	ldi	r30, 0x01	; 1
     3c2:	f0 e0       	ldi	r31, 0x00	; 0
     3c4:	1d ea       	ldi	r17, 0xAD	; 173
	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
	else sensor_pin=SENSOR1_PIN;

	for(i=0;i<16;i++)
	{
		SENSOR_DDR|=(1<<sensor_pin);		
     3c6:	84 b3       	in	r24, 0x14	; 20
     3c8:	8a 2b       	or	r24, r26
     3ca:	84 bb       	out	0x14, r24	; 20
     3cc:	8f 2d       	mov	r24, r15
     3ce:	8a 95       	dec	r24
     3d0:	f1 f7       	brne	.-4      	; 0x3ce <receiveDS18b20+0x40>
		_delay_us(9);
		SENSOR_DDR&=~(1<<sensor_pin);		
     3d2:	84 b3       	in	r24, 0x14	; 20
     3d4:	8b 23       	and	r24, r27
     3d6:	84 bb       	out	0x14, r24	; 20
     3d8:	80 2f       	mov	r24, r16
     3da:	8a 95       	dec	r24
     3dc:	f1 f7       	brne	.-4      	; 0x3da <receiveDS18b20+0x4c>
		_delay_us(12);

		if ((SENSOR_PIN & (1<<sensor_pin))==0x00) res&=~_BV(i);	//If 0 on SDA
     3de:	83 b3       	in	r24, 0x13	; 19
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	86 23       	and	r24, r22
     3e4:	97 23       	and	r25, r23
     3e6:	89 2b       	or	r24, r25
     3e8:	61 f4       	brne	.+24     	; 0x402 <receiveDS18b20+0x74>
     3ea:	cf 01       	movw	r24, r30
     3ec:	04 2e       	mov	r0, r20
     3ee:	02 c0       	rjmp	.+4      	; 0x3f4 <receiveDS18b20+0x66>
     3f0:	88 0f       	add	r24, r24
     3f2:	99 1f       	adc	r25, r25
     3f4:	0a 94       	dec	r0
     3f6:	e2 f7       	brpl	.-8      	; 0x3f0 <receiveDS18b20+0x62>
     3f8:	80 95       	com	r24
     3fa:	90 95       	com	r25
     3fc:	28 23       	and	r18, r24
     3fe:	39 23       	and	r19, r25
     400:	09 c0       	rjmp	.+18     	; 0x414 <receiveDS18b20+0x86>
		else 	res|=_BV(i);	    //IF 1 on SDA
     402:	cf 01       	movw	r24, r30
     404:	04 2e       	mov	r0, r20
     406:	02 c0       	rjmp	.+4      	; 0x40c <receiveDS18b20+0x7e>
     408:	88 0f       	add	r24, r24
     40a:	99 1f       	adc	r25, r25
     40c:	0a 94       	dec	r0
     40e:	e2 f7       	brpl	.-8      	; 0x408 <receiveDS18b20+0x7a>
     410:	28 2b       	or	r18, r24
     412:	39 2b       	or	r19, r25
     414:	81 2f       	mov	r24, r17
     416:	8a 95       	dec	r24
     418:	f1 f7       	brne	.-4      	; 0x416 <receiveDS18b20+0x88>
     41a:	4f 5f       	subi	r20, 0xFF	; 255
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
	uint16_t res=0;

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
	else sensor_pin=SENSOR1_PIN;

	for(i=0;i<16;i++)
     41e:	40 31       	cpi	r20, 0x10	; 16
     420:	51 05       	cpc	r21, r1
     422:	89 f6       	brne	.-94     	; 0x3c6 <receiveDS18b20+0x38>
		else 	res|=_BV(i);	    //IF 1 on SDA
				
		_delay_us(65);
	}
	return res;
}
     424:	c9 01       	movw	r24, r18
     426:	1f 91       	pop	r17
     428:	0f 91       	pop	r16
     42a:	ff 90       	pop	r15
     42c:	08 95       	ret

0000042e <processPacket>:
	txBuf[10]=crc8Block(txBuf,10);
}

//process received packet
void processPacket(void)
{
     42e:	f8 94       	cli
	cli();
	//check CRC
	if (crc8Block(rxBuf,currentRXPacketLen-1)!=rxBuf[currentRXPacketLen-1])
     430:	40 91 69 01 	lds	r20, 0x0169
     434:	41 50       	subi	r20, 0x01	; 1
     436:	9f ef       	ldi	r25, 0xFF	; 255
     438:	ee e7       	ldi	r30, 0x7E	; 126
     43a:	f1 e0       	ldi	r31, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     43c:	24 2f       	mov	r18, r20
     43e:	30 e0       	ldi	r19, 0x00	; 0
     440:	4f 5f       	subi	r20, 0xFF	; 255
     442:	2e 0f       	add	r18, r30
     444:	3f 1f       	adc	r19, r31
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     446:	51 e3       	ldi	r21, 0x31	; 49
     448:	0d c0       	rjmp	.+26     	; 0x464 <__stack+0x5>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     44a:	80 81       	ld	r24, Z
     44c:	98 27       	eor	r25, r24
     44e:	80 e0       	ldi	r24, 0x00	; 0
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     450:	97 ff       	sbrs	r25, 7
     452:	03 c0       	rjmp	.+6      	; 0x45a <processPacket+0x2c>
     454:	99 0f       	add	r25, r25
     456:	95 27       	eor	r25, r21
     458:	01 c0       	rjmp	.+2      	; 0x45c <processPacket+0x2e>
     45a:	99 0f       	add	r25, r25
	
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
     45c:	8f 5f       	subi	r24, 0xFF	; 255
     45e:	88 30       	cpi	r24, 0x08	; 8
     460:	b9 f7       	brne	.-18     	; 0x450 <processPacket+0x22>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     462:	31 96       	adiw	r30, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     464:	e2 17       	cp	r30, r18
     466:	f3 07       	cpc	r31, r19
     468:	81 f7       	brne	.-32     	; 0x44a <processPacket+0x1c>
//process received packet
void processPacket(void)
{
	cli();
	//check CRC
	if (crc8Block(rxBuf,currentRXPacketLen-1)!=rxBuf[currentRXPacketLen-1])
     46a:	e4 2f       	mov	r30, r20
     46c:	f0 e0       	ldi	r31, 0x00	; 0
     46e:	e3 58       	subi	r30, 0x83	; 131
     470:	fe 4f       	sbci	r31, 0xFE	; 254
     472:	80 81       	ld	r24, Z
     474:	98 17       	cp	r25, r24
     476:	69 f0       	breq	.+26     	; 0x492 <__stack+0x33>
	{
		packetReceived=0;
     478:	10 92 68 01 	sts	0x0168, r1
     47c:	ee e7       	ldi	r30, 0x7E	; 126
     47e:	f1 e0       	ldi	r31, 0x01	; 1
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=0;
     480:	11 92       	st	Z+, r1
//------------------------------------------------------------------------------------
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     482:	41 e0       	ldi	r20, 0x01	; 1
     484:	e9 38       	cpi	r30, 0x89	; 137
     486:	f4 07       	cpc	r31, r20
     488:	d9 f7       	brne	.-10     	; 0x480 <__stack+0x21>
	rxBuf[i]=0;
	currentRXPacketLen=0;
     48a:	10 92 69 01 	sts	0x0169, r1
	//check CRC
	if (crc8Block(rxBuf,currentRXPacketLen-1)!=rxBuf[currentRXPacketLen-1])
	{
		packetReceived=0;
		clearRXBuf();
		sei();
     48e:	78 94       	sei
     490:	08 95       	ret
		return;
	}
	//differentiate and process packet
	switch (rxBuf[0]) {
     492:	80 91 7e 01 	lds	r24, 0x017E
     496:	89 36       	cpi	r24, 0x69	; 105
     498:	09 f4       	brne	.+2      	; 0x49c <__stack+0x3d>
     49a:	3e c0       	rjmp	.+124    	; 0x518 <__stack+0xb9>
     49c:	8a 36       	cpi	r24, 0x6A	; 106
     49e:	20 f4       	brcc	.+8      	; 0x4a8 <__stack+0x49>
     4a0:	87 36       	cpi	r24, 0x67	; 103
     4a2:	09 f0       	breq	.+2      	; 0x4a6 <__stack+0x47>
     4a4:	7e c0       	rjmp	.+252    	; 0x5a2 <__stack+0x143>
     4a6:	07 c0       	rjmp	.+14     	; 0x4b6 <__stack+0x57>
     4a8:	80 37       	cpi	r24, 0x70	; 112
     4aa:	09 f4       	brne	.+2      	; 0x4ae <__stack+0x4f>
     4ac:	66 c0       	rjmp	.+204    	; 0x57a <__stack+0x11b>
     4ae:	83 37       	cpi	r24, 0x73	; 115
     4b0:	09 f0       	breq	.+2      	; 0x4b4 <__stack+0x55>
     4b2:	77 c0       	rjmp	.+238    	; 0x5a2 <__stack+0x143>
     4b4:	11 c0       	rjmp	.+34     	; 0x4d8 <__stack+0x79>
		//if get command
		case 'g' : 	{
			if (currentRXPacketLen==2)
     4b6:	42 30       	cpi	r20, 0x02	; 2
     4b8:	09 f0       	breq	.+2      	; 0x4bc <__stack+0x5d>
     4ba:	73 c0       	rjmp	.+230    	; 0x5a2 <__stack+0x143>
			{
				prepareSystemStatus();
     4bc:	0e 94 26 01 	call	0x24c	; 0x24c <prepareSystemStatus>
     4c0:	ec e6       	ldi	r30, 0x6C	; 108
     4c2:	f1 e0       	ldi	r31, 0x01	; 1
//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
	uartTransmitByte(txBuf[i]);
     4c4:	80 81       	ld	r24, Z
}

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) );
     4c6:	5d 9b       	sbis	0x0b, 5	; 11
     4c8:	fe cf       	rjmp	.-4      	; 0x4c6 <__stack+0x67>
	UDR = data;
     4ca:	8c b9       	out	0x0c, r24	; 12
     4cc:	31 96       	adiw	r30, 0x01	; 1

//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	e7 37       	cpi	r30, 0x77	; 119
     4d2:	f8 07       	cpc	r31, r24
     4d4:	b9 f7       	brne	.-18     	; 0x4c4 <__stack+0x65>
     4d6:	65 c0       	rjmp	.+202    	; 0x5a2 <__stack+0x143>
			}			
			break;
		}
		//if set command
		case 's' : 	{
			if (currentRXPacketLen==4)
     4d8:	44 30       	cpi	r20, 0x04	; 4
     4da:	09 f0       	breq	.+2      	; 0x4de <__stack+0x7f>
     4dc:	62 c0       	rjmp	.+196    	; 0x5a2 <__stack+0x143>
			{
				uint16_t val;

				val=(rxBuf[1]<<8)|(rxBuf[2]);
     4de:	90 91 7f 01 	lds	r25, 0x017F
     4e2:	80 e0       	ldi	r24, 0x00	; 0
     4e4:	20 91 80 01 	lds	r18, 0x0180
     4e8:	30 e0       	ldi	r19, 0x00	; 0
     4ea:	28 2b       	or	r18, r24
     4ec:	39 2b       	or	r19, r25
				if ((val<=1780)&&(val>=780)) setData[0]=val;
     4ee:	c9 01       	movw	r24, r18
     4f0:	8c 50       	subi	r24, 0x0C	; 12
     4f2:	93 40       	sbci	r25, 0x03	; 3
     4f4:	89 5e       	subi	r24, 0xE9	; 233
     4f6:	93 40       	sbci	r25, 0x03	; 3
     4f8:	20 f4       	brcc	.+8      	; 0x502 <__stack+0xa3>
     4fa:	30 93 79 01 	sts	0x0179, r19
     4fe:	20 93 78 01 	sts	0x0178, r18
/** \ingroup avr_eeprom
    Write a word \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_word (uint16_t *__p, uint16_t __value)
{
    __eewr_word (__p, __value, eeprom_write_byte);
     502:	60 91 78 01 	lds	r22, 0x0178
     506:	70 91 79 01 	lds	r23, 0x0179
     50a:	41 e5       	ldi	r20, 0x51	; 81
     50c:	50 e0       	ldi	r21, 0x00	; 0
     50e:	80 e0       	ldi	r24, 0x00	; 0
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	0e 94 75 0b 	call	0x16ea	; 0x16ea <__eewr_word>
     516:	45 c0       	rjmp	.+138    	; 0x5a2 <__stack+0x143>
			
			break;
		}
		//if info command
		case 'i' :	{
			if (currentRXPacketLen==2)
     518:	42 30       	cpi	r20, 0x02	; 2
     51a:	09 f0       	breq	.+2      	; 0x51e <__stack+0xbf>
     51c:	42 c0       	rjmp	.+132    	; 0x5a2 <__stack+0x143>
			{
				txBuf[0]='v';
     51e:	86 e7       	ldi	r24, 0x76	; 118
     520:	80 93 6c 01 	sts	0x016C, r24
				txBuf[1]=HW_REVISION;
     524:	81 e0       	ldi	r24, 0x01	; 1
     526:	80 93 6d 01 	sts	0x016D, r24
				txBuf[2]=SW_REVISION;
     52a:	80 93 6e 01 	sts	0x016E, r24
				txBuf[3]=SENSOR_COUNT;
     52e:	40 93 6f 01 	sts	0x016F, r20
				txBuf[4]=VALUE_COUNT;
     532:	80 93 70 01 	sts	0x0170, r24
     536:	9f ef       	ldi	r25, 0xFF	; 255
     538:	ec e6       	ldi	r30, 0x6C	; 108
     53a:	f1 e0       	ldi	r31, 0x01	; 1
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     53c:	21 e3       	ldi	r18, 0x31	; 49
     53e:	0d c0       	rjmp	.+26     	; 0x55a <__stack+0xfb>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     540:	80 81       	ld	r24, Z
     542:	98 27       	eor	r25, r24
     544:	80 e0       	ldi	r24, 0x00	; 0
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     546:	97 ff       	sbrs	r25, 7
     548:	03 c0       	rjmp	.+6      	; 0x550 <__stack+0xf1>
     54a:	99 0f       	add	r25, r25
     54c:	92 27       	eor	r25, r18
     54e:	01 c0       	rjmp	.+2      	; 0x552 <__stack+0xf3>
     550:	99 0f       	add	r25, r25
	
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
     552:	8f 5f       	subi	r24, 0xFF	; 255
     554:	88 30       	cpi	r24, 0x08	; 8
     556:	b9 f7       	brne	.-18     	; 0x546 <__stack+0xe7>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     558:	31 96       	adiw	r30, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	e1 37       	cpi	r30, 0x71	; 113
     55e:	f8 07       	cpc	r31, r24
     560:	79 f7       	brne	.-34     	; 0x540 <__stack+0xe1>
				txBuf[0]='v';
				txBuf[1]=HW_REVISION;
				txBuf[2]=SW_REVISION;
				txBuf[3]=SENSOR_COUNT;
				txBuf[4]=VALUE_COUNT;
				txBuf[5]=crc8Block(txBuf,5);
     562:	90 83       	st	Z, r25
     564:	35 97       	sbiw	r30, 0x05	; 5
//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
	uartTransmitByte(txBuf[i]);
     566:	80 81       	ld	r24, Z
}

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) );
     568:	5d 9b       	sbis	0x0b, 5	; 11
     56a:	fe cf       	rjmp	.-4      	; 0x568 <__stack+0x109>
	UDR = data;
     56c:	8c b9       	out	0x0c, r24	; 12
     56e:	31 96       	adiw	r30, 0x01	; 1

//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
     570:	41 e0       	ldi	r20, 0x01	; 1
     572:	e2 37       	cpi	r30, 0x72	; 114
     574:	f4 07       	cpc	r31, r20
     576:	b9 f7       	brne	.-18     	; 0x566 <__stack+0x107>
     578:	14 c0       	rjmp	.+40     	; 0x5a2 <__stack+0x143>

			break;
		}
		//if powern ON/OFF PWM
		case 'p' : 	{
		if (currentRXPacketLen==3)
     57a:	43 30       	cpi	r20, 0x03	; 3
     57c:	91 f4       	brne	.+36     	; 0x5a2 <__stack+0x143>
		{
			if ((rxBuf[1]==COOLER_OFF)||(rxBuf[1]==COOLER_ON))
     57e:	20 91 7f 01 	lds	r18, 0x017F
     582:	22 30       	cpi	r18, 0x02	; 2
     584:	70 f4       	brcc	.+28     	; 0x5a2 <__stack+0x143>
			{
				coolerState=rxBuf[1];
     586:	20 93 8a 01 	sts	0x018A, r18
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     58a:	e1 99       	sbic	0x1c, 1	; 28
     58c:	fe cf       	rjmp	.-4      	; 0x58a <__stack+0x12b>
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     58e:	82 e0       	ldi	r24, 0x02	; 2
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	9f bb       	out	0x1f, r25	; 31
     594:	8e bb       	out	0x1e, r24	; 30
#endif
    EEDR = __value;
     596:	2d bb       	out	0x1d, r18	; 29

    __asm__ __volatile__ (
     598:	0f b6       	in	r0, 0x3f	; 63
     59a:	f8 94       	cli
     59c:	e2 9a       	sbi	0x1c, 2	; 28
     59e:	e1 9a       	sbi	0x1c, 1	; 28
     5a0:	0f be       	out	0x3f, r0	; 63
		default:
		{
			;
		}
	}
	packetReceived=0;
     5a2:	10 92 68 01 	sts	0x0168, r1
     5a6:	ee e7       	ldi	r30, 0x7E	; 126
     5a8:	f1 e0       	ldi	r31, 0x01	; 1
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=0;
     5aa:	11 92       	st	Z+, r1
//------------------------------------------------------------------------------------
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     5ac:	81 e0       	ldi	r24, 0x01	; 1
     5ae:	e9 38       	cpi	r30, 0x89	; 137
     5b0:	f8 07       	cpc	r31, r24
     5b2:	d9 f7       	brne	.-10     	; 0x5aa <__stack+0x14b>
	rxBuf[i]=0;
	currentRXPacketLen=0;
     5b4:	10 92 69 01 	sts	0x0169, r1
			;
		}
	}
	packetReceived=0;
	clearRXBuf();
	sei();
     5b8:	78 94       	sei
     5ba:	08 95       	ret

000005bc <main>:
	return res;
}

//------------------------------------------------------------------------------------
int main(void)
{
     5bc:	2f 92       	push	r2
     5be:	3f 92       	push	r3
     5c0:	5f 92       	push	r5
     5c2:	6f 92       	push	r6
     5c4:	7f 92       	push	r7
     5c6:	8f 92       	push	r8
     5c8:	9f 92       	push	r9
     5ca:	af 92       	push	r10
     5cc:	bf 92       	push	r11
     5ce:	cf 92       	push	r12
     5d0:	df 92       	push	r13
     5d2:	ef 92       	push	r14
     5d4:	ff 92       	push	r15
     5d6:	0f 93       	push	r16
     5d8:	1f 93       	push	r17
     5da:	cf 93       	push	r28
     5dc:	df 93       	push	r29
/** \ingroup avr_eeprom
    Read one 16-bit word (little endian) from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint16_t eeprom_read_word (const uint16_t *__p)
{
    return __eerd_word (__p, eeprom_read_byte);
     5de:	69 e4       	ldi	r22, 0x49	; 73
     5e0:	70 e0       	ldi	r23, 0x00	; 0
     5e2:	80 e0       	ldi	r24, 0x00	; 0
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	0e 94 5f 0b 	call	0x16be	; 0x16be <__eerd_word>
     5ea:	9c 01       	movw	r18, r24
	uint8_t i, sign, firstConv=_YES;
	uint16_t val, fract;	
	//read from EEPROM saved value & coolerState state
	#if STANDALONE_MODE == 1
		setData[0]= eeprom_read_word (&savedSetData);
     5ec:	90 93 79 01 	sts	0x0179, r25
     5f0:	80 93 78 01 	sts	0x0178, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     5f4:	e1 99       	sbic	0x1c, 1	; 28
     5f6:	fe cf       	rjmp	.-4      	; 0x5f4 <main+0x38>
#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     5f8:	82 e0       	ldi	r24, 0x02	; 2
     5fa:	90 e0       	ldi	r25, 0x00	; 0
     5fc:	9f bb       	out	0x1f, r25	; 31
     5fe:	8e bb       	out	0x1e, r24	; 30
#endif
    EECR |= (1 << EERE);
     600:	e0 9a       	sbi	0x1c, 0	; 28
    return EEDR;
     602:	4d b3       	in	r20, 0x1d	; 29
		coolerState = eeprom_read_byte(&savedCoolerState);
     604:	40 93 8a 01 	sts	0x018A, r20
		//if saved settings corrupted - set it by default
		if ( (setData[0]<780)||(setData[0]>1780) ) setData[0]=1730;
     608:	2c 50       	subi	r18, 0x0C	; 12
     60a:	33 40       	sbci	r19, 0x03	; 3
     60c:	29 5e       	subi	r18, 0xE9	; 233
     60e:	33 40       	sbci	r19, 0x03	; 3
     610:	30 f0       	brcs	.+12     	; 0x61e <main+0x62>
     612:	82 ec       	ldi	r24, 0xC2	; 194
     614:	96 e0       	ldi	r25, 0x06	; 6
     616:	90 93 79 01 	sts	0x0179, r25
     61a:	80 93 78 01 	sts	0x0178, r24
		if ( (coolerState!=COOLER_ON)&&(coolerState!=COOLER_OFF) ) coolerState=COOLER_OFF;
     61e:	42 30       	cpi	r20, 0x02	; 2
     620:	10 f0       	brcs	.+4      	; 0x626 <main+0x6a>
     622:	10 92 8a 01 	sts	0x018A, r1
		setData[0]=1730;
		coolerState=COOLER_OFF;
	#endif
	//init variables
	for (i=0;i<SENSOR_COUNT;i++)
		sensorData[i]=0;
     626:	10 92 7b 01 	sts	0x017B, r1
     62a:	10 92 7a 01 	sts	0x017A, r1
     62e:	10 92 7d 01 	sts	0x017D, r1
     632:	10 92 7c 01 	sts	0x017C, r1
     636:	80 e0       	ldi	r24, 0x00	; 0
     638:	90 e0       	ldi	r25, 0x00	; 0

void clearBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=txBuf[i]=0;
     63a:	fc 01       	movw	r30, r24
     63c:	e4 59       	subi	r30, 0x94	; 148
     63e:	fe 4f       	sbci	r31, 0xFE	; 254
     640:	10 82       	st	Z, r1
     642:	fc 01       	movw	r30, r24
     644:	e2 58       	subi	r30, 0x82	; 130
     646:	fe 4f       	sbci	r31, 0xFE	; 254
     648:	10 82       	st	Z, r1
     64a:	01 96       	adiw	r24, 0x01	; 1
}

void clearBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     64c:	8b 30       	cpi	r24, 0x0B	; 11
     64e:	91 05       	cpc	r25, r1
     650:	a1 f7       	brne	.-24     	; 0x63a <main+0x7e>
	#endif
	//init variables
	for (i=0;i<SENSOR_COUNT;i++)
		sensorData[i]=0;
	clearBuf ();
	U=0.0;
     652:	80 e0       	ldi	r24, 0x00	; 0
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	a0 e0       	ldi	r26, 0x00	; 0
     658:	b0 e0       	ldi	r27, 0x00	; 0
     65a:	80 93 8f 01 	sts	0x018F, r24
     65e:	90 93 90 01 	sts	0x0190, r25
     662:	a0 93 91 01 	sts	0x0191, r26
     666:	b0 93 92 01 	sts	0x0192, r27
	E=0;
     66a:	80 93 8b 01 	sts	0x018B, r24
     66e:	90 93 8c 01 	sts	0x018C, r25
     672:	a0 93 8d 01 	sts	0x018D, r26
     676:	b0 93 8e 01 	sts	0x018E, r27
	//Init ports, UART, PWM
	SENSOR_PORT&=~((1<<SENSOR0_PIN)|(1<<SENSOR1_PIN));     	
     67a:	85 b3       	in	r24, 0x15	; 21
     67c:	83 7f       	andi	r24, 0xF3	; 243
     67e:	85 bb       	out	0x15, r24	; 21
	SENSOR_DDR&=~((1<<SENSOR0_PIN)|(1<<SENSOR1_PIN));		
     680:	84 b3       	in	r24, 0x14	; 20
     682:	83 7f       	andi	r24, 0xF3	; 243
     684:	84 bb       	out	0x14, r24	; 20
 
	#if PWM_MODE == 1
		initPWM();
	#else
		TEC_PORT&=~(1<<TEC_PIN);
     686:	95 98       	cbi	0x12, 5	; 18
		TEC_DDR|=(1<<TEC_PIN);
     688:	8d 9a       	sbi	0x11, 5	; 17
//------------------------------------------------------------------------------------
//UART

void uartInit(void)
{
	UBRRH = (BAUD_PRESCALE >> 8);		// Init UART baudrate
     68a:	10 bc       	out	0x20, r1	; 32
	UBRRL = BAUD_PRESCALE;
     68c:	83 e3       	ldi	r24, 0x33	; 51
     68e:	89 b9       	out	0x09, r24	; 9

	UCSRB = (1<<RXEN)|(1<<TXEN)|(1 << RXCIE);	// TX, RX enable, RX interrupt enable
     690:	88 e9       	ldi	r24, 0x98	; 152
     692:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
     694:	86 e8       	ldi	r24, 0x86	; 134
     696:	80 bd       	out	0x20, r24	; 32
	#else
		TEC_PORT&=~(1<<TEC_PIN);
		TEC_DDR|=(1<<TEC_PIN);
	#endif
	uartInit();	
	sei();
     698:	78 94       	sei
     69a:	11 e0       	ldi	r17, 0x01	; 1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     69c:	a8 ec       	ldi	r26, 0xC8	; 200
     69e:	2a 2e       	mov	r2, r26
     6a0:	31 2c       	mov	r3, r1
					E=(double) sensorData[0]-setData[0];

					U=U+KPSLOW*E;

					if (U>255.0) 	U=255.0;
					if (U<=0.0) 	U=0.0;		
     6a2:	0f 2e       	mov	r0, r31
     6a4:	f0 e0       	ldi	r31, 0x00	; 0
     6a6:	6f 2e       	mov	r6, r31
     6a8:	f0 e0       	ldi	r31, 0x00	; 0
     6aa:	7f 2e       	mov	r7, r31
     6ac:	f0 e0       	ldi	r31, 0x00	; 0
     6ae:	8f 2e       	mov	r8, r31
     6b0:	f0 e0       	ldi	r31, 0x00	; 0
     6b2:	9f 2e       	mov	r9, r31
     6b4:	f0 2d       	mov	r31, r0
     6b6:	01 c0       	rjmp	.+2      	; 0x6ba <main+0xfe>
	#else
		TEC_PORT&=~(1<<TEC_PIN);
		TEC_DDR|=(1<<TEC_PIN);
	#endif
	uartInit();	
	sei();
     6b8:	10 e0       	ldi	r17, 0x00	; 0

//##############################################################
	#if SLOW_PWM_MODE == 1
	while (1)
	{
		if (packetReceived!=0) processPacket();
     6ba:	80 91 68 01 	lds	r24, 0x0168
     6be:	88 23       	and	r24, r24
     6c0:	11 f0       	breq	.+4      	; 0x6c6 <main+0x10a>
     6c2:	0e 94 17 02 	call	0x42e	; 0x42e <processPacket>
		errorCode=0;
     6c6:	10 92 6a 01 	sts	0x016A, r1
		for (i=0;i<SENSOR_COUNT;i++)
		{
			if (presentDS18b20(i)==1)
     6ca:	80 e0       	ldi	r24, 0x00	; 0
     6cc:	0e 94 65 01 	call	0x2ca	; 0x2ca <presentDS18b20>
     6d0:	81 30       	cpi	r24, 0x01	; 1
     6d2:	31 f0       	breq	.+12     	; 0x6e0 <main+0x124>
			{
				sendDS18b20(SKIP_ROM,i);
				sendDS18b20(START_CONVERSION,i);
			}
			else errorCode|=(1<<i);
     6d4:	80 91 6a 01 	lds	r24, 0x016A
     6d8:	81 60       	ori	r24, 0x01	; 1
     6da:	80 93 6a 01 	sts	0x016A, r24
     6de:	08 c0       	rjmp	.+16     	; 0x6f0 <main+0x134>
		errorCode=0;
		for (i=0;i<SENSOR_COUNT;i++)
		{
			if (presentDS18b20(i)==1)
			{
				sendDS18b20(SKIP_ROM,i);
     6e0:	60 e0       	ldi	r22, 0x00	; 0
     6e2:	8c ec       	ldi	r24, 0xCC	; 204
     6e4:	0e 94 93 01 	call	0x326	; 0x326 <sendDS18b20>
				sendDS18b20(START_CONVERSION,i);
     6e8:	60 e0       	ldi	r22, 0x00	; 0
     6ea:	84 e4       	ldi	r24, 0x44	; 68
     6ec:	0e 94 93 01 	call	0x326	; 0x326 <sendDS18b20>
	{
		if (packetReceived!=0) processPacket();
		errorCode=0;
		for (i=0;i<SENSOR_COUNT;i++)
		{
			if (presentDS18b20(i)==1)
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	0e 94 65 01 	call	0x2ca	; 0x2ca <presentDS18b20>
     6f6:	81 30       	cpi	r24, 0x01	; 1
     6f8:	49 f4       	brne	.+18     	; 0x70c <main+0x150>
			{
				sendDS18b20(SKIP_ROM,i);
     6fa:	61 e0       	ldi	r22, 0x01	; 1
     6fc:	8c ec       	ldi	r24, 0xCC	; 204
     6fe:	0e 94 93 01 	call	0x326	; 0x326 <sendDS18b20>
				sendDS18b20(START_CONVERSION,i);
     702:	61 e0       	ldi	r22, 0x01	; 1
     704:	84 e4       	ldi	r24, 0x44	; 68
     706:	0e 94 93 01 	call	0x326	; 0x326 <sendDS18b20>
     70a:	05 c0       	rjmp	.+10     	; 0x716 <main+0x15a>
			}
			else errorCode|=(1<<i);
     70c:	80 91 6a 01 	lds	r24, 0x016A
     710:	82 60       	ori	r24, 0x02	; 2
     712:	80 93 6a 01 	sts	0x016A, r24
		}
		if (firstConv==_YES) firstConv=_NO;
     716:	11 30       	cpi	r17, 0x01	; 1
     718:	79 f2       	breq	.-98     	; 0x6b8 <main+0xfc>
     71a:	ca e7       	ldi	r28, 0x7A	; 122
     71c:	d1 e0       	ldi	r29, 0x01	; 1
     71e:	00 e0       	ldi	r16, 0x00	; 0
     720:	10 e0       	ldi	r17, 0x00	; 0
		else
		{		 
			//receive measured data from sensors
			for (i=0;i<SENSOR_COUNT;i++)
			{
				if (presentDS18b20(i)==1)
     722:	80 2f       	mov	r24, r16
     724:	0e 94 65 01 	call	0x2ca	; 0x2ca <presentDS18b20>
     728:	81 30       	cpi	r24, 0x01	; 1
     72a:	09 f0       	breq	.+2      	; 0x72e <main+0x172>
     72c:	49 c0       	rjmp	.+146    	; 0x7c0 <main+0x204>
				{
					sendDS18b20(SKIP_ROM,i);
     72e:	60 2f       	mov	r22, r16
     730:	8c ec       	ldi	r24, 0xCC	; 204
     732:	0e 94 93 01 	call	0x326	; 0x326 <sendDS18b20>
					sendDS18b20(GET_DATA,i);
     736:	60 2f       	mov	r22, r16
     738:	8e eb       	ldi	r24, 0xBE	; 190
     73a:	0e 94 93 01 	call	0x326	; 0x326 <sendDS18b20>
					val=receiveDS18b20(i);
     73e:	80 2f       	mov	r24, r16
     740:	0e 94 c7 01 	call	0x38e	; 0x38e <receiveDS18b20>
					if ((val&0x8000)!=0x00)
     744:	97 fd       	sbrc	r25, 7
     746:	02 c0       	rjmp	.+4      	; 0x74c <main+0x190>
     748:	e0 e0       	ldi	r30, 0x00	; 0
     74a:	04 c0       	rjmp	.+8      	; 0x754 <main+0x198>
					{
						sign=1;
						val=0xffff-val+1;
     74c:	90 95       	com	r25
     74e:	81 95       	neg	r24
     750:	9f 4f       	sbci	r25, 0xFF	; 255
     752:	e1 e0       	ldi	r30, 0x01	; 1
					}
					else sign=0;
					fract=0;
					if ((val&0x01)!=0x00) fract=fract+65;
     754:	80 fd       	sbrc	r24, 0
     756:	03 c0       	rjmp	.+6      	; 0x75e <main+0x1a2>
     758:	40 e0       	ldi	r20, 0x00	; 0
     75a:	50 e0       	ldi	r21, 0x00	; 0
     75c:	02 c0       	rjmp	.+4      	; 0x762 <main+0x1a6>
     75e:	41 e4       	ldi	r20, 0x41	; 65
     760:	50 e0       	ldi	r21, 0x00	; 0
					if ((val&0x02)!=0x00) fract=fract+125;
     762:	81 ff       	sbrs	r24, 1
     764:	02 c0       	rjmp	.+4      	; 0x76a <main+0x1ae>
     766:	43 58       	subi	r20, 0x83	; 131
     768:	5f 4f       	sbci	r21, 0xFF	; 255
					if ((val&0x04)!=0x00) fract=fract+250;
     76a:	82 ff       	sbrs	r24, 2
     76c:	02 c0       	rjmp	.+4      	; 0x772 <main+0x1b6>
     76e:	46 50       	subi	r20, 0x06	; 6
     770:	5f 4f       	sbci	r21, 0xFF	; 255
					if ((val&0x08)!=0x00) fract=fract+500;
     772:	83 ff       	sbrs	r24, 3
     774:	02 c0       	rjmp	.+4      	; 0x77a <main+0x1be>
     776:	4c 50       	subi	r20, 0x0C	; 12
     778:	5e 4f       	sbci	r21, 0xFE	; 254
					val=(val>>4)*10+fract/100;
     77a:	f4 e0       	ldi	r31, 0x04	; 4
     77c:	96 95       	lsr	r25
     77e:	87 95       	ror	r24
     780:	fa 95       	dec	r31
     782:	e1 f7       	brne	.-8      	; 0x77c <main+0x1c0>
     784:	9c 01       	movw	r18, r24
     786:	73 e0       	ldi	r23, 0x03	; 3
     788:	22 0f       	add	r18, r18
     78a:	33 1f       	adc	r19, r19
     78c:	7a 95       	dec	r23
     78e:	e1 f7       	brne	.-8      	; 0x788 <main+0x1cc>
     790:	88 0f       	add	r24, r24
     792:	99 1f       	adc	r25, r25
     794:	28 0f       	add	r18, r24
     796:	39 1f       	adc	r19, r25
     798:	ca 01       	movw	r24, r20
     79a:	64 e6       	ldi	r22, 0x64	; 100
     79c:	70 e0       	ldi	r23, 0x00	; 0
     79e:	0e 94 8a 0b 	call	0x1714	; 0x1714 <__udivmodhi4>
     7a2:	62 0f       	add	r22, r18
     7a4:	73 1f       	adc	r23, r19
					if (sign==1) val=OFFSET-val;
     7a6:	e1 30       	cpi	r30, 0x01	; 1
     7a8:	31 f4       	brne	.+12     	; 0x7b6 <main+0x1fa>
     7aa:	80 e0       	ldi	r24, 0x00	; 0
     7ac:	95 e0       	ldi	r25, 0x05	; 5
     7ae:	86 1b       	sub	r24, r22
     7b0:	97 0b       	sbc	r25, r23
     7b2:	bc 01       	movw	r22, r24
     7b4:	02 c0       	rjmp	.+4      	; 0x7ba <main+0x1fe>
					else val=val+OFFSET;
     7b6:	60 50       	subi	r22, 0x00	; 0
     7b8:	7b 4f       	sbci	r23, 0xFB	; 251
					sensorData[i]=val;
     7ba:	79 83       	std	Y+1, r23	; 0x01
     7bc:	68 83       	st	Y, r22
     7be:	0d c0       	rjmp	.+26     	; 0x7da <main+0x21e>
				}
				else errorCode|=(1<<i);
     7c0:	21 e0       	ldi	r18, 0x01	; 1
     7c2:	30 e0       	ldi	r19, 0x00	; 0
     7c4:	00 2e       	mov	r0, r16
     7c6:	02 c0       	rjmp	.+4      	; 0x7cc <main+0x210>
     7c8:	22 0f       	add	r18, r18
     7ca:	33 1f       	adc	r19, r19
     7cc:	0a 94       	dec	r0
     7ce:	e2 f7       	brpl	.-8      	; 0x7c8 <main+0x20c>
     7d0:	80 91 6a 01 	lds	r24, 0x016A
     7d4:	82 2b       	or	r24, r18
     7d6:	80 93 6a 01 	sts	0x016A, r24
     7da:	0f 5f       	subi	r16, 0xFF	; 255
     7dc:	1f 4f       	sbci	r17, 0xFF	; 255
     7de:	22 96       	adiw	r28, 0x02	; 2
		}
		if (firstConv==_YES) firstConv=_NO;
		else
		{		 
			//receive measured data from sensors
			for (i=0;i<SENSOR_COUNT;i++)
     7e0:	02 30       	cpi	r16, 0x02	; 2
     7e2:	11 05       	cpc	r17, r1
     7e4:	09 f0       	breq	.+2      	; 0x7e8 <main+0x22c>
     7e6:	9d cf       	rjmp	.-198    	; 0x722 <main+0x166>
					sensorData[i]=val;
				}
				else errorCode|=(1<<i);
			}
			//if coolerState is OFF - clear all variables
			if (coolerState==COOLER_OFF) 
     7e8:	80 91 8a 01 	lds	r24, 0x018A
     7ec:	88 23       	and	r24, r24
     7ee:	a1 f4       	brne	.+40     	; 0x818 <main+0x25c>
			{
				coolerPower=0x00;
     7f0:	10 92 6b 01 	sts	0x016B, r1
				U=0.0;
     7f4:	60 92 8f 01 	sts	0x018F, r6
     7f8:	70 92 90 01 	sts	0x0190, r7
     7fc:	80 92 91 01 	sts	0x0191, r8
     800:	90 92 92 01 	sts	0x0192, r9
				E=0.0;
     804:	60 92 8b 01 	sts	0x018B, r6
     808:	70 92 8c 01 	sts	0x018C, r7
     80c:	80 92 8d 01 	sts	0x018D, r8
     810:	90 92 8e 01 	sts	0x018E, r9
				TEC_PORT&=~(1<<TEC_PIN);
     814:	95 98       	cbi	0x12, 5	; 18
     816:	50 cf       	rjmp	.-352    	; 0x6b8 <main+0xfc>
			}
			//If no errors at sensor[0] and coolerState is ON - calculate and set software PWM
			if (coolerState==COOLER_ON)
     818:	81 30       	cpi	r24, 0x01	; 1
     81a:	09 f0       	breq	.+2      	; 0x81e <main+0x262>
     81c:	4d cf       	rjmp	.-358    	; 0x6b8 <main+0xfc>
				{
					E=(double) sensorData[0]-setData[0];
     81e:	60 91 7a 01 	lds	r22, 0x017A
     822:	70 91 7b 01 	lds	r23, 0x017B
     826:	80 e0       	ldi	r24, 0x00	; 0
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <__floatunsisf>
     82e:	7b 01       	movw	r14, r22
     830:	8c 01       	movw	r16, r24
     832:	60 91 78 01 	lds	r22, 0x0178
     836:	70 91 79 01 	lds	r23, 0x0179
     83a:	80 e0       	ldi	r24, 0x00	; 0
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <__floatunsisf>
     842:	9b 01       	movw	r18, r22
     844:	ac 01       	movw	r20, r24
     846:	c8 01       	movw	r24, r16
     848:	b7 01       	movw	r22, r14
     84a:	0e 94 85 06 	call	0xd0a	; 0xd0a <__subsf3>
     84e:	60 93 8b 01 	sts	0x018B, r22
     852:	70 93 8c 01 	sts	0x018C, r23
     856:	80 93 8d 01 	sts	0x018D, r24
     85a:	90 93 8e 01 	sts	0x018E, r25

					U=U+KPSLOW*E;
     85e:	2a e0       	ldi	r18, 0x0A	; 10
     860:	37 ed       	ldi	r19, 0xD7	; 215
     862:	43 e2       	ldi	r20, 0x23	; 35
     864:	5c e3       	ldi	r21, 0x3C	; 60
     866:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <__mulsf3>
     86a:	20 91 8f 01 	lds	r18, 0x018F
     86e:	30 91 90 01 	lds	r19, 0x0190
     872:	40 91 91 01 	lds	r20, 0x0191
     876:	50 91 92 01 	lds	r21, 0x0192
     87a:	0e 94 b6 06 	call	0xd6c	; 0xd6c <__addsf3>
     87e:	60 93 8f 01 	sts	0x018F, r22
     882:	70 93 90 01 	sts	0x0190, r23
     886:	80 93 91 01 	sts	0x0191, r24
     88a:	90 93 92 01 	sts	0x0192, r25

					if (U>255.0) 	U=255.0;
     88e:	20 e0       	ldi	r18, 0x00	; 0
     890:	30 e0       	ldi	r19, 0x00	; 0
     892:	4f e7       	ldi	r20, 0x7F	; 127
     894:	53 e4       	ldi	r21, 0x43	; 67
     896:	0e 94 dd 07 	call	0xfba	; 0xfba <__gtsf2>
     89a:	18 16       	cp	r1, r24
     89c:	64 f4       	brge	.+24     	; 0x8b6 <main+0x2fa>
     89e:	80 e0       	ldi	r24, 0x00	; 0
     8a0:	90 e0       	ldi	r25, 0x00	; 0
     8a2:	af e7       	ldi	r26, 0x7F	; 127
     8a4:	b3 e4       	ldi	r27, 0x43	; 67
     8a6:	80 93 8f 01 	sts	0x018F, r24
     8aa:	90 93 90 01 	sts	0x0190, r25
     8ae:	a0 93 91 01 	sts	0x0191, r26
     8b2:	b0 93 92 01 	sts	0x0192, r27
					if (U<=0.0) 	U=0.0;		
     8b6:	20 e0       	ldi	r18, 0x00	; 0
     8b8:	30 e0       	ldi	r19, 0x00	; 0
     8ba:	40 e0       	ldi	r20, 0x00	; 0
     8bc:	50 e0       	ldi	r21, 0x00	; 0
     8be:	60 91 8f 01 	lds	r22, 0x018F
     8c2:	70 91 90 01 	lds	r23, 0x0190
     8c6:	80 91 91 01 	lds	r24, 0x0191
     8ca:	90 91 92 01 	lds	r25, 0x0192
     8ce:	0e 94 6d 08 	call	0x10da	; 0x10da <__lesf2>
     8d2:	18 16       	cp	r1, r24
     8d4:	44 f0       	brlt	.+16     	; 0x8e6 <main+0x32a>
     8d6:	60 92 8f 01 	sts	0x018F, r6
     8da:	70 92 90 01 	sts	0x0190, r7
     8de:	80 92 91 01 	sts	0x0191, r8
     8e2:	90 92 92 01 	sts	0x0192, r9
					
					if (U>0.0) TEC_PORT|=(1<<TEC_PIN);	
     8e6:	a0 90 8f 01 	lds	r10, 0x018F
     8ea:	b0 90 90 01 	lds	r11, 0x0190
     8ee:	c0 90 91 01 	lds	r12, 0x0191
     8f2:	d0 90 92 01 	lds	r13, 0x0192
     8f6:	20 e0       	ldi	r18, 0x00	; 0
     8f8:	30 e0       	ldi	r19, 0x00	; 0
     8fa:	40 e0       	ldi	r20, 0x00	; 0
     8fc:	50 e0       	ldi	r21, 0x00	; 0
     8fe:	c6 01       	movw	r24, r12
     900:	b5 01       	movw	r22, r10
     902:	0e 94 dd 07 	call	0xfba	; 0xfba <__gtsf2>
     906:	18 16       	cp	r1, r24
     908:	0c f4       	brge	.+2      	; 0x90c <main+0x350>
     90a:	95 9a       	sbi	0x12, 5	; 18
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     90c:	20 e0       	ldi	r18, 0x00	; 0
     90e:	30 e0       	ldi	r19, 0x00	; 0
     910:	4a ef       	ldi	r20, 0xFA	; 250
     912:	54 e4       	ldi	r21, 0x44	; 68
     914:	c6 01       	movw	r24, r12
     916:	b5 01       	movw	r22, r10
     918:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <__mulsf3>
     91c:	7b 01       	movw	r14, r22
     91e:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     920:	20 e0       	ldi	r18, 0x00	; 0
     922:	30 e0       	ldi	r19, 0x00	; 0
     924:	40 e8       	ldi	r20, 0x80	; 128
     926:	5f e3       	ldi	r21, 0x3F	; 63
     928:	0e 94 3d 08 	call	0x107a	; 0x107a <__ltsf2>
     92c:	88 23       	and	r24, r24
     92e:	1c f4       	brge	.+6      	; 0x936 <main+0x37a>
     930:	61 e0       	ldi	r22, 0x01	; 1
     932:	70 e0       	ldi	r23, 0x00	; 0
     934:	22 c0       	rjmp	.+68     	; 0x97a <main+0x3be>
		__ticks = 1;
	else if (__tmp > 65535)
     936:	20 e0       	ldi	r18, 0x00	; 0
     938:	3f ef       	ldi	r19, 0xFF	; 255
     93a:	4f e7       	ldi	r20, 0x7F	; 127
     93c:	57 e4       	ldi	r21, 0x47	; 71
     93e:	c8 01       	movw	r24, r16
     940:	b7 01       	movw	r22, r14
     942:	0e 94 dd 07 	call	0xfba	; 0xfba <__gtsf2>
     946:	18 16       	cp	r1, r24
     948:	a4 f4       	brge	.+40     	; 0x972 <main+0x3b6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     94a:	20 e0       	ldi	r18, 0x00	; 0
     94c:	30 e0       	ldi	r19, 0x00	; 0
     94e:	40 e2       	ldi	r20, 0x20	; 32
     950:	51 e4       	ldi	r21, 0x41	; 65
     952:	c6 01       	movw	r24, r12
     954:	b5 01       	movw	r22, r10
     956:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <__mulsf3>
     95a:	0e 94 0d 05 	call	0xa1a	; 0xa1a <__fixunssfsi>
     95e:	05 c0       	rjmp	.+10     	; 0x96a <main+0x3ae>
     960:	c1 01       	movw	r24, r2
     962:	01 97       	sbiw	r24, 0x01	; 1
     964:	f1 f7       	brne	.-4      	; 0x962 <main+0x3a6>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     966:	61 50       	subi	r22, 0x01	; 1
     968:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     96a:	61 15       	cp	r22, r1
     96c:	71 05       	cpc	r23, r1
     96e:	c1 f7       	brne	.-16     	; 0x960 <main+0x3a4>
     970:	07 c0       	rjmp	.+14     	; 0x980 <main+0x3c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     972:	c8 01       	movw	r24, r16
     974:	b7 01       	movw	r22, r14
     976:	0e 94 0d 05 	call	0xa1a	; 0xa1a <__fixunssfsi>
     97a:	cb 01       	movw	r24, r22
     97c:	01 97       	sbiw	r24, 0x01	; 1
     97e:	f1 f7       	brne	.-4      	; 0x97c <main+0x3c0>
					_delay_ms(U);								
					if (((uint8_t) U)!=255)TEC_PORT&=~(1<<TEC_PIN);
     980:	c6 01       	movw	r24, r12
     982:	b5 01       	movw	r22, r10
     984:	0e 94 0d 05 	call	0xa1a	; 0xa1a <__fixunssfsi>
     988:	56 2e       	mov	r5, r22
     98a:	9f ef       	ldi	r25, 0xFF	; 255
     98c:	59 12       	cpse	r5, r25
     98e:	95 98       	cbi	0x12, 5	; 18
					_delay_ms(255-U);
     990:	a6 01       	movw	r20, r12
     992:	95 01       	movw	r18, r10
     994:	60 e0       	ldi	r22, 0x00	; 0
     996:	70 e0       	ldi	r23, 0x00	; 0
     998:	8f e7       	ldi	r24, 0x7F	; 127
     99a:	93 e4       	ldi	r25, 0x43	; 67
     99c:	0e 94 85 06 	call	0xd0a	; 0xd0a <__subsf3>
     9a0:	5b 01       	movw	r10, r22
     9a2:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     9a4:	20 e0       	ldi	r18, 0x00	; 0
     9a6:	30 e0       	ldi	r19, 0x00	; 0
     9a8:	4a ef       	ldi	r20, 0xFA	; 250
     9aa:	54 e4       	ldi	r21, 0x44	; 68
     9ac:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <__mulsf3>
     9b0:	7b 01       	movw	r14, r22
     9b2:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     9b4:	20 e0       	ldi	r18, 0x00	; 0
     9b6:	30 e0       	ldi	r19, 0x00	; 0
     9b8:	40 e8       	ldi	r20, 0x80	; 128
     9ba:	5f e3       	ldi	r21, 0x3F	; 63
     9bc:	0e 94 3d 08 	call	0x107a	; 0x107a <__ltsf2>
     9c0:	88 23       	and	r24, r24
     9c2:	1c f4       	brge	.+6      	; 0x9ca <main+0x40e>
     9c4:	61 e0       	ldi	r22, 0x01	; 1
     9c6:	70 e0       	ldi	r23, 0x00	; 0
     9c8:	22 c0       	rjmp	.+68     	; 0xa0e <main+0x452>
		__ticks = 1;
	else if (__tmp > 65535)
     9ca:	20 e0       	ldi	r18, 0x00	; 0
     9cc:	3f ef       	ldi	r19, 0xFF	; 255
     9ce:	4f e7       	ldi	r20, 0x7F	; 127
     9d0:	57 e4       	ldi	r21, 0x47	; 71
     9d2:	c8 01       	movw	r24, r16
     9d4:	b7 01       	movw	r22, r14
     9d6:	0e 94 dd 07 	call	0xfba	; 0xfba <__gtsf2>
     9da:	18 16       	cp	r1, r24
     9dc:	a4 f4       	brge	.+40     	; 0xa06 <main+0x44a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     9de:	20 e0       	ldi	r18, 0x00	; 0
     9e0:	30 e0       	ldi	r19, 0x00	; 0
     9e2:	40 e2       	ldi	r20, 0x20	; 32
     9e4:	51 e4       	ldi	r21, 0x41	; 65
     9e6:	c6 01       	movw	r24, r12
     9e8:	b5 01       	movw	r22, r10
     9ea:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <__mulsf3>
     9ee:	0e 94 0d 05 	call	0xa1a	; 0xa1a <__fixunssfsi>
     9f2:	05 c0       	rjmp	.+10     	; 0x9fe <main+0x442>
     9f4:	c1 01       	movw	r24, r2
     9f6:	01 97       	sbiw	r24, 0x01	; 1
     9f8:	f1 f7       	brne	.-4      	; 0x9f6 <main+0x43a>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     9fa:	61 50       	subi	r22, 0x01	; 1
     9fc:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     9fe:	61 15       	cp	r22, r1
     a00:	71 05       	cpc	r23, r1
     a02:	c1 f7       	brne	.-16     	; 0x9f4 <main+0x438>
     a04:	07 c0       	rjmp	.+14     	; 0xa14 <main+0x458>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     a06:	c8 01       	movw	r24, r16
     a08:	b7 01       	movw	r22, r14
     a0a:	0e 94 0d 05 	call	0xa1a	; 0xa1a <__fixunssfsi>
     a0e:	cb 01       	movw	r24, r22
     a10:	01 97       	sbiw	r24, 0x01	; 1
     a12:	f1 f7       	brne	.-4      	; 0xa10 <main+0x454>

					coolerPower=((uint8_t)U);
     a14:	50 92 6b 01 	sts	0x016B, r5
     a18:	4f ce       	rjmp	.-866    	; 0x6b8 <main+0xfc>

00000a1a <__fixunssfsi>:
     a1a:	ef 92       	push	r14
     a1c:	ff 92       	push	r15
     a1e:	0f 93       	push	r16
     a20:	1f 93       	push	r17
     a22:	7b 01       	movw	r14, r22
     a24:	8c 01       	movw	r16, r24
     a26:	20 e0       	ldi	r18, 0x00	; 0
     a28:	30 e0       	ldi	r19, 0x00	; 0
     a2a:	40 e0       	ldi	r20, 0x00	; 0
     a2c:	5f e4       	ldi	r21, 0x4F	; 79
     a2e:	0e 94 0d 08 	call	0x101a	; 0x101a <__gesf2>
     a32:	88 23       	and	r24, r24
     a34:	8c f0       	brlt	.+34     	; 0xa58 <__fixunssfsi+0x3e>
     a36:	20 e0       	ldi	r18, 0x00	; 0
     a38:	30 e0       	ldi	r19, 0x00	; 0
     a3a:	40 e0       	ldi	r20, 0x00	; 0
     a3c:	5f e4       	ldi	r21, 0x4F	; 79
     a3e:	c8 01       	movw	r24, r16
     a40:	b7 01       	movw	r22, r14
     a42:	0e 94 85 06 	call	0xd0a	; 0xd0a <__subsf3>
     a46:	0e 94 9d 08 	call	0x113a	; 0x113a <__fixsfsi>
     a4a:	9b 01       	movw	r18, r22
     a4c:	ac 01       	movw	r20, r24
     a4e:	20 50       	subi	r18, 0x00	; 0
     a50:	30 40       	sbci	r19, 0x00	; 0
     a52:	40 40       	sbci	r20, 0x00	; 0
     a54:	50 48       	sbci	r21, 0x80	; 128
     a56:	06 c0       	rjmp	.+12     	; 0xa64 <__fixunssfsi+0x4a>
     a58:	c8 01       	movw	r24, r16
     a5a:	b7 01       	movw	r22, r14
     a5c:	0e 94 9d 08 	call	0x113a	; 0x113a <__fixsfsi>
     a60:	9b 01       	movw	r18, r22
     a62:	ac 01       	movw	r20, r24
     a64:	b9 01       	movw	r22, r18
     a66:	ca 01       	movw	r24, r20
     a68:	1f 91       	pop	r17
     a6a:	0f 91       	pop	r16
     a6c:	ff 90       	pop	r15
     a6e:	ef 90       	pop	r14
     a70:	08 95       	ret

00000a72 <_fpadd_parts>:
     a72:	a0 e0       	ldi	r26, 0x00	; 0
     a74:	b0 e0       	ldi	r27, 0x00	; 0
     a76:	ef e3       	ldi	r30, 0x3F	; 63
     a78:	f5 e0       	ldi	r31, 0x05	; 5
     a7a:	0c 94 9e 0b 	jmp	0x173c	; 0x173c <__prologue_saves__>
     a7e:	dc 01       	movw	r26, r24
     a80:	2b 01       	movw	r4, r22
     a82:	fa 01       	movw	r30, r20
     a84:	9c 91       	ld	r25, X
     a86:	92 30       	cpi	r25, 0x02	; 2
     a88:	08 f4       	brcc	.+2      	; 0xa8c <_fpadd_parts+0x1a>
     a8a:	39 c1       	rjmp	.+626    	; 0xcfe <_fpadd_parts+0x28c>
     a8c:	eb 01       	movw	r28, r22
     a8e:	88 81       	ld	r24, Y
     a90:	82 30       	cpi	r24, 0x02	; 2
     a92:	08 f4       	brcc	.+2      	; 0xa96 <_fpadd_parts+0x24>
     a94:	33 c1       	rjmp	.+614    	; 0xcfc <_fpadd_parts+0x28a>
     a96:	94 30       	cpi	r25, 0x04	; 4
     a98:	69 f4       	brne	.+26     	; 0xab4 <_fpadd_parts+0x42>
     a9a:	84 30       	cpi	r24, 0x04	; 4
     a9c:	09 f0       	breq	.+2      	; 0xaa0 <_fpadd_parts+0x2e>
     a9e:	2f c1       	rjmp	.+606    	; 0xcfe <_fpadd_parts+0x28c>
     aa0:	11 96       	adiw	r26, 0x01	; 1
     aa2:	9c 91       	ld	r25, X
     aa4:	11 97       	sbiw	r26, 0x01	; 1
     aa6:	89 81       	ldd	r24, Y+1	; 0x01
     aa8:	98 17       	cp	r25, r24
     aaa:	09 f4       	brne	.+2      	; 0xaae <_fpadd_parts+0x3c>
     aac:	28 c1       	rjmp	.+592    	; 0xcfe <_fpadd_parts+0x28c>
     aae:	a0 e6       	ldi	r26, 0x60	; 96
     ab0:	b0 e0       	ldi	r27, 0x00	; 0
     ab2:	25 c1       	rjmp	.+586    	; 0xcfe <_fpadd_parts+0x28c>
     ab4:	84 30       	cpi	r24, 0x04	; 4
     ab6:	09 f4       	brne	.+2      	; 0xaba <_fpadd_parts+0x48>
     ab8:	21 c1       	rjmp	.+578    	; 0xcfc <_fpadd_parts+0x28a>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	a9 f4       	brne	.+42     	; 0xae8 <_fpadd_parts+0x76>
     abe:	92 30       	cpi	r25, 0x02	; 2
     ac0:	09 f0       	breq	.+2      	; 0xac4 <_fpadd_parts+0x52>
     ac2:	1d c1       	rjmp	.+570    	; 0xcfe <_fpadd_parts+0x28c>
     ac4:	9a 01       	movw	r18, r20
     ac6:	ad 01       	movw	r20, r26
     ac8:	88 e0       	ldi	r24, 0x08	; 8
     aca:	ea 01       	movw	r28, r20
     acc:	09 90       	ld	r0, Y+
     ace:	ae 01       	movw	r20, r28
     ad0:	e9 01       	movw	r28, r18
     ad2:	09 92       	st	Y+, r0
     ad4:	9e 01       	movw	r18, r28
     ad6:	81 50       	subi	r24, 0x01	; 1
     ad8:	c1 f7       	brne	.-16     	; 0xaca <_fpadd_parts+0x58>
     ada:	e2 01       	movw	r28, r4
     adc:	89 81       	ldd	r24, Y+1	; 0x01
     ade:	11 96       	adiw	r26, 0x01	; 1
     ae0:	9c 91       	ld	r25, X
     ae2:	89 23       	and	r24, r25
     ae4:	81 83       	std	Z+1, r24	; 0x01
     ae6:	08 c1       	rjmp	.+528    	; 0xcf8 <_fpadd_parts+0x286>
     ae8:	92 30       	cpi	r25, 0x02	; 2
     aea:	09 f4       	brne	.+2      	; 0xaee <_fpadd_parts+0x7c>
     aec:	07 c1       	rjmp	.+526    	; 0xcfc <_fpadd_parts+0x28a>
     aee:	12 96       	adiw	r26, 0x02	; 2
     af0:	2d 90       	ld	r2, X+
     af2:	3c 90       	ld	r3, X
     af4:	13 97       	sbiw	r26, 0x03	; 3
     af6:	eb 01       	movw	r28, r22
     af8:	8a 81       	ldd	r24, Y+2	; 0x02
     afa:	9b 81       	ldd	r25, Y+3	; 0x03
     afc:	14 96       	adiw	r26, 0x04	; 4
     afe:	ad 90       	ld	r10, X+
     b00:	bd 90       	ld	r11, X+
     b02:	cd 90       	ld	r12, X+
     b04:	dc 90       	ld	r13, X
     b06:	17 97       	sbiw	r26, 0x07	; 7
     b08:	ec 80       	ldd	r14, Y+4	; 0x04
     b0a:	fd 80       	ldd	r15, Y+5	; 0x05
     b0c:	0e 81       	ldd	r16, Y+6	; 0x06
     b0e:	1f 81       	ldd	r17, Y+7	; 0x07
     b10:	91 01       	movw	r18, r2
     b12:	28 1b       	sub	r18, r24
     b14:	39 0b       	sbc	r19, r25
     b16:	b9 01       	movw	r22, r18
     b18:	37 ff       	sbrs	r19, 7
     b1a:	04 c0       	rjmp	.+8      	; 0xb24 <_fpadd_parts+0xb2>
     b1c:	66 27       	eor	r22, r22
     b1e:	77 27       	eor	r23, r23
     b20:	62 1b       	sub	r22, r18
     b22:	73 0b       	sbc	r23, r19
     b24:	60 32       	cpi	r22, 0x20	; 32
     b26:	71 05       	cpc	r23, r1
     b28:	0c f0       	brlt	.+2      	; 0xb2c <_fpadd_parts+0xba>
     b2a:	61 c0       	rjmp	.+194    	; 0xbee <_fpadd_parts+0x17c>
     b2c:	12 16       	cp	r1, r18
     b2e:	13 06       	cpc	r1, r19
     b30:	6c f5       	brge	.+90     	; 0xb8c <_fpadd_parts+0x11a>
     b32:	37 01       	movw	r6, r14
     b34:	48 01       	movw	r8, r16
     b36:	06 2e       	mov	r0, r22
     b38:	04 c0       	rjmp	.+8      	; 0xb42 <_fpadd_parts+0xd0>
     b3a:	96 94       	lsr	r9
     b3c:	87 94       	ror	r8
     b3e:	77 94       	ror	r7
     b40:	67 94       	ror	r6
     b42:	0a 94       	dec	r0
     b44:	d2 f7       	brpl	.-12     	; 0xb3a <_fpadd_parts+0xc8>
     b46:	21 e0       	ldi	r18, 0x01	; 1
     b48:	30 e0       	ldi	r19, 0x00	; 0
     b4a:	40 e0       	ldi	r20, 0x00	; 0
     b4c:	50 e0       	ldi	r21, 0x00	; 0
     b4e:	04 c0       	rjmp	.+8      	; 0xb58 <_fpadd_parts+0xe6>
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d2 f7       	brpl	.-12     	; 0xb50 <_fpadd_parts+0xde>
     b5c:	21 50       	subi	r18, 0x01	; 1
     b5e:	30 40       	sbci	r19, 0x00	; 0
     b60:	40 40       	sbci	r20, 0x00	; 0
     b62:	50 40       	sbci	r21, 0x00	; 0
     b64:	2e 21       	and	r18, r14
     b66:	3f 21       	and	r19, r15
     b68:	40 23       	and	r20, r16
     b6a:	51 23       	and	r21, r17
     b6c:	21 15       	cp	r18, r1
     b6e:	31 05       	cpc	r19, r1
     b70:	41 05       	cpc	r20, r1
     b72:	51 05       	cpc	r21, r1
     b74:	21 f0       	breq	.+8      	; 0xb7e <_fpadd_parts+0x10c>
     b76:	21 e0       	ldi	r18, 0x01	; 1
     b78:	30 e0       	ldi	r19, 0x00	; 0
     b7a:	40 e0       	ldi	r20, 0x00	; 0
     b7c:	50 e0       	ldi	r21, 0x00	; 0
     b7e:	79 01       	movw	r14, r18
     b80:	8a 01       	movw	r16, r20
     b82:	e6 28       	or	r14, r6
     b84:	f7 28       	or	r15, r7
     b86:	08 29       	or	r16, r8
     b88:	19 29       	or	r17, r9
     b8a:	3c c0       	rjmp	.+120    	; 0xc04 <_fpadd_parts+0x192>
     b8c:	23 2b       	or	r18, r19
     b8e:	d1 f1       	breq	.+116    	; 0xc04 <_fpadd_parts+0x192>
     b90:	26 0e       	add	r2, r22
     b92:	37 1e       	adc	r3, r23
     b94:	35 01       	movw	r6, r10
     b96:	46 01       	movw	r8, r12
     b98:	06 2e       	mov	r0, r22
     b9a:	04 c0       	rjmp	.+8      	; 0xba4 <_fpadd_parts+0x132>
     b9c:	96 94       	lsr	r9
     b9e:	87 94       	ror	r8
     ba0:	77 94       	ror	r7
     ba2:	67 94       	ror	r6
     ba4:	0a 94       	dec	r0
     ba6:	d2 f7       	brpl	.-12     	; 0xb9c <_fpadd_parts+0x12a>
     ba8:	21 e0       	ldi	r18, 0x01	; 1
     baa:	30 e0       	ldi	r19, 0x00	; 0
     bac:	40 e0       	ldi	r20, 0x00	; 0
     bae:	50 e0       	ldi	r21, 0x00	; 0
     bb0:	04 c0       	rjmp	.+8      	; 0xbba <_fpadd_parts+0x148>
     bb2:	22 0f       	add	r18, r18
     bb4:	33 1f       	adc	r19, r19
     bb6:	44 1f       	adc	r20, r20
     bb8:	55 1f       	adc	r21, r21
     bba:	6a 95       	dec	r22
     bbc:	d2 f7       	brpl	.-12     	; 0xbb2 <_fpadd_parts+0x140>
     bbe:	21 50       	subi	r18, 0x01	; 1
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	40 40       	sbci	r20, 0x00	; 0
     bc4:	50 40       	sbci	r21, 0x00	; 0
     bc6:	2a 21       	and	r18, r10
     bc8:	3b 21       	and	r19, r11
     bca:	4c 21       	and	r20, r12
     bcc:	5d 21       	and	r21, r13
     bce:	21 15       	cp	r18, r1
     bd0:	31 05       	cpc	r19, r1
     bd2:	41 05       	cpc	r20, r1
     bd4:	51 05       	cpc	r21, r1
     bd6:	21 f0       	breq	.+8      	; 0xbe0 <_fpadd_parts+0x16e>
     bd8:	21 e0       	ldi	r18, 0x01	; 1
     bda:	30 e0       	ldi	r19, 0x00	; 0
     bdc:	40 e0       	ldi	r20, 0x00	; 0
     bde:	50 e0       	ldi	r21, 0x00	; 0
     be0:	59 01       	movw	r10, r18
     be2:	6a 01       	movw	r12, r20
     be4:	a6 28       	or	r10, r6
     be6:	b7 28       	or	r11, r7
     be8:	c8 28       	or	r12, r8
     bea:	d9 28       	or	r13, r9
     bec:	0b c0       	rjmp	.+22     	; 0xc04 <_fpadd_parts+0x192>
     bee:	82 15       	cp	r24, r2
     bf0:	93 05       	cpc	r25, r3
     bf2:	2c f0       	brlt	.+10     	; 0xbfe <_fpadd_parts+0x18c>
     bf4:	1c 01       	movw	r2, r24
     bf6:	aa 24       	eor	r10, r10
     bf8:	bb 24       	eor	r11, r11
     bfa:	65 01       	movw	r12, r10
     bfc:	03 c0       	rjmp	.+6      	; 0xc04 <_fpadd_parts+0x192>
     bfe:	ee 24       	eor	r14, r14
     c00:	ff 24       	eor	r15, r15
     c02:	87 01       	movw	r16, r14
     c04:	11 96       	adiw	r26, 0x01	; 1
     c06:	9c 91       	ld	r25, X
     c08:	d2 01       	movw	r26, r4
     c0a:	11 96       	adiw	r26, 0x01	; 1
     c0c:	8c 91       	ld	r24, X
     c0e:	98 17       	cp	r25, r24
     c10:	09 f4       	brne	.+2      	; 0xc14 <_fpadd_parts+0x1a2>
     c12:	45 c0       	rjmp	.+138    	; 0xc9e <_fpadd_parts+0x22c>
     c14:	99 23       	and	r25, r25
     c16:	39 f0       	breq	.+14     	; 0xc26 <_fpadd_parts+0x1b4>
     c18:	a8 01       	movw	r20, r16
     c1a:	97 01       	movw	r18, r14
     c1c:	2a 19       	sub	r18, r10
     c1e:	3b 09       	sbc	r19, r11
     c20:	4c 09       	sbc	r20, r12
     c22:	5d 09       	sbc	r21, r13
     c24:	06 c0       	rjmp	.+12     	; 0xc32 <_fpadd_parts+0x1c0>
     c26:	a6 01       	movw	r20, r12
     c28:	95 01       	movw	r18, r10
     c2a:	2e 19       	sub	r18, r14
     c2c:	3f 09       	sbc	r19, r15
     c2e:	40 0b       	sbc	r20, r16
     c30:	51 0b       	sbc	r21, r17
     c32:	57 fd       	sbrc	r21, 7
     c34:	08 c0       	rjmp	.+16     	; 0xc46 <_fpadd_parts+0x1d4>
     c36:	11 82       	std	Z+1, r1	; 0x01
     c38:	33 82       	std	Z+3, r3	; 0x03
     c3a:	22 82       	std	Z+2, r2	; 0x02
     c3c:	24 83       	std	Z+4, r18	; 0x04
     c3e:	35 83       	std	Z+5, r19	; 0x05
     c40:	46 83       	std	Z+6, r20	; 0x06
     c42:	57 83       	std	Z+7, r21	; 0x07
     c44:	1d c0       	rjmp	.+58     	; 0xc80 <_fpadd_parts+0x20e>
     c46:	81 e0       	ldi	r24, 0x01	; 1
     c48:	81 83       	std	Z+1, r24	; 0x01
     c4a:	33 82       	std	Z+3, r3	; 0x03
     c4c:	22 82       	std	Z+2, r2	; 0x02
     c4e:	88 27       	eor	r24, r24
     c50:	99 27       	eor	r25, r25
     c52:	dc 01       	movw	r26, r24
     c54:	82 1b       	sub	r24, r18
     c56:	93 0b       	sbc	r25, r19
     c58:	a4 0b       	sbc	r26, r20
     c5a:	b5 0b       	sbc	r27, r21
     c5c:	84 83       	std	Z+4, r24	; 0x04
     c5e:	95 83       	std	Z+5, r25	; 0x05
     c60:	a6 83       	std	Z+6, r26	; 0x06
     c62:	b7 83       	std	Z+7, r27	; 0x07
     c64:	0d c0       	rjmp	.+26     	; 0xc80 <_fpadd_parts+0x20e>
     c66:	22 0f       	add	r18, r18
     c68:	33 1f       	adc	r19, r19
     c6a:	44 1f       	adc	r20, r20
     c6c:	55 1f       	adc	r21, r21
     c6e:	24 83       	std	Z+4, r18	; 0x04
     c70:	35 83       	std	Z+5, r19	; 0x05
     c72:	46 83       	std	Z+6, r20	; 0x06
     c74:	57 83       	std	Z+7, r21	; 0x07
     c76:	82 81       	ldd	r24, Z+2	; 0x02
     c78:	93 81       	ldd	r25, Z+3	; 0x03
     c7a:	01 97       	sbiw	r24, 0x01	; 1
     c7c:	93 83       	std	Z+3, r25	; 0x03
     c7e:	82 83       	std	Z+2, r24	; 0x02
     c80:	24 81       	ldd	r18, Z+4	; 0x04
     c82:	35 81       	ldd	r19, Z+5	; 0x05
     c84:	46 81       	ldd	r20, Z+6	; 0x06
     c86:	57 81       	ldd	r21, Z+7	; 0x07
     c88:	da 01       	movw	r26, r20
     c8a:	c9 01       	movw	r24, r18
     c8c:	01 97       	sbiw	r24, 0x01	; 1
     c8e:	a1 09       	sbc	r26, r1
     c90:	b1 09       	sbc	r27, r1
     c92:	8f 5f       	subi	r24, 0xFF	; 255
     c94:	9f 4f       	sbci	r25, 0xFF	; 255
     c96:	af 4f       	sbci	r26, 0xFF	; 255
     c98:	bf 43       	sbci	r27, 0x3F	; 63
     c9a:	28 f3       	brcs	.-54     	; 0xc66 <_fpadd_parts+0x1f4>
     c9c:	0b c0       	rjmp	.+22     	; 0xcb4 <_fpadd_parts+0x242>
     c9e:	91 83       	std	Z+1, r25	; 0x01
     ca0:	33 82       	std	Z+3, r3	; 0x03
     ca2:	22 82       	std	Z+2, r2	; 0x02
     ca4:	ea 0c       	add	r14, r10
     ca6:	fb 1c       	adc	r15, r11
     ca8:	0c 1d       	adc	r16, r12
     caa:	1d 1d       	adc	r17, r13
     cac:	e4 82       	std	Z+4, r14	; 0x04
     cae:	f5 82       	std	Z+5, r15	; 0x05
     cb0:	06 83       	std	Z+6, r16	; 0x06
     cb2:	17 83       	std	Z+7, r17	; 0x07
     cb4:	83 e0       	ldi	r24, 0x03	; 3
     cb6:	80 83       	st	Z, r24
     cb8:	24 81       	ldd	r18, Z+4	; 0x04
     cba:	35 81       	ldd	r19, Z+5	; 0x05
     cbc:	46 81       	ldd	r20, Z+6	; 0x06
     cbe:	57 81       	ldd	r21, Z+7	; 0x07
     cc0:	57 ff       	sbrs	r21, 7
     cc2:	1a c0       	rjmp	.+52     	; 0xcf8 <_fpadd_parts+0x286>
     cc4:	c9 01       	movw	r24, r18
     cc6:	aa 27       	eor	r26, r26
     cc8:	97 fd       	sbrc	r25, 7
     cca:	a0 95       	com	r26
     ccc:	ba 2f       	mov	r27, r26
     cce:	81 70       	andi	r24, 0x01	; 1
     cd0:	90 70       	andi	r25, 0x00	; 0
     cd2:	a0 70       	andi	r26, 0x00	; 0
     cd4:	b0 70       	andi	r27, 0x00	; 0
     cd6:	56 95       	lsr	r21
     cd8:	47 95       	ror	r20
     cda:	37 95       	ror	r19
     cdc:	27 95       	ror	r18
     cde:	82 2b       	or	r24, r18
     ce0:	93 2b       	or	r25, r19
     ce2:	a4 2b       	or	r26, r20
     ce4:	b5 2b       	or	r27, r21
     ce6:	84 83       	std	Z+4, r24	; 0x04
     ce8:	95 83       	std	Z+5, r25	; 0x05
     cea:	a6 83       	std	Z+6, r26	; 0x06
     cec:	b7 83       	std	Z+7, r27	; 0x07
     cee:	82 81       	ldd	r24, Z+2	; 0x02
     cf0:	93 81       	ldd	r25, Z+3	; 0x03
     cf2:	01 96       	adiw	r24, 0x01	; 1
     cf4:	93 83       	std	Z+3, r25	; 0x03
     cf6:	82 83       	std	Z+2, r24	; 0x02
     cf8:	df 01       	movw	r26, r30
     cfa:	01 c0       	rjmp	.+2      	; 0xcfe <_fpadd_parts+0x28c>
     cfc:	d2 01       	movw	r26, r4
     cfe:	cd 01       	movw	r24, r26
     d00:	cd b7       	in	r28, 0x3d	; 61
     d02:	de b7       	in	r29, 0x3e	; 62
     d04:	e2 e1       	ldi	r30, 0x12	; 18
     d06:	0c 94 ba 0b 	jmp	0x1774	; 0x1774 <__epilogue_restores__>

00000d0a <__subsf3>:
     d0a:	a0 e2       	ldi	r26, 0x20	; 32
     d0c:	b0 e0       	ldi	r27, 0x00	; 0
     d0e:	eb e8       	ldi	r30, 0x8B	; 139
     d10:	f6 e0       	ldi	r31, 0x06	; 6
     d12:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__prologue_saves__+0x18>
     d16:	69 83       	std	Y+1, r22	; 0x01
     d18:	7a 83       	std	Y+2, r23	; 0x02
     d1a:	8b 83       	std	Y+3, r24	; 0x03
     d1c:	9c 83       	std	Y+4, r25	; 0x04
     d1e:	2d 83       	std	Y+5, r18	; 0x05
     d20:	3e 83       	std	Y+6, r19	; 0x06
     d22:	4f 83       	std	Y+7, r20	; 0x07
     d24:	58 87       	std	Y+8, r21	; 0x08
     d26:	e9 e0       	ldi	r30, 0x09	; 9
     d28:	ee 2e       	mov	r14, r30
     d2a:	f1 2c       	mov	r15, r1
     d2c:	ec 0e       	add	r14, r28
     d2e:	fd 1e       	adc	r15, r29
     d30:	b7 01       	movw	r22, r14
     d32:	ce 01       	movw	r24, r28
     d34:	01 96       	adiw	r24, 0x01	; 1
     d36:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
     d3a:	8e 01       	movw	r16, r28
     d3c:	0f 5e       	subi	r16, 0xEF	; 239
     d3e:	1f 4f       	sbci	r17, 0xFF	; 255
     d40:	b8 01       	movw	r22, r16
     d42:	ce 01       	movw	r24, r28
     d44:	05 96       	adiw	r24, 0x05	; 5
     d46:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
     d4a:	8a 89       	ldd	r24, Y+18	; 0x12
     d4c:	91 e0       	ldi	r25, 0x01	; 1
     d4e:	89 27       	eor	r24, r25
     d50:	8a 8b       	std	Y+18, r24	; 0x12
     d52:	ae 01       	movw	r20, r28
     d54:	47 5e       	subi	r20, 0xE7	; 231
     d56:	5f 4f       	sbci	r21, 0xFF	; 255
     d58:	b8 01       	movw	r22, r16
     d5a:	c7 01       	movw	r24, r14
     d5c:	0e 94 39 05 	call	0xa72	; 0xa72 <_fpadd_parts>
     d60:	0e 94 b9 09 	call	0x1372	; 0x1372 <__pack_f>
     d64:	a0 96       	adiw	r28, 0x20	; 32
     d66:	e6 e0       	ldi	r30, 0x06	; 6
     d68:	0c 94 c6 0b 	jmp	0x178c	; 0x178c <__epilogue_restores__+0x18>

00000d6c <__addsf3>:
     d6c:	a0 e2       	ldi	r26, 0x20	; 32
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	ec eb       	ldi	r30, 0xBC	; 188
     d72:	f6 e0       	ldi	r31, 0x06	; 6
     d74:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__prologue_saves__+0x18>
     d78:	69 83       	std	Y+1, r22	; 0x01
     d7a:	7a 83       	std	Y+2, r23	; 0x02
     d7c:	8b 83       	std	Y+3, r24	; 0x03
     d7e:	9c 83       	std	Y+4, r25	; 0x04
     d80:	2d 83       	std	Y+5, r18	; 0x05
     d82:	3e 83       	std	Y+6, r19	; 0x06
     d84:	4f 83       	std	Y+7, r20	; 0x07
     d86:	58 87       	std	Y+8, r21	; 0x08
     d88:	f9 e0       	ldi	r31, 0x09	; 9
     d8a:	ef 2e       	mov	r14, r31
     d8c:	f1 2c       	mov	r15, r1
     d8e:	ec 0e       	add	r14, r28
     d90:	fd 1e       	adc	r15, r29
     d92:	b7 01       	movw	r22, r14
     d94:	ce 01       	movw	r24, r28
     d96:	01 96       	adiw	r24, 0x01	; 1
     d98:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
     d9c:	8e 01       	movw	r16, r28
     d9e:	0f 5e       	subi	r16, 0xEF	; 239
     da0:	1f 4f       	sbci	r17, 0xFF	; 255
     da2:	b8 01       	movw	r22, r16
     da4:	ce 01       	movw	r24, r28
     da6:	05 96       	adiw	r24, 0x05	; 5
     da8:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
     dac:	ae 01       	movw	r20, r28
     dae:	47 5e       	subi	r20, 0xE7	; 231
     db0:	5f 4f       	sbci	r21, 0xFF	; 255
     db2:	b8 01       	movw	r22, r16
     db4:	c7 01       	movw	r24, r14
     db6:	0e 94 39 05 	call	0xa72	; 0xa72 <_fpadd_parts>
     dba:	0e 94 b9 09 	call	0x1372	; 0x1372 <__pack_f>
     dbe:	a0 96       	adiw	r28, 0x20	; 32
     dc0:	e6 e0       	ldi	r30, 0x06	; 6
     dc2:	0c 94 c6 0b 	jmp	0x178c	; 0x178c <__epilogue_restores__+0x18>

00000dc6 <__mulsf3>:
     dc6:	a0 e2       	ldi	r26, 0x20	; 32
     dc8:	b0 e0       	ldi	r27, 0x00	; 0
     dca:	e9 ee       	ldi	r30, 0xE9	; 233
     dcc:	f6 e0       	ldi	r31, 0x06	; 6
     dce:	0c 94 9e 0b 	jmp	0x173c	; 0x173c <__prologue_saves__>
     dd2:	69 83       	std	Y+1, r22	; 0x01
     dd4:	7a 83       	std	Y+2, r23	; 0x02
     dd6:	8b 83       	std	Y+3, r24	; 0x03
     dd8:	9c 83       	std	Y+4, r25	; 0x04
     dda:	2d 83       	std	Y+5, r18	; 0x05
     ddc:	3e 83       	std	Y+6, r19	; 0x06
     dde:	4f 83       	std	Y+7, r20	; 0x07
     de0:	58 87       	std	Y+8, r21	; 0x08
     de2:	be 01       	movw	r22, r28
     de4:	67 5f       	subi	r22, 0xF7	; 247
     de6:	7f 4f       	sbci	r23, 0xFF	; 255
     de8:	ce 01       	movw	r24, r28
     dea:	01 96       	adiw	r24, 0x01	; 1
     dec:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
     df0:	be 01       	movw	r22, r28
     df2:	6f 5e       	subi	r22, 0xEF	; 239
     df4:	7f 4f       	sbci	r23, 0xFF	; 255
     df6:	ce 01       	movw	r24, r28
     df8:	05 96       	adiw	r24, 0x05	; 5
     dfa:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
     dfe:	99 85       	ldd	r25, Y+9	; 0x09
     e00:	92 30       	cpi	r25, 0x02	; 2
     e02:	88 f0       	brcs	.+34     	; 0xe26 <__mulsf3+0x60>
     e04:	89 89       	ldd	r24, Y+17	; 0x11
     e06:	82 30       	cpi	r24, 0x02	; 2
     e08:	c8 f0       	brcs	.+50     	; 0xe3c <__mulsf3+0x76>
     e0a:	94 30       	cpi	r25, 0x04	; 4
     e0c:	19 f4       	brne	.+6      	; 0xe14 <__mulsf3+0x4e>
     e0e:	82 30       	cpi	r24, 0x02	; 2
     e10:	51 f4       	brne	.+20     	; 0xe26 <__mulsf3+0x60>
     e12:	04 c0       	rjmp	.+8      	; 0xe1c <__mulsf3+0x56>
     e14:	84 30       	cpi	r24, 0x04	; 4
     e16:	29 f4       	brne	.+10     	; 0xe22 <__mulsf3+0x5c>
     e18:	92 30       	cpi	r25, 0x02	; 2
     e1a:	81 f4       	brne	.+32     	; 0xe3c <__mulsf3+0x76>
     e1c:	80 e6       	ldi	r24, 0x60	; 96
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	c6 c0       	rjmp	.+396    	; 0xfae <__mulsf3+0x1e8>
     e22:	92 30       	cpi	r25, 0x02	; 2
     e24:	49 f4       	brne	.+18     	; 0xe38 <__mulsf3+0x72>
     e26:	20 e0       	ldi	r18, 0x00	; 0
     e28:	9a 85       	ldd	r25, Y+10	; 0x0a
     e2a:	8a 89       	ldd	r24, Y+18	; 0x12
     e2c:	98 13       	cpse	r25, r24
     e2e:	21 e0       	ldi	r18, 0x01	; 1
     e30:	2a 87       	std	Y+10, r18	; 0x0a
     e32:	ce 01       	movw	r24, r28
     e34:	09 96       	adiw	r24, 0x09	; 9
     e36:	bb c0       	rjmp	.+374    	; 0xfae <__mulsf3+0x1e8>
     e38:	82 30       	cpi	r24, 0x02	; 2
     e3a:	49 f4       	brne	.+18     	; 0xe4e <__mulsf3+0x88>
     e3c:	20 e0       	ldi	r18, 0x00	; 0
     e3e:	9a 85       	ldd	r25, Y+10	; 0x0a
     e40:	8a 89       	ldd	r24, Y+18	; 0x12
     e42:	98 13       	cpse	r25, r24
     e44:	21 e0       	ldi	r18, 0x01	; 1
     e46:	2a 8b       	std	Y+18, r18	; 0x12
     e48:	ce 01       	movw	r24, r28
     e4a:	41 96       	adiw	r24, 0x11	; 17
     e4c:	b0 c0       	rjmp	.+352    	; 0xfae <__mulsf3+0x1e8>
     e4e:	2d 84       	ldd	r2, Y+13	; 0x0d
     e50:	3e 84       	ldd	r3, Y+14	; 0x0e
     e52:	4f 84       	ldd	r4, Y+15	; 0x0f
     e54:	58 88       	ldd	r5, Y+16	; 0x10
     e56:	6d 88       	ldd	r6, Y+21	; 0x15
     e58:	7e 88       	ldd	r7, Y+22	; 0x16
     e5a:	8f 88       	ldd	r8, Y+23	; 0x17
     e5c:	98 8c       	ldd	r9, Y+24	; 0x18
     e5e:	ee 24       	eor	r14, r14
     e60:	ff 24       	eor	r15, r15
     e62:	87 01       	movw	r16, r14
     e64:	aa 24       	eor	r10, r10
     e66:	bb 24       	eor	r11, r11
     e68:	65 01       	movw	r12, r10
     e6a:	40 e0       	ldi	r20, 0x00	; 0
     e6c:	50 e0       	ldi	r21, 0x00	; 0
     e6e:	60 e0       	ldi	r22, 0x00	; 0
     e70:	70 e0       	ldi	r23, 0x00	; 0
     e72:	e0 e0       	ldi	r30, 0x00	; 0
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	c1 01       	movw	r24, r2
     e78:	81 70       	andi	r24, 0x01	; 1
     e7a:	90 70       	andi	r25, 0x00	; 0
     e7c:	89 2b       	or	r24, r25
     e7e:	e9 f0       	breq	.+58     	; 0xeba <__mulsf3+0xf4>
     e80:	e6 0c       	add	r14, r6
     e82:	f7 1c       	adc	r15, r7
     e84:	08 1d       	adc	r16, r8
     e86:	19 1d       	adc	r17, r9
     e88:	9a 01       	movw	r18, r20
     e8a:	ab 01       	movw	r20, r22
     e8c:	2a 0d       	add	r18, r10
     e8e:	3b 1d       	adc	r19, r11
     e90:	4c 1d       	adc	r20, r12
     e92:	5d 1d       	adc	r21, r13
     e94:	80 e0       	ldi	r24, 0x00	; 0
     e96:	90 e0       	ldi	r25, 0x00	; 0
     e98:	a0 e0       	ldi	r26, 0x00	; 0
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	e6 14       	cp	r14, r6
     e9e:	f7 04       	cpc	r15, r7
     ea0:	08 05       	cpc	r16, r8
     ea2:	19 05       	cpc	r17, r9
     ea4:	20 f4       	brcc	.+8      	; 0xeae <__mulsf3+0xe8>
     ea6:	81 e0       	ldi	r24, 0x01	; 1
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	a0 e0       	ldi	r26, 0x00	; 0
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	ba 01       	movw	r22, r20
     eb0:	a9 01       	movw	r20, r18
     eb2:	48 0f       	add	r20, r24
     eb4:	59 1f       	adc	r21, r25
     eb6:	6a 1f       	adc	r22, r26
     eb8:	7b 1f       	adc	r23, r27
     eba:	aa 0c       	add	r10, r10
     ebc:	bb 1c       	adc	r11, r11
     ebe:	cc 1c       	adc	r12, r12
     ec0:	dd 1c       	adc	r13, r13
     ec2:	97 fe       	sbrs	r9, 7
     ec4:	08 c0       	rjmp	.+16     	; 0xed6 <__mulsf3+0x110>
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	a0 e0       	ldi	r26, 0x00	; 0
     ecc:	b0 e0       	ldi	r27, 0x00	; 0
     ece:	a8 2a       	or	r10, r24
     ed0:	b9 2a       	or	r11, r25
     ed2:	ca 2a       	or	r12, r26
     ed4:	db 2a       	or	r13, r27
     ed6:	31 96       	adiw	r30, 0x01	; 1
     ed8:	e0 32       	cpi	r30, 0x20	; 32
     eda:	f1 05       	cpc	r31, r1
     edc:	49 f0       	breq	.+18     	; 0xef0 <__mulsf3+0x12a>
     ede:	66 0c       	add	r6, r6
     ee0:	77 1c       	adc	r7, r7
     ee2:	88 1c       	adc	r8, r8
     ee4:	99 1c       	adc	r9, r9
     ee6:	56 94       	lsr	r5
     ee8:	47 94       	ror	r4
     eea:	37 94       	ror	r3
     eec:	27 94       	ror	r2
     eee:	c3 cf       	rjmp	.-122    	; 0xe76 <__mulsf3+0xb0>
     ef0:	fa 85       	ldd	r31, Y+10	; 0x0a
     ef2:	ea 89       	ldd	r30, Y+18	; 0x12
     ef4:	2b 89       	ldd	r18, Y+19	; 0x13
     ef6:	3c 89       	ldd	r19, Y+20	; 0x14
     ef8:	8b 85       	ldd	r24, Y+11	; 0x0b
     efa:	9c 85       	ldd	r25, Y+12	; 0x0c
     efc:	28 0f       	add	r18, r24
     efe:	39 1f       	adc	r19, r25
     f00:	2e 5f       	subi	r18, 0xFE	; 254
     f02:	3f 4f       	sbci	r19, 0xFF	; 255
     f04:	17 c0       	rjmp	.+46     	; 0xf34 <__mulsf3+0x16e>
     f06:	ca 01       	movw	r24, r20
     f08:	81 70       	andi	r24, 0x01	; 1
     f0a:	90 70       	andi	r25, 0x00	; 0
     f0c:	89 2b       	or	r24, r25
     f0e:	61 f0       	breq	.+24     	; 0xf28 <__mulsf3+0x162>
     f10:	16 95       	lsr	r17
     f12:	07 95       	ror	r16
     f14:	f7 94       	ror	r15
     f16:	e7 94       	ror	r14
     f18:	80 e0       	ldi	r24, 0x00	; 0
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	a0 e0       	ldi	r26, 0x00	; 0
     f1e:	b0 e8       	ldi	r27, 0x80	; 128
     f20:	e8 2a       	or	r14, r24
     f22:	f9 2a       	or	r15, r25
     f24:	0a 2b       	or	r16, r26
     f26:	1b 2b       	or	r17, r27
     f28:	76 95       	lsr	r23
     f2a:	67 95       	ror	r22
     f2c:	57 95       	ror	r21
     f2e:	47 95       	ror	r20
     f30:	2f 5f       	subi	r18, 0xFF	; 255
     f32:	3f 4f       	sbci	r19, 0xFF	; 255
     f34:	77 fd       	sbrc	r23, 7
     f36:	e7 cf       	rjmp	.-50     	; 0xf06 <__mulsf3+0x140>
     f38:	0c c0       	rjmp	.+24     	; 0xf52 <__mulsf3+0x18c>
     f3a:	44 0f       	add	r20, r20
     f3c:	55 1f       	adc	r21, r21
     f3e:	66 1f       	adc	r22, r22
     f40:	77 1f       	adc	r23, r23
     f42:	17 fd       	sbrc	r17, 7
     f44:	41 60       	ori	r20, 0x01	; 1
     f46:	ee 0c       	add	r14, r14
     f48:	ff 1c       	adc	r15, r15
     f4a:	00 1f       	adc	r16, r16
     f4c:	11 1f       	adc	r17, r17
     f4e:	21 50       	subi	r18, 0x01	; 1
     f50:	30 40       	sbci	r19, 0x00	; 0
     f52:	40 30       	cpi	r20, 0x00	; 0
     f54:	90 e0       	ldi	r25, 0x00	; 0
     f56:	59 07       	cpc	r21, r25
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	69 07       	cpc	r22, r25
     f5c:	90 e4       	ldi	r25, 0x40	; 64
     f5e:	79 07       	cpc	r23, r25
     f60:	60 f3       	brcs	.-40     	; 0xf3a <__mulsf3+0x174>
     f62:	2b 8f       	std	Y+27, r18	; 0x1b
     f64:	3c 8f       	std	Y+28, r19	; 0x1c
     f66:	db 01       	movw	r26, r22
     f68:	ca 01       	movw	r24, r20
     f6a:	8f 77       	andi	r24, 0x7F	; 127
     f6c:	90 70       	andi	r25, 0x00	; 0
     f6e:	a0 70       	andi	r26, 0x00	; 0
     f70:	b0 70       	andi	r27, 0x00	; 0
     f72:	80 34       	cpi	r24, 0x40	; 64
     f74:	91 05       	cpc	r25, r1
     f76:	a1 05       	cpc	r26, r1
     f78:	b1 05       	cpc	r27, r1
     f7a:	61 f4       	brne	.+24     	; 0xf94 <__mulsf3+0x1ce>
     f7c:	47 fd       	sbrc	r20, 7
     f7e:	0a c0       	rjmp	.+20     	; 0xf94 <__mulsf3+0x1ce>
     f80:	e1 14       	cp	r14, r1
     f82:	f1 04       	cpc	r15, r1
     f84:	01 05       	cpc	r16, r1
     f86:	11 05       	cpc	r17, r1
     f88:	29 f0       	breq	.+10     	; 0xf94 <__mulsf3+0x1ce>
     f8a:	40 5c       	subi	r20, 0xC0	; 192
     f8c:	5f 4f       	sbci	r21, 0xFF	; 255
     f8e:	6f 4f       	sbci	r22, 0xFF	; 255
     f90:	7f 4f       	sbci	r23, 0xFF	; 255
     f92:	40 78       	andi	r20, 0x80	; 128
     f94:	1a 8e       	std	Y+26, r1	; 0x1a
     f96:	fe 17       	cp	r31, r30
     f98:	11 f0       	breq	.+4      	; 0xf9e <__mulsf3+0x1d8>
     f9a:	81 e0       	ldi	r24, 0x01	; 1
     f9c:	8a 8f       	std	Y+26, r24	; 0x1a
     f9e:	4d 8f       	std	Y+29, r20	; 0x1d
     fa0:	5e 8f       	std	Y+30, r21	; 0x1e
     fa2:	6f 8f       	std	Y+31, r22	; 0x1f
     fa4:	78 a3       	std	Y+32, r23	; 0x20
     fa6:	83 e0       	ldi	r24, 0x03	; 3
     fa8:	89 8f       	std	Y+25, r24	; 0x19
     faa:	ce 01       	movw	r24, r28
     fac:	49 96       	adiw	r24, 0x19	; 25
     fae:	0e 94 b9 09 	call	0x1372	; 0x1372 <__pack_f>
     fb2:	a0 96       	adiw	r28, 0x20	; 32
     fb4:	e2 e1       	ldi	r30, 0x12	; 18
     fb6:	0c 94 ba 0b 	jmp	0x1774	; 0x1774 <__epilogue_restores__>

00000fba <__gtsf2>:
     fba:	a8 e1       	ldi	r26, 0x18	; 24
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	e3 ee       	ldi	r30, 0xE3	; 227
     fc0:	f7 e0       	ldi	r31, 0x07	; 7
     fc2:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__prologue_saves__+0x18>
     fc6:	69 83       	std	Y+1, r22	; 0x01
     fc8:	7a 83       	std	Y+2, r23	; 0x02
     fca:	8b 83       	std	Y+3, r24	; 0x03
     fcc:	9c 83       	std	Y+4, r25	; 0x04
     fce:	2d 83       	std	Y+5, r18	; 0x05
     fd0:	3e 83       	std	Y+6, r19	; 0x06
     fd2:	4f 83       	std	Y+7, r20	; 0x07
     fd4:	58 87       	std	Y+8, r21	; 0x08
     fd6:	89 e0       	ldi	r24, 0x09	; 9
     fd8:	e8 2e       	mov	r14, r24
     fda:	f1 2c       	mov	r15, r1
     fdc:	ec 0e       	add	r14, r28
     fde:	fd 1e       	adc	r15, r29
     fe0:	b7 01       	movw	r22, r14
     fe2:	ce 01       	movw	r24, r28
     fe4:	01 96       	adiw	r24, 0x01	; 1
     fe6:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
     fea:	8e 01       	movw	r16, r28
     fec:	0f 5e       	subi	r16, 0xEF	; 239
     fee:	1f 4f       	sbci	r17, 0xFF	; 255
     ff0:	b8 01       	movw	r22, r16
     ff2:	ce 01       	movw	r24, r28
     ff4:	05 96       	adiw	r24, 0x05	; 5
     ff6:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
     ffa:	89 85       	ldd	r24, Y+9	; 0x09
     ffc:	82 30       	cpi	r24, 0x02	; 2
     ffe:	40 f0       	brcs	.+16     	; 0x1010 <__gtsf2+0x56>
    1000:	89 89       	ldd	r24, Y+17	; 0x11
    1002:	82 30       	cpi	r24, 0x02	; 2
    1004:	28 f0       	brcs	.+10     	; 0x1010 <__gtsf2+0x56>
    1006:	b8 01       	movw	r22, r16
    1008:	c7 01       	movw	r24, r14
    100a:	0e 94 06 0b 	call	0x160c	; 0x160c <__fpcmp_parts_f>
    100e:	01 c0       	rjmp	.+2      	; 0x1012 <__gtsf2+0x58>
    1010:	8f ef       	ldi	r24, 0xFF	; 255
    1012:	68 96       	adiw	r28, 0x18	; 24
    1014:	e6 e0       	ldi	r30, 0x06	; 6
    1016:	0c 94 c6 0b 	jmp	0x178c	; 0x178c <__epilogue_restores__+0x18>

0000101a <__gesf2>:
    101a:	a8 e1       	ldi	r26, 0x18	; 24
    101c:	b0 e0       	ldi	r27, 0x00	; 0
    101e:	e3 e1       	ldi	r30, 0x13	; 19
    1020:	f8 e0       	ldi	r31, 0x08	; 8
    1022:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__prologue_saves__+0x18>
    1026:	69 83       	std	Y+1, r22	; 0x01
    1028:	7a 83       	std	Y+2, r23	; 0x02
    102a:	8b 83       	std	Y+3, r24	; 0x03
    102c:	9c 83       	std	Y+4, r25	; 0x04
    102e:	2d 83       	std	Y+5, r18	; 0x05
    1030:	3e 83       	std	Y+6, r19	; 0x06
    1032:	4f 83       	std	Y+7, r20	; 0x07
    1034:	58 87       	std	Y+8, r21	; 0x08
    1036:	89 e0       	ldi	r24, 0x09	; 9
    1038:	e8 2e       	mov	r14, r24
    103a:	f1 2c       	mov	r15, r1
    103c:	ec 0e       	add	r14, r28
    103e:	fd 1e       	adc	r15, r29
    1040:	b7 01       	movw	r22, r14
    1042:	ce 01       	movw	r24, r28
    1044:	01 96       	adiw	r24, 0x01	; 1
    1046:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
    104a:	8e 01       	movw	r16, r28
    104c:	0f 5e       	subi	r16, 0xEF	; 239
    104e:	1f 4f       	sbci	r17, 0xFF	; 255
    1050:	b8 01       	movw	r22, r16
    1052:	ce 01       	movw	r24, r28
    1054:	05 96       	adiw	r24, 0x05	; 5
    1056:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
    105a:	89 85       	ldd	r24, Y+9	; 0x09
    105c:	82 30       	cpi	r24, 0x02	; 2
    105e:	40 f0       	brcs	.+16     	; 0x1070 <__gesf2+0x56>
    1060:	89 89       	ldd	r24, Y+17	; 0x11
    1062:	82 30       	cpi	r24, 0x02	; 2
    1064:	28 f0       	brcs	.+10     	; 0x1070 <__gesf2+0x56>
    1066:	b8 01       	movw	r22, r16
    1068:	c7 01       	movw	r24, r14
    106a:	0e 94 06 0b 	call	0x160c	; 0x160c <__fpcmp_parts_f>
    106e:	01 c0       	rjmp	.+2      	; 0x1072 <__gesf2+0x58>
    1070:	8f ef       	ldi	r24, 0xFF	; 255
    1072:	68 96       	adiw	r28, 0x18	; 24
    1074:	e6 e0       	ldi	r30, 0x06	; 6
    1076:	0c 94 c6 0b 	jmp	0x178c	; 0x178c <__epilogue_restores__+0x18>

0000107a <__ltsf2>:
    107a:	a8 e1       	ldi	r26, 0x18	; 24
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	e3 e4       	ldi	r30, 0x43	; 67
    1080:	f8 e0       	ldi	r31, 0x08	; 8
    1082:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__prologue_saves__+0x18>
    1086:	69 83       	std	Y+1, r22	; 0x01
    1088:	7a 83       	std	Y+2, r23	; 0x02
    108a:	8b 83       	std	Y+3, r24	; 0x03
    108c:	9c 83       	std	Y+4, r25	; 0x04
    108e:	2d 83       	std	Y+5, r18	; 0x05
    1090:	3e 83       	std	Y+6, r19	; 0x06
    1092:	4f 83       	std	Y+7, r20	; 0x07
    1094:	58 87       	std	Y+8, r21	; 0x08
    1096:	89 e0       	ldi	r24, 0x09	; 9
    1098:	e8 2e       	mov	r14, r24
    109a:	f1 2c       	mov	r15, r1
    109c:	ec 0e       	add	r14, r28
    109e:	fd 1e       	adc	r15, r29
    10a0:	b7 01       	movw	r22, r14
    10a2:	ce 01       	movw	r24, r28
    10a4:	01 96       	adiw	r24, 0x01	; 1
    10a6:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
    10aa:	8e 01       	movw	r16, r28
    10ac:	0f 5e       	subi	r16, 0xEF	; 239
    10ae:	1f 4f       	sbci	r17, 0xFF	; 255
    10b0:	b8 01       	movw	r22, r16
    10b2:	ce 01       	movw	r24, r28
    10b4:	05 96       	adiw	r24, 0x05	; 5
    10b6:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
    10ba:	89 85       	ldd	r24, Y+9	; 0x09
    10bc:	82 30       	cpi	r24, 0x02	; 2
    10be:	40 f0       	brcs	.+16     	; 0x10d0 <__ltsf2+0x56>
    10c0:	89 89       	ldd	r24, Y+17	; 0x11
    10c2:	82 30       	cpi	r24, 0x02	; 2
    10c4:	28 f0       	brcs	.+10     	; 0x10d0 <__ltsf2+0x56>
    10c6:	b8 01       	movw	r22, r16
    10c8:	c7 01       	movw	r24, r14
    10ca:	0e 94 06 0b 	call	0x160c	; 0x160c <__fpcmp_parts_f>
    10ce:	01 c0       	rjmp	.+2      	; 0x10d2 <__ltsf2+0x58>
    10d0:	81 e0       	ldi	r24, 0x01	; 1
    10d2:	68 96       	adiw	r28, 0x18	; 24
    10d4:	e6 e0       	ldi	r30, 0x06	; 6
    10d6:	0c 94 c6 0b 	jmp	0x178c	; 0x178c <__epilogue_restores__+0x18>

000010da <__lesf2>:
    10da:	a8 e1       	ldi	r26, 0x18	; 24
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	e3 e7       	ldi	r30, 0x73	; 115
    10e0:	f8 e0       	ldi	r31, 0x08	; 8
    10e2:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__prologue_saves__+0x18>
    10e6:	69 83       	std	Y+1, r22	; 0x01
    10e8:	7a 83       	std	Y+2, r23	; 0x02
    10ea:	8b 83       	std	Y+3, r24	; 0x03
    10ec:	9c 83       	std	Y+4, r25	; 0x04
    10ee:	2d 83       	std	Y+5, r18	; 0x05
    10f0:	3e 83       	std	Y+6, r19	; 0x06
    10f2:	4f 83       	std	Y+7, r20	; 0x07
    10f4:	58 87       	std	Y+8, r21	; 0x08
    10f6:	89 e0       	ldi	r24, 0x09	; 9
    10f8:	e8 2e       	mov	r14, r24
    10fa:	f1 2c       	mov	r15, r1
    10fc:	ec 0e       	add	r14, r28
    10fe:	fd 1e       	adc	r15, r29
    1100:	b7 01       	movw	r22, r14
    1102:	ce 01       	movw	r24, r28
    1104:	01 96       	adiw	r24, 0x01	; 1
    1106:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
    110a:	8e 01       	movw	r16, r28
    110c:	0f 5e       	subi	r16, 0xEF	; 239
    110e:	1f 4f       	sbci	r17, 0xFF	; 255
    1110:	b8 01       	movw	r22, r16
    1112:	ce 01       	movw	r24, r28
    1114:	05 96       	adiw	r24, 0x05	; 5
    1116:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
    111a:	89 85       	ldd	r24, Y+9	; 0x09
    111c:	82 30       	cpi	r24, 0x02	; 2
    111e:	40 f0       	brcs	.+16     	; 0x1130 <__lesf2+0x56>
    1120:	89 89       	ldd	r24, Y+17	; 0x11
    1122:	82 30       	cpi	r24, 0x02	; 2
    1124:	28 f0       	brcs	.+10     	; 0x1130 <__lesf2+0x56>
    1126:	b8 01       	movw	r22, r16
    1128:	c7 01       	movw	r24, r14
    112a:	0e 94 06 0b 	call	0x160c	; 0x160c <__fpcmp_parts_f>
    112e:	01 c0       	rjmp	.+2      	; 0x1132 <__lesf2+0x58>
    1130:	81 e0       	ldi	r24, 0x01	; 1
    1132:	68 96       	adiw	r28, 0x18	; 24
    1134:	e6 e0       	ldi	r30, 0x06	; 6
    1136:	0c 94 c6 0b 	jmp	0x178c	; 0x178c <__epilogue_restores__+0x18>

0000113a <__fixsfsi>:
    113a:	ac e0       	ldi	r26, 0x0C	; 12
    113c:	b0 e0       	ldi	r27, 0x00	; 0
    113e:	e3 ea       	ldi	r30, 0xA3	; 163
    1140:	f8 e0       	ldi	r31, 0x08	; 8
    1142:	0c 94 ae 0b 	jmp	0x175c	; 0x175c <__prologue_saves__+0x20>
    1146:	69 83       	std	Y+1, r22	; 0x01
    1148:	7a 83       	std	Y+2, r23	; 0x02
    114a:	8b 83       	std	Y+3, r24	; 0x03
    114c:	9c 83       	std	Y+4, r25	; 0x04
    114e:	be 01       	movw	r22, r28
    1150:	6b 5f       	subi	r22, 0xFB	; 251
    1152:	7f 4f       	sbci	r23, 0xFF	; 255
    1154:	ce 01       	movw	r24, r28
    1156:	01 96       	adiw	r24, 0x01	; 1
    1158:	0e 94 8e 0a 	call	0x151c	; 0x151c <__unpack_f>
    115c:	8d 81       	ldd	r24, Y+5	; 0x05
    115e:	82 30       	cpi	r24, 0x02	; 2
    1160:	61 f1       	breq	.+88     	; 0x11ba <__fixsfsi+0x80>
    1162:	82 30       	cpi	r24, 0x02	; 2
    1164:	50 f1       	brcs	.+84     	; 0x11ba <__fixsfsi+0x80>
    1166:	84 30       	cpi	r24, 0x04	; 4
    1168:	21 f4       	brne	.+8      	; 0x1172 <__fixsfsi+0x38>
    116a:	8e 81       	ldd	r24, Y+6	; 0x06
    116c:	88 23       	and	r24, r24
    116e:	51 f1       	breq	.+84     	; 0x11c4 <__fixsfsi+0x8a>
    1170:	2e c0       	rjmp	.+92     	; 0x11ce <__fixsfsi+0x94>
    1172:	2f 81       	ldd	r18, Y+7	; 0x07
    1174:	38 85       	ldd	r19, Y+8	; 0x08
    1176:	37 fd       	sbrc	r19, 7
    1178:	20 c0       	rjmp	.+64     	; 0x11ba <__fixsfsi+0x80>
    117a:	6e 81       	ldd	r22, Y+6	; 0x06
    117c:	2f 31       	cpi	r18, 0x1F	; 31
    117e:	31 05       	cpc	r19, r1
    1180:	1c f0       	brlt	.+6      	; 0x1188 <__fixsfsi+0x4e>
    1182:	66 23       	and	r22, r22
    1184:	f9 f0       	breq	.+62     	; 0x11c4 <__fixsfsi+0x8a>
    1186:	23 c0       	rjmp	.+70     	; 0x11ce <__fixsfsi+0x94>
    1188:	8e e1       	ldi	r24, 0x1E	; 30
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	82 1b       	sub	r24, r18
    118e:	93 0b       	sbc	r25, r19
    1190:	29 85       	ldd	r18, Y+9	; 0x09
    1192:	3a 85       	ldd	r19, Y+10	; 0x0a
    1194:	4b 85       	ldd	r20, Y+11	; 0x0b
    1196:	5c 85       	ldd	r21, Y+12	; 0x0c
    1198:	04 c0       	rjmp	.+8      	; 0x11a2 <__fixsfsi+0x68>
    119a:	56 95       	lsr	r21
    119c:	47 95       	ror	r20
    119e:	37 95       	ror	r19
    11a0:	27 95       	ror	r18
    11a2:	8a 95       	dec	r24
    11a4:	d2 f7       	brpl	.-12     	; 0x119a <__fixsfsi+0x60>
    11a6:	66 23       	and	r22, r22
    11a8:	b1 f0       	breq	.+44     	; 0x11d6 <__fixsfsi+0x9c>
    11aa:	50 95       	com	r21
    11ac:	40 95       	com	r20
    11ae:	30 95       	com	r19
    11b0:	21 95       	neg	r18
    11b2:	3f 4f       	sbci	r19, 0xFF	; 255
    11b4:	4f 4f       	sbci	r20, 0xFF	; 255
    11b6:	5f 4f       	sbci	r21, 0xFF	; 255
    11b8:	0e c0       	rjmp	.+28     	; 0x11d6 <__fixsfsi+0x9c>
    11ba:	20 e0       	ldi	r18, 0x00	; 0
    11bc:	30 e0       	ldi	r19, 0x00	; 0
    11be:	40 e0       	ldi	r20, 0x00	; 0
    11c0:	50 e0       	ldi	r21, 0x00	; 0
    11c2:	09 c0       	rjmp	.+18     	; 0x11d6 <__fixsfsi+0x9c>
    11c4:	2f ef       	ldi	r18, 0xFF	; 255
    11c6:	3f ef       	ldi	r19, 0xFF	; 255
    11c8:	4f ef       	ldi	r20, 0xFF	; 255
    11ca:	5f e7       	ldi	r21, 0x7F	; 127
    11cc:	04 c0       	rjmp	.+8      	; 0x11d6 <__fixsfsi+0x9c>
    11ce:	20 e0       	ldi	r18, 0x00	; 0
    11d0:	30 e0       	ldi	r19, 0x00	; 0
    11d2:	40 e0       	ldi	r20, 0x00	; 0
    11d4:	50 e8       	ldi	r21, 0x80	; 128
    11d6:	b9 01       	movw	r22, r18
    11d8:	ca 01       	movw	r24, r20
    11da:	2c 96       	adiw	r28, 0x0c	; 12
    11dc:	e2 e0       	ldi	r30, 0x02	; 2
    11de:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__epilogue_restores__+0x20>

000011e2 <__floatunsisf>:
    11e2:	a8 e0       	ldi	r26, 0x08	; 8
    11e4:	b0 e0       	ldi	r27, 0x00	; 0
    11e6:	e7 ef       	ldi	r30, 0xF7	; 247
    11e8:	f8 e0       	ldi	r31, 0x08	; 8
    11ea:	0c 94 a8 0b 	jmp	0x1750	; 0x1750 <__prologue_saves__+0x14>
    11ee:	7b 01       	movw	r14, r22
    11f0:	8c 01       	movw	r16, r24
    11f2:	61 15       	cp	r22, r1
    11f4:	71 05       	cpc	r23, r1
    11f6:	81 05       	cpc	r24, r1
    11f8:	91 05       	cpc	r25, r1
    11fa:	19 f4       	brne	.+6      	; 0x1202 <__floatunsisf+0x20>
    11fc:	82 e0       	ldi	r24, 0x02	; 2
    11fe:	89 83       	std	Y+1, r24	; 0x01
    1200:	60 c0       	rjmp	.+192    	; 0x12c2 <__floatunsisf+0xe0>
    1202:	83 e0       	ldi	r24, 0x03	; 3
    1204:	89 83       	std	Y+1, r24	; 0x01
    1206:	8e e1       	ldi	r24, 0x1E	; 30
    1208:	c8 2e       	mov	r12, r24
    120a:	d1 2c       	mov	r13, r1
    120c:	dc 82       	std	Y+4, r13	; 0x04
    120e:	cb 82       	std	Y+3, r12	; 0x03
    1210:	ed 82       	std	Y+5, r14	; 0x05
    1212:	fe 82       	std	Y+6, r15	; 0x06
    1214:	0f 83       	std	Y+7, r16	; 0x07
    1216:	18 87       	std	Y+8, r17	; 0x08
    1218:	c8 01       	movw	r24, r16
    121a:	b7 01       	movw	r22, r14
    121c:	0e 94 6a 09 	call	0x12d4	; 0x12d4 <__clzsi2>
    1220:	bc 01       	movw	r22, r24
    1222:	61 50       	subi	r22, 0x01	; 1
    1224:	70 40       	sbci	r23, 0x00	; 0
    1226:	77 ff       	sbrs	r23, 7
    1228:	39 c0       	rjmp	.+114    	; 0x129c <__floatunsisf+0xba>
    122a:	ee 27       	eor	r30, r30
    122c:	ff 27       	eor	r31, r31
    122e:	e6 1b       	sub	r30, r22
    1230:	f7 0b       	sbc	r31, r23
    1232:	20 e0       	ldi	r18, 0x00	; 0
    1234:	30 e0       	ldi	r19, 0x00	; 0
    1236:	40 e0       	ldi	r20, 0x00	; 0
    1238:	50 e0       	ldi	r21, 0x00	; 0
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	a0 e0       	ldi	r26, 0x00	; 0
    1240:	b0 e0       	ldi	r27, 0x00	; 0
    1242:	0e 2e       	mov	r0, r30
    1244:	04 c0       	rjmp	.+8      	; 0x124e <__floatunsisf+0x6c>
    1246:	88 0f       	add	r24, r24
    1248:	99 1f       	adc	r25, r25
    124a:	aa 1f       	adc	r26, r26
    124c:	bb 1f       	adc	r27, r27
    124e:	0a 94       	dec	r0
    1250:	d2 f7       	brpl	.-12     	; 0x1246 <__floatunsisf+0x64>
    1252:	01 97       	sbiw	r24, 0x01	; 1
    1254:	a1 09       	sbc	r26, r1
    1256:	b1 09       	sbc	r27, r1
    1258:	8e 21       	and	r24, r14
    125a:	9f 21       	and	r25, r15
    125c:	a0 23       	and	r26, r16
    125e:	b1 23       	and	r27, r17
    1260:	00 97       	sbiw	r24, 0x00	; 0
    1262:	a1 05       	cpc	r26, r1
    1264:	b1 05       	cpc	r27, r1
    1266:	21 f0       	breq	.+8      	; 0x1270 <__floatunsisf+0x8e>
    1268:	21 e0       	ldi	r18, 0x01	; 1
    126a:	30 e0       	ldi	r19, 0x00	; 0
    126c:	40 e0       	ldi	r20, 0x00	; 0
    126e:	50 e0       	ldi	r21, 0x00	; 0
    1270:	04 c0       	rjmp	.+8      	; 0x127a <__floatunsisf+0x98>
    1272:	16 95       	lsr	r17
    1274:	07 95       	ror	r16
    1276:	f7 94       	ror	r15
    1278:	e7 94       	ror	r14
    127a:	ea 95       	dec	r30
    127c:	d2 f7       	brpl	.-12     	; 0x1272 <__floatunsisf+0x90>
    127e:	2e 29       	or	r18, r14
    1280:	3f 29       	or	r19, r15
    1282:	40 2b       	or	r20, r16
    1284:	51 2b       	or	r21, r17
    1286:	2d 83       	std	Y+5, r18	; 0x05
    1288:	3e 83       	std	Y+6, r19	; 0x06
    128a:	4f 83       	std	Y+7, r20	; 0x07
    128c:	58 87       	std	Y+8, r21	; 0x08
    128e:	8e e1       	ldi	r24, 0x1E	; 30
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	86 1b       	sub	r24, r22
    1294:	97 0b       	sbc	r25, r23
    1296:	9c 83       	std	Y+4, r25	; 0x04
    1298:	8b 83       	std	Y+3, r24	; 0x03
    129a:	13 c0       	rjmp	.+38     	; 0x12c2 <__floatunsisf+0xe0>
    129c:	61 15       	cp	r22, r1
    129e:	71 05       	cpc	r23, r1
    12a0:	81 f0       	breq	.+32     	; 0x12c2 <__floatunsisf+0xe0>
    12a2:	06 2e       	mov	r0, r22
    12a4:	04 c0       	rjmp	.+8      	; 0x12ae <__floatunsisf+0xcc>
    12a6:	ee 0c       	add	r14, r14
    12a8:	ff 1c       	adc	r15, r15
    12aa:	00 1f       	adc	r16, r16
    12ac:	11 1f       	adc	r17, r17
    12ae:	0a 94       	dec	r0
    12b0:	d2 f7       	brpl	.-12     	; 0x12a6 <__floatunsisf+0xc4>
    12b2:	ed 82       	std	Y+5, r14	; 0x05
    12b4:	fe 82       	std	Y+6, r15	; 0x06
    12b6:	0f 83       	std	Y+7, r16	; 0x07
    12b8:	18 87       	std	Y+8, r17	; 0x08
    12ba:	c6 1a       	sub	r12, r22
    12bc:	d7 0a       	sbc	r13, r23
    12be:	dc 82       	std	Y+4, r13	; 0x04
    12c0:	cb 82       	std	Y+3, r12	; 0x03
    12c2:	1a 82       	std	Y+2, r1	; 0x02
    12c4:	ce 01       	movw	r24, r28
    12c6:	01 96       	adiw	r24, 0x01	; 1
    12c8:	0e 94 b9 09 	call	0x1372	; 0x1372 <__pack_f>
    12cc:	28 96       	adiw	r28, 0x08	; 8
    12ce:	e8 e0       	ldi	r30, 0x08	; 8
    12d0:	0c 94 c4 0b 	jmp	0x1788	; 0x1788 <__epilogue_restores__+0x14>

000012d4 <__clzsi2>:
    12d4:	ef 92       	push	r14
    12d6:	ff 92       	push	r15
    12d8:	0f 93       	push	r16
    12da:	1f 93       	push	r17
    12dc:	7b 01       	movw	r14, r22
    12de:	8c 01       	movw	r16, r24
    12e0:	80 e0       	ldi	r24, 0x00	; 0
    12e2:	e8 16       	cp	r14, r24
    12e4:	80 e0       	ldi	r24, 0x00	; 0
    12e6:	f8 06       	cpc	r15, r24
    12e8:	81 e0       	ldi	r24, 0x01	; 1
    12ea:	08 07       	cpc	r16, r24
    12ec:	80 e0       	ldi	r24, 0x00	; 0
    12ee:	18 07       	cpc	r17, r24
    12f0:	88 f4       	brcc	.+34     	; 0x1314 <__clzsi2+0x40>
    12f2:	8f ef       	ldi	r24, 0xFF	; 255
    12f4:	e8 16       	cp	r14, r24
    12f6:	f1 04       	cpc	r15, r1
    12f8:	01 05       	cpc	r16, r1
    12fa:	11 05       	cpc	r17, r1
    12fc:	31 f0       	breq	.+12     	; 0x130a <__clzsi2+0x36>
    12fe:	28 f0       	brcs	.+10     	; 0x130a <__clzsi2+0x36>
    1300:	88 e0       	ldi	r24, 0x08	; 8
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	a0 e0       	ldi	r26, 0x00	; 0
    1306:	b0 e0       	ldi	r27, 0x00	; 0
    1308:	17 c0       	rjmp	.+46     	; 0x1338 <__clzsi2+0x64>
    130a:	80 e0       	ldi	r24, 0x00	; 0
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	a0 e0       	ldi	r26, 0x00	; 0
    1310:	b0 e0       	ldi	r27, 0x00	; 0
    1312:	12 c0       	rjmp	.+36     	; 0x1338 <__clzsi2+0x64>
    1314:	80 e0       	ldi	r24, 0x00	; 0
    1316:	e8 16       	cp	r14, r24
    1318:	80 e0       	ldi	r24, 0x00	; 0
    131a:	f8 06       	cpc	r15, r24
    131c:	80 e0       	ldi	r24, 0x00	; 0
    131e:	08 07       	cpc	r16, r24
    1320:	81 e0       	ldi	r24, 0x01	; 1
    1322:	18 07       	cpc	r17, r24
    1324:	28 f0       	brcs	.+10     	; 0x1330 <__clzsi2+0x5c>
    1326:	88 e1       	ldi	r24, 0x18	; 24
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	a0 e0       	ldi	r26, 0x00	; 0
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	04 c0       	rjmp	.+8      	; 0x1338 <__clzsi2+0x64>
    1330:	80 e1       	ldi	r24, 0x10	; 16
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	a0 e0       	ldi	r26, 0x00	; 0
    1336:	b0 e0       	ldi	r27, 0x00	; 0
    1338:	20 e2       	ldi	r18, 0x20	; 32
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	40 e0       	ldi	r20, 0x00	; 0
    133e:	50 e0       	ldi	r21, 0x00	; 0
    1340:	28 1b       	sub	r18, r24
    1342:	39 0b       	sbc	r19, r25
    1344:	4a 0b       	sbc	r20, r26
    1346:	5b 0b       	sbc	r21, r27
    1348:	04 c0       	rjmp	.+8      	; 0x1352 <__clzsi2+0x7e>
    134a:	16 95       	lsr	r17
    134c:	07 95       	ror	r16
    134e:	f7 94       	ror	r15
    1350:	e7 94       	ror	r14
    1352:	8a 95       	dec	r24
    1354:	d2 f7       	brpl	.-12     	; 0x134a <__clzsi2+0x76>
    1356:	f7 01       	movw	r30, r14
    1358:	e8 59       	subi	r30, 0x98	; 152
    135a:	ff 4f       	sbci	r31, 0xFF	; 255
    135c:	80 81       	ld	r24, Z
    135e:	28 1b       	sub	r18, r24
    1360:	31 09       	sbc	r19, r1
    1362:	41 09       	sbc	r20, r1
    1364:	51 09       	sbc	r21, r1
    1366:	c9 01       	movw	r24, r18
    1368:	1f 91       	pop	r17
    136a:	0f 91       	pop	r16
    136c:	ff 90       	pop	r15
    136e:	ef 90       	pop	r14
    1370:	08 95       	ret

00001372 <__pack_f>:
    1372:	df 92       	push	r13
    1374:	ef 92       	push	r14
    1376:	ff 92       	push	r15
    1378:	0f 93       	push	r16
    137a:	1f 93       	push	r17
    137c:	fc 01       	movw	r30, r24
    137e:	e4 80       	ldd	r14, Z+4	; 0x04
    1380:	f5 80       	ldd	r15, Z+5	; 0x05
    1382:	06 81       	ldd	r16, Z+6	; 0x06
    1384:	17 81       	ldd	r17, Z+7	; 0x07
    1386:	d1 80       	ldd	r13, Z+1	; 0x01
    1388:	80 81       	ld	r24, Z
    138a:	82 30       	cpi	r24, 0x02	; 2
    138c:	48 f4       	brcc	.+18     	; 0x13a0 <__pack_f+0x2e>
    138e:	80 e0       	ldi	r24, 0x00	; 0
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	a0 e1       	ldi	r26, 0x10	; 16
    1394:	b0 e0       	ldi	r27, 0x00	; 0
    1396:	e8 2a       	or	r14, r24
    1398:	f9 2a       	or	r15, r25
    139a:	0a 2b       	or	r16, r26
    139c:	1b 2b       	or	r17, r27
    139e:	a5 c0       	rjmp	.+330    	; 0x14ea <__pack_f+0x178>
    13a0:	84 30       	cpi	r24, 0x04	; 4
    13a2:	09 f4       	brne	.+2      	; 0x13a6 <__pack_f+0x34>
    13a4:	9f c0       	rjmp	.+318    	; 0x14e4 <__pack_f+0x172>
    13a6:	82 30       	cpi	r24, 0x02	; 2
    13a8:	21 f4       	brne	.+8      	; 0x13b2 <__pack_f+0x40>
    13aa:	ee 24       	eor	r14, r14
    13ac:	ff 24       	eor	r15, r15
    13ae:	87 01       	movw	r16, r14
    13b0:	05 c0       	rjmp	.+10     	; 0x13bc <__pack_f+0x4a>
    13b2:	e1 14       	cp	r14, r1
    13b4:	f1 04       	cpc	r15, r1
    13b6:	01 05       	cpc	r16, r1
    13b8:	11 05       	cpc	r17, r1
    13ba:	19 f4       	brne	.+6      	; 0x13c2 <__pack_f+0x50>
    13bc:	e0 e0       	ldi	r30, 0x00	; 0
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	96 c0       	rjmp	.+300    	; 0x14ee <__pack_f+0x17c>
    13c2:	62 81       	ldd	r22, Z+2	; 0x02
    13c4:	73 81       	ldd	r23, Z+3	; 0x03
    13c6:	9f ef       	ldi	r25, 0xFF	; 255
    13c8:	62 38       	cpi	r22, 0x82	; 130
    13ca:	79 07       	cpc	r23, r25
    13cc:	0c f0       	brlt	.+2      	; 0x13d0 <__pack_f+0x5e>
    13ce:	5b c0       	rjmp	.+182    	; 0x1486 <__pack_f+0x114>
    13d0:	22 e8       	ldi	r18, 0x82	; 130
    13d2:	3f ef       	ldi	r19, 0xFF	; 255
    13d4:	26 1b       	sub	r18, r22
    13d6:	37 0b       	sbc	r19, r23
    13d8:	2a 31       	cpi	r18, 0x1A	; 26
    13da:	31 05       	cpc	r19, r1
    13dc:	2c f0       	brlt	.+10     	; 0x13e8 <__pack_f+0x76>
    13de:	20 e0       	ldi	r18, 0x00	; 0
    13e0:	30 e0       	ldi	r19, 0x00	; 0
    13e2:	40 e0       	ldi	r20, 0x00	; 0
    13e4:	50 e0       	ldi	r21, 0x00	; 0
    13e6:	2a c0       	rjmp	.+84     	; 0x143c <__pack_f+0xca>
    13e8:	b8 01       	movw	r22, r16
    13ea:	a7 01       	movw	r20, r14
    13ec:	02 2e       	mov	r0, r18
    13ee:	04 c0       	rjmp	.+8      	; 0x13f8 <__pack_f+0x86>
    13f0:	76 95       	lsr	r23
    13f2:	67 95       	ror	r22
    13f4:	57 95       	ror	r21
    13f6:	47 95       	ror	r20
    13f8:	0a 94       	dec	r0
    13fa:	d2 f7       	brpl	.-12     	; 0x13f0 <__pack_f+0x7e>
    13fc:	81 e0       	ldi	r24, 0x01	; 1
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	a0 e0       	ldi	r26, 0x00	; 0
    1402:	b0 e0       	ldi	r27, 0x00	; 0
    1404:	04 c0       	rjmp	.+8      	; 0x140e <__pack_f+0x9c>
    1406:	88 0f       	add	r24, r24
    1408:	99 1f       	adc	r25, r25
    140a:	aa 1f       	adc	r26, r26
    140c:	bb 1f       	adc	r27, r27
    140e:	2a 95       	dec	r18
    1410:	d2 f7       	brpl	.-12     	; 0x1406 <__pack_f+0x94>
    1412:	01 97       	sbiw	r24, 0x01	; 1
    1414:	a1 09       	sbc	r26, r1
    1416:	b1 09       	sbc	r27, r1
    1418:	8e 21       	and	r24, r14
    141a:	9f 21       	and	r25, r15
    141c:	a0 23       	and	r26, r16
    141e:	b1 23       	and	r27, r17
    1420:	00 97       	sbiw	r24, 0x00	; 0
    1422:	a1 05       	cpc	r26, r1
    1424:	b1 05       	cpc	r27, r1
    1426:	21 f0       	breq	.+8      	; 0x1430 <__pack_f+0xbe>
    1428:	81 e0       	ldi	r24, 0x01	; 1
    142a:	90 e0       	ldi	r25, 0x00	; 0
    142c:	a0 e0       	ldi	r26, 0x00	; 0
    142e:	b0 e0       	ldi	r27, 0x00	; 0
    1430:	9a 01       	movw	r18, r20
    1432:	ab 01       	movw	r20, r22
    1434:	28 2b       	or	r18, r24
    1436:	39 2b       	or	r19, r25
    1438:	4a 2b       	or	r20, r26
    143a:	5b 2b       	or	r21, r27
    143c:	da 01       	movw	r26, r20
    143e:	c9 01       	movw	r24, r18
    1440:	8f 77       	andi	r24, 0x7F	; 127
    1442:	90 70       	andi	r25, 0x00	; 0
    1444:	a0 70       	andi	r26, 0x00	; 0
    1446:	b0 70       	andi	r27, 0x00	; 0
    1448:	80 34       	cpi	r24, 0x40	; 64
    144a:	91 05       	cpc	r25, r1
    144c:	a1 05       	cpc	r26, r1
    144e:	b1 05       	cpc	r27, r1
    1450:	39 f4       	brne	.+14     	; 0x1460 <__pack_f+0xee>
    1452:	27 ff       	sbrs	r18, 7
    1454:	09 c0       	rjmp	.+18     	; 0x1468 <__pack_f+0xf6>
    1456:	20 5c       	subi	r18, 0xC0	; 192
    1458:	3f 4f       	sbci	r19, 0xFF	; 255
    145a:	4f 4f       	sbci	r20, 0xFF	; 255
    145c:	5f 4f       	sbci	r21, 0xFF	; 255
    145e:	04 c0       	rjmp	.+8      	; 0x1468 <__pack_f+0xf6>
    1460:	21 5c       	subi	r18, 0xC1	; 193
    1462:	3f 4f       	sbci	r19, 0xFF	; 255
    1464:	4f 4f       	sbci	r20, 0xFF	; 255
    1466:	5f 4f       	sbci	r21, 0xFF	; 255
    1468:	e0 e0       	ldi	r30, 0x00	; 0
    146a:	f0 e0       	ldi	r31, 0x00	; 0
    146c:	20 30       	cpi	r18, 0x00	; 0
    146e:	a0 e0       	ldi	r26, 0x00	; 0
    1470:	3a 07       	cpc	r19, r26
    1472:	a0 e0       	ldi	r26, 0x00	; 0
    1474:	4a 07       	cpc	r20, r26
    1476:	a0 e4       	ldi	r26, 0x40	; 64
    1478:	5a 07       	cpc	r21, r26
    147a:	10 f0       	brcs	.+4      	; 0x1480 <__pack_f+0x10e>
    147c:	e1 e0       	ldi	r30, 0x01	; 1
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	79 01       	movw	r14, r18
    1482:	8a 01       	movw	r16, r20
    1484:	27 c0       	rjmp	.+78     	; 0x14d4 <__pack_f+0x162>
    1486:	60 38       	cpi	r22, 0x80	; 128
    1488:	71 05       	cpc	r23, r1
    148a:	64 f5       	brge	.+88     	; 0x14e4 <__pack_f+0x172>
    148c:	fb 01       	movw	r30, r22
    148e:	e1 58       	subi	r30, 0x81	; 129
    1490:	ff 4f       	sbci	r31, 0xFF	; 255
    1492:	d8 01       	movw	r26, r16
    1494:	c7 01       	movw	r24, r14
    1496:	8f 77       	andi	r24, 0x7F	; 127
    1498:	90 70       	andi	r25, 0x00	; 0
    149a:	a0 70       	andi	r26, 0x00	; 0
    149c:	b0 70       	andi	r27, 0x00	; 0
    149e:	80 34       	cpi	r24, 0x40	; 64
    14a0:	91 05       	cpc	r25, r1
    14a2:	a1 05       	cpc	r26, r1
    14a4:	b1 05       	cpc	r27, r1
    14a6:	39 f4       	brne	.+14     	; 0x14b6 <__pack_f+0x144>
    14a8:	e7 fe       	sbrs	r14, 7
    14aa:	0d c0       	rjmp	.+26     	; 0x14c6 <__pack_f+0x154>
    14ac:	80 e4       	ldi	r24, 0x40	; 64
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	a0 e0       	ldi	r26, 0x00	; 0
    14b2:	b0 e0       	ldi	r27, 0x00	; 0
    14b4:	04 c0       	rjmp	.+8      	; 0x14be <__pack_f+0x14c>
    14b6:	8f e3       	ldi	r24, 0x3F	; 63
    14b8:	90 e0       	ldi	r25, 0x00	; 0
    14ba:	a0 e0       	ldi	r26, 0x00	; 0
    14bc:	b0 e0       	ldi	r27, 0x00	; 0
    14be:	e8 0e       	add	r14, r24
    14c0:	f9 1e       	adc	r15, r25
    14c2:	0a 1f       	adc	r16, r26
    14c4:	1b 1f       	adc	r17, r27
    14c6:	17 ff       	sbrs	r17, 7
    14c8:	05 c0       	rjmp	.+10     	; 0x14d4 <__pack_f+0x162>
    14ca:	16 95       	lsr	r17
    14cc:	07 95       	ror	r16
    14ce:	f7 94       	ror	r15
    14d0:	e7 94       	ror	r14
    14d2:	31 96       	adiw	r30, 0x01	; 1
    14d4:	87 e0       	ldi	r24, 0x07	; 7
    14d6:	16 95       	lsr	r17
    14d8:	07 95       	ror	r16
    14da:	f7 94       	ror	r15
    14dc:	e7 94       	ror	r14
    14de:	8a 95       	dec	r24
    14e0:	d1 f7       	brne	.-12     	; 0x14d6 <__pack_f+0x164>
    14e2:	05 c0       	rjmp	.+10     	; 0x14ee <__pack_f+0x17c>
    14e4:	ee 24       	eor	r14, r14
    14e6:	ff 24       	eor	r15, r15
    14e8:	87 01       	movw	r16, r14
    14ea:	ef ef       	ldi	r30, 0xFF	; 255
    14ec:	f0 e0       	ldi	r31, 0x00	; 0
    14ee:	6e 2f       	mov	r22, r30
    14f0:	67 95       	ror	r22
    14f2:	66 27       	eor	r22, r22
    14f4:	67 95       	ror	r22
    14f6:	90 2f       	mov	r25, r16
    14f8:	9f 77       	andi	r25, 0x7F	; 127
    14fa:	d7 94       	ror	r13
    14fc:	dd 24       	eor	r13, r13
    14fe:	d7 94       	ror	r13
    1500:	8e 2f       	mov	r24, r30
    1502:	86 95       	lsr	r24
    1504:	49 2f       	mov	r20, r25
    1506:	46 2b       	or	r20, r22
    1508:	58 2f       	mov	r21, r24
    150a:	5d 29       	or	r21, r13
    150c:	b7 01       	movw	r22, r14
    150e:	ca 01       	movw	r24, r20
    1510:	1f 91       	pop	r17
    1512:	0f 91       	pop	r16
    1514:	ff 90       	pop	r15
    1516:	ef 90       	pop	r14
    1518:	df 90       	pop	r13
    151a:	08 95       	ret

0000151c <__unpack_f>:
    151c:	fc 01       	movw	r30, r24
    151e:	db 01       	movw	r26, r22
    1520:	40 81       	ld	r20, Z
    1522:	51 81       	ldd	r21, Z+1	; 0x01
    1524:	22 81       	ldd	r18, Z+2	; 0x02
    1526:	62 2f       	mov	r22, r18
    1528:	6f 77       	andi	r22, 0x7F	; 127
    152a:	70 e0       	ldi	r23, 0x00	; 0
    152c:	22 1f       	adc	r18, r18
    152e:	22 27       	eor	r18, r18
    1530:	22 1f       	adc	r18, r18
    1532:	93 81       	ldd	r25, Z+3	; 0x03
    1534:	89 2f       	mov	r24, r25
    1536:	88 0f       	add	r24, r24
    1538:	82 2b       	or	r24, r18
    153a:	28 2f       	mov	r18, r24
    153c:	30 e0       	ldi	r19, 0x00	; 0
    153e:	99 1f       	adc	r25, r25
    1540:	99 27       	eor	r25, r25
    1542:	99 1f       	adc	r25, r25
    1544:	11 96       	adiw	r26, 0x01	; 1
    1546:	9c 93       	st	X, r25
    1548:	11 97       	sbiw	r26, 0x01	; 1
    154a:	21 15       	cp	r18, r1
    154c:	31 05       	cpc	r19, r1
    154e:	a9 f5       	brne	.+106    	; 0x15ba <__unpack_f+0x9e>
    1550:	41 15       	cp	r20, r1
    1552:	51 05       	cpc	r21, r1
    1554:	61 05       	cpc	r22, r1
    1556:	71 05       	cpc	r23, r1
    1558:	11 f4       	brne	.+4      	; 0x155e <__unpack_f+0x42>
    155a:	82 e0       	ldi	r24, 0x02	; 2
    155c:	37 c0       	rjmp	.+110    	; 0x15cc <__unpack_f+0xb0>
    155e:	82 e8       	ldi	r24, 0x82	; 130
    1560:	9f ef       	ldi	r25, 0xFF	; 255
    1562:	13 96       	adiw	r26, 0x03	; 3
    1564:	9c 93       	st	X, r25
    1566:	8e 93       	st	-X, r24
    1568:	12 97       	sbiw	r26, 0x02	; 2
    156a:	9a 01       	movw	r18, r20
    156c:	ab 01       	movw	r20, r22
    156e:	67 e0       	ldi	r22, 0x07	; 7
    1570:	22 0f       	add	r18, r18
    1572:	33 1f       	adc	r19, r19
    1574:	44 1f       	adc	r20, r20
    1576:	55 1f       	adc	r21, r21
    1578:	6a 95       	dec	r22
    157a:	d1 f7       	brne	.-12     	; 0x1570 <__unpack_f+0x54>
    157c:	83 e0       	ldi	r24, 0x03	; 3
    157e:	8c 93       	st	X, r24
    1580:	0d c0       	rjmp	.+26     	; 0x159c <__unpack_f+0x80>
    1582:	22 0f       	add	r18, r18
    1584:	33 1f       	adc	r19, r19
    1586:	44 1f       	adc	r20, r20
    1588:	55 1f       	adc	r21, r21
    158a:	12 96       	adiw	r26, 0x02	; 2
    158c:	8d 91       	ld	r24, X+
    158e:	9c 91       	ld	r25, X
    1590:	13 97       	sbiw	r26, 0x03	; 3
    1592:	01 97       	sbiw	r24, 0x01	; 1
    1594:	13 96       	adiw	r26, 0x03	; 3
    1596:	9c 93       	st	X, r25
    1598:	8e 93       	st	-X, r24
    159a:	12 97       	sbiw	r26, 0x02	; 2
    159c:	20 30       	cpi	r18, 0x00	; 0
    159e:	80 e0       	ldi	r24, 0x00	; 0
    15a0:	38 07       	cpc	r19, r24
    15a2:	80 e0       	ldi	r24, 0x00	; 0
    15a4:	48 07       	cpc	r20, r24
    15a6:	80 e4       	ldi	r24, 0x40	; 64
    15a8:	58 07       	cpc	r21, r24
    15aa:	58 f3       	brcs	.-42     	; 0x1582 <__unpack_f+0x66>
    15ac:	14 96       	adiw	r26, 0x04	; 4
    15ae:	2d 93       	st	X+, r18
    15b0:	3d 93       	st	X+, r19
    15b2:	4d 93       	st	X+, r20
    15b4:	5c 93       	st	X, r21
    15b6:	17 97       	sbiw	r26, 0x07	; 7
    15b8:	08 95       	ret
    15ba:	2f 3f       	cpi	r18, 0xFF	; 255
    15bc:	31 05       	cpc	r19, r1
    15be:	79 f4       	brne	.+30     	; 0x15de <__unpack_f+0xc2>
    15c0:	41 15       	cp	r20, r1
    15c2:	51 05       	cpc	r21, r1
    15c4:	61 05       	cpc	r22, r1
    15c6:	71 05       	cpc	r23, r1
    15c8:	19 f4       	brne	.+6      	; 0x15d0 <__unpack_f+0xb4>
    15ca:	84 e0       	ldi	r24, 0x04	; 4
    15cc:	8c 93       	st	X, r24
    15ce:	08 95       	ret
    15d0:	64 ff       	sbrs	r22, 4
    15d2:	03 c0       	rjmp	.+6      	; 0x15da <__unpack_f+0xbe>
    15d4:	81 e0       	ldi	r24, 0x01	; 1
    15d6:	8c 93       	st	X, r24
    15d8:	12 c0       	rjmp	.+36     	; 0x15fe <__unpack_f+0xe2>
    15da:	1c 92       	st	X, r1
    15dc:	10 c0       	rjmp	.+32     	; 0x15fe <__unpack_f+0xe2>
    15de:	2f 57       	subi	r18, 0x7F	; 127
    15e0:	30 40       	sbci	r19, 0x00	; 0
    15e2:	13 96       	adiw	r26, 0x03	; 3
    15e4:	3c 93       	st	X, r19
    15e6:	2e 93       	st	-X, r18
    15e8:	12 97       	sbiw	r26, 0x02	; 2
    15ea:	83 e0       	ldi	r24, 0x03	; 3
    15ec:	8c 93       	st	X, r24
    15ee:	87 e0       	ldi	r24, 0x07	; 7
    15f0:	44 0f       	add	r20, r20
    15f2:	55 1f       	adc	r21, r21
    15f4:	66 1f       	adc	r22, r22
    15f6:	77 1f       	adc	r23, r23
    15f8:	8a 95       	dec	r24
    15fa:	d1 f7       	brne	.-12     	; 0x15f0 <__unpack_f+0xd4>
    15fc:	70 64       	ori	r23, 0x40	; 64
    15fe:	14 96       	adiw	r26, 0x04	; 4
    1600:	4d 93       	st	X+, r20
    1602:	5d 93       	st	X+, r21
    1604:	6d 93       	st	X+, r22
    1606:	7c 93       	st	X, r23
    1608:	17 97       	sbiw	r26, 0x07	; 7
    160a:	08 95       	ret

0000160c <__fpcmp_parts_f>:
    160c:	1f 93       	push	r17
    160e:	dc 01       	movw	r26, r24
    1610:	fb 01       	movw	r30, r22
    1612:	9c 91       	ld	r25, X
    1614:	92 30       	cpi	r25, 0x02	; 2
    1616:	08 f4       	brcc	.+2      	; 0x161a <__fpcmp_parts_f+0xe>
    1618:	47 c0       	rjmp	.+142    	; 0x16a8 <__fpcmp_parts_f+0x9c>
    161a:	80 81       	ld	r24, Z
    161c:	82 30       	cpi	r24, 0x02	; 2
    161e:	08 f4       	brcc	.+2      	; 0x1622 <__fpcmp_parts_f+0x16>
    1620:	43 c0       	rjmp	.+134    	; 0x16a8 <__fpcmp_parts_f+0x9c>
    1622:	94 30       	cpi	r25, 0x04	; 4
    1624:	51 f4       	brne	.+20     	; 0x163a <__fpcmp_parts_f+0x2e>
    1626:	11 96       	adiw	r26, 0x01	; 1
    1628:	1c 91       	ld	r17, X
    162a:	84 30       	cpi	r24, 0x04	; 4
    162c:	99 f5       	brne	.+102    	; 0x1694 <__fpcmp_parts_f+0x88>
    162e:	81 81       	ldd	r24, Z+1	; 0x01
    1630:	68 2f       	mov	r22, r24
    1632:	70 e0       	ldi	r23, 0x00	; 0
    1634:	61 1b       	sub	r22, r17
    1636:	71 09       	sbc	r23, r1
    1638:	3f c0       	rjmp	.+126    	; 0x16b8 <__fpcmp_parts_f+0xac>
    163a:	84 30       	cpi	r24, 0x04	; 4
    163c:	21 f0       	breq	.+8      	; 0x1646 <__fpcmp_parts_f+0x3a>
    163e:	92 30       	cpi	r25, 0x02	; 2
    1640:	31 f4       	brne	.+12     	; 0x164e <__fpcmp_parts_f+0x42>
    1642:	82 30       	cpi	r24, 0x02	; 2
    1644:	b9 f1       	breq	.+110    	; 0x16b4 <__fpcmp_parts_f+0xa8>
    1646:	81 81       	ldd	r24, Z+1	; 0x01
    1648:	88 23       	and	r24, r24
    164a:	89 f1       	breq	.+98     	; 0x16ae <__fpcmp_parts_f+0xa2>
    164c:	2d c0       	rjmp	.+90     	; 0x16a8 <__fpcmp_parts_f+0x9c>
    164e:	11 96       	adiw	r26, 0x01	; 1
    1650:	1c 91       	ld	r17, X
    1652:	11 97       	sbiw	r26, 0x01	; 1
    1654:	82 30       	cpi	r24, 0x02	; 2
    1656:	f1 f0       	breq	.+60     	; 0x1694 <__fpcmp_parts_f+0x88>
    1658:	81 81       	ldd	r24, Z+1	; 0x01
    165a:	18 17       	cp	r17, r24
    165c:	d9 f4       	brne	.+54     	; 0x1694 <__fpcmp_parts_f+0x88>
    165e:	12 96       	adiw	r26, 0x02	; 2
    1660:	2d 91       	ld	r18, X+
    1662:	3c 91       	ld	r19, X
    1664:	13 97       	sbiw	r26, 0x03	; 3
    1666:	82 81       	ldd	r24, Z+2	; 0x02
    1668:	93 81       	ldd	r25, Z+3	; 0x03
    166a:	82 17       	cp	r24, r18
    166c:	93 07       	cpc	r25, r19
    166e:	94 f0       	brlt	.+36     	; 0x1694 <__fpcmp_parts_f+0x88>
    1670:	28 17       	cp	r18, r24
    1672:	39 07       	cpc	r19, r25
    1674:	bc f0       	brlt	.+46     	; 0x16a4 <__fpcmp_parts_f+0x98>
    1676:	14 96       	adiw	r26, 0x04	; 4
    1678:	8d 91       	ld	r24, X+
    167a:	9d 91       	ld	r25, X+
    167c:	0d 90       	ld	r0, X+
    167e:	bc 91       	ld	r27, X
    1680:	a0 2d       	mov	r26, r0
    1682:	24 81       	ldd	r18, Z+4	; 0x04
    1684:	35 81       	ldd	r19, Z+5	; 0x05
    1686:	46 81       	ldd	r20, Z+6	; 0x06
    1688:	57 81       	ldd	r21, Z+7	; 0x07
    168a:	28 17       	cp	r18, r24
    168c:	39 07       	cpc	r19, r25
    168e:	4a 07       	cpc	r20, r26
    1690:	5b 07       	cpc	r21, r27
    1692:	18 f4       	brcc	.+6      	; 0x169a <__fpcmp_parts_f+0x8e>
    1694:	11 23       	and	r17, r17
    1696:	41 f0       	breq	.+16     	; 0x16a8 <__fpcmp_parts_f+0x9c>
    1698:	0a c0       	rjmp	.+20     	; 0x16ae <__fpcmp_parts_f+0xa2>
    169a:	82 17       	cp	r24, r18
    169c:	93 07       	cpc	r25, r19
    169e:	a4 07       	cpc	r26, r20
    16a0:	b5 07       	cpc	r27, r21
    16a2:	40 f4       	brcc	.+16     	; 0x16b4 <__fpcmp_parts_f+0xa8>
    16a4:	11 23       	and	r17, r17
    16a6:	19 f0       	breq	.+6      	; 0x16ae <__fpcmp_parts_f+0xa2>
    16a8:	61 e0       	ldi	r22, 0x01	; 1
    16aa:	70 e0       	ldi	r23, 0x00	; 0
    16ac:	05 c0       	rjmp	.+10     	; 0x16b8 <__fpcmp_parts_f+0xac>
    16ae:	6f ef       	ldi	r22, 0xFF	; 255
    16b0:	7f ef       	ldi	r23, 0xFF	; 255
    16b2:	02 c0       	rjmp	.+4      	; 0x16b8 <__fpcmp_parts_f+0xac>
    16b4:	60 e0       	ldi	r22, 0x00	; 0
    16b6:	70 e0       	ldi	r23, 0x00	; 0
    16b8:	cb 01       	movw	r24, r22
    16ba:	1f 91       	pop	r17
    16bc:	08 95       	ret

000016be <__eerd_word>:
    16be:	df 92       	push	r13
    16c0:	ef 92       	push	r14
    16c2:	ff 92       	push	r15
    16c4:	0f 93       	push	r16
    16c6:	1f 93       	push	r17
    16c8:	7b 01       	movw	r14, r22
    16ca:	8c 01       	movw	r16, r24
    16cc:	fb 01       	movw	r30, r22
    16ce:	09 95       	icall
    16d0:	d8 2e       	mov	r13, r24
    16d2:	c8 01       	movw	r24, r16
    16d4:	01 96       	adiw	r24, 0x01	; 1
    16d6:	f7 01       	movw	r30, r14
    16d8:	09 95       	icall
    16da:	98 2f       	mov	r25, r24
    16dc:	8d 2d       	mov	r24, r13
    16de:	1f 91       	pop	r17
    16e0:	0f 91       	pop	r16
    16e2:	ff 90       	pop	r15
    16e4:	ef 90       	pop	r14
    16e6:	df 90       	pop	r13
    16e8:	08 95       	ret

000016ea <__eewr_word>:
    16ea:	df 92       	push	r13
    16ec:	ef 92       	push	r14
    16ee:	ff 92       	push	r15
    16f0:	0f 93       	push	r16
    16f2:	1f 93       	push	r17
    16f4:	d7 2e       	mov	r13, r23
    16f6:	7a 01       	movw	r14, r20
    16f8:	8c 01       	movw	r16, r24
    16fa:	fa 01       	movw	r30, r20
    16fc:	09 95       	icall
    16fe:	6d 2d       	mov	r22, r13
    1700:	c8 01       	movw	r24, r16
    1702:	01 96       	adiw	r24, 0x01	; 1
    1704:	f7 01       	movw	r30, r14
    1706:	09 95       	icall
    1708:	1f 91       	pop	r17
    170a:	0f 91       	pop	r16
    170c:	ff 90       	pop	r15
    170e:	ef 90       	pop	r14
    1710:	df 90       	pop	r13
    1712:	08 95       	ret

00001714 <__udivmodhi4>:
    1714:	aa 1b       	sub	r26, r26
    1716:	bb 1b       	sub	r27, r27
    1718:	51 e1       	ldi	r21, 0x11	; 17
    171a:	07 c0       	rjmp	.+14     	; 0x172a <__udivmodhi4_ep>

0000171c <__udivmodhi4_loop>:
    171c:	aa 1f       	adc	r26, r26
    171e:	bb 1f       	adc	r27, r27
    1720:	a6 17       	cp	r26, r22
    1722:	b7 07       	cpc	r27, r23
    1724:	10 f0       	brcs	.+4      	; 0x172a <__udivmodhi4_ep>
    1726:	a6 1b       	sub	r26, r22
    1728:	b7 0b       	sbc	r27, r23

0000172a <__udivmodhi4_ep>:
    172a:	88 1f       	adc	r24, r24
    172c:	99 1f       	adc	r25, r25
    172e:	5a 95       	dec	r21
    1730:	a9 f7       	brne	.-22     	; 0x171c <__udivmodhi4_loop>
    1732:	80 95       	com	r24
    1734:	90 95       	com	r25
    1736:	bc 01       	movw	r22, r24
    1738:	cd 01       	movw	r24, r26
    173a:	08 95       	ret

0000173c <__prologue_saves__>:
    173c:	2f 92       	push	r2
    173e:	3f 92       	push	r3
    1740:	4f 92       	push	r4
    1742:	5f 92       	push	r5
    1744:	6f 92       	push	r6
    1746:	7f 92       	push	r7
    1748:	8f 92       	push	r8
    174a:	9f 92       	push	r9
    174c:	af 92       	push	r10
    174e:	bf 92       	push	r11
    1750:	cf 92       	push	r12
    1752:	df 92       	push	r13
    1754:	ef 92       	push	r14
    1756:	ff 92       	push	r15
    1758:	0f 93       	push	r16
    175a:	1f 93       	push	r17
    175c:	cf 93       	push	r28
    175e:	df 93       	push	r29
    1760:	cd b7       	in	r28, 0x3d	; 61
    1762:	de b7       	in	r29, 0x3e	; 62
    1764:	ca 1b       	sub	r28, r26
    1766:	db 0b       	sbc	r29, r27
    1768:	0f b6       	in	r0, 0x3f	; 63
    176a:	f8 94       	cli
    176c:	de bf       	out	0x3e, r29	; 62
    176e:	0f be       	out	0x3f, r0	; 63
    1770:	cd bf       	out	0x3d, r28	; 61
    1772:	09 94       	ijmp

00001774 <__epilogue_restores__>:
    1774:	2a 88       	ldd	r2, Y+18	; 0x12
    1776:	39 88       	ldd	r3, Y+17	; 0x11
    1778:	48 88       	ldd	r4, Y+16	; 0x10
    177a:	5f 84       	ldd	r5, Y+15	; 0x0f
    177c:	6e 84       	ldd	r6, Y+14	; 0x0e
    177e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1780:	8c 84       	ldd	r8, Y+12	; 0x0c
    1782:	9b 84       	ldd	r9, Y+11	; 0x0b
    1784:	aa 84       	ldd	r10, Y+10	; 0x0a
    1786:	b9 84       	ldd	r11, Y+9	; 0x09
    1788:	c8 84       	ldd	r12, Y+8	; 0x08
    178a:	df 80       	ldd	r13, Y+7	; 0x07
    178c:	ee 80       	ldd	r14, Y+6	; 0x06
    178e:	fd 80       	ldd	r15, Y+5	; 0x05
    1790:	0c 81       	ldd	r16, Y+4	; 0x04
    1792:	1b 81       	ldd	r17, Y+3	; 0x03
    1794:	aa 81       	ldd	r26, Y+2	; 0x02
    1796:	b9 81       	ldd	r27, Y+1	; 0x01
    1798:	ce 0f       	add	r28, r30
    179a:	d1 1d       	adc	r29, r1
    179c:	0f b6       	in	r0, 0x3f	; 63
    179e:	f8 94       	cli
    17a0:	de bf       	out	0x3e, r29	; 62
    17a2:	0f be       	out	0x3f, r0	; 63
    17a4:	cd bf       	out	0x3d, r28	; 61
    17a6:	ed 01       	movw	r28, r26
    17a8:	08 95       	ret

000017aa <_exit>:
    17aa:	f8 94       	cli

000017ac <__stop_program>:
    17ac:	ff cf       	rjmp	.-2      	; 0x17ac <__stop_program>
