[03/19 04:37:30      0s] 
[03/19 04:37:30      0s] Cadence Innovus(TM) Implementation System.
[03/19 04:37:30      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/19 04:37:30      0s] 
[03/19 04:37:30      0s] Version:	v22.14-s061_1, built Wed Oct 18 11:21:25 PDT 2023
[03/19 04:37:30      0s] Options:	-init innovus.tcl -log innovus.log -overwrite 
[03/19 04:37:30      0s] Date:		Tue Mar 19 04:37:30 2024
[03/19 04:37:30      0s] Host:		zorite.clear.rice.edu (x86_64 w/Linux 4.18.0-513.18.1.el8_9.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz 25600KB)
[03/19 04:37:30      0s] OS:		Red Hat Enterprise Linux 8.9 (Ootpa)
[03/19 04:37:30      0s] 
[03/19 04:37:30      0s] License:
[03/19 04:37:30      0s] 		[04:37:30.396681] Configured Lic search path (21.01-s002): 5280@cadence.lic.rice.edu

[03/19 04:37:30      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[03/19 04:37:30      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/19 04:37:40      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[03/19 04:38:01     22s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.14-s061_1 (64bit) 10/18/2023 11:21 (Linux 3.10.0-693.el7.x86_64)
[03/19 04:38:06     26s] @(#)CDS: NanoRoute 22.14-s061_1 NR231009-1305/22_14-UB (database version 18.20.617) {superthreading v2.20}
[03/19 04:38:06     26s] @(#)CDS: AAE 22.14-s016 (64bit) 10/18/2023 (Linux 3.10.0-693.el7.x86_64)
[03/19 04:38:06     26s] @(#)CDS: CTE 22.14-s019_1 () Oct 15 2023 21:00:30 ( )
[03/19 04:38:06     26s] @(#)CDS: SYNTECH 22.14-s011_1 () Oct  3 2023 04:55:33 ( )
[03/19 04:38:06     26s] @(#)CDS: CPE v22.14-s052
[03/19 04:38:06     26s] @(#)CDS: IQuantus/TQuantus 21.2.2-s297 (64bit) Mon Oct 2 17:11:06 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[03/19 04:38:06     26s] @(#)CDS: OA 22.60-s025 Thu Sep 28 14:54:31 2023
[03/19 04:38:06     26s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[03/19 04:38:06     26s] @(#)CDS: RCDB 11.15.0
[03/19 04:38:06     26s] @(#)CDS: STYLUS 22.11-s011_1 (08/18/2023 08:47 PDT)
[03/19 04:38:06     26s] @(#)CDS: IntegrityPlanner-22.14-13161 (22.14) (2023-10-18 13:00:45+0800)
[03/19 04:38:06     26s] Create and set the environment variable TMPDIR to /storage-home/p/pac9/spring2024/elec422/tetris-chip-project/Innovus/innovus_temp_1301455_zorite.clear.rice.edu_pac9_do48nd.

[03/19 04:38:06     26s] Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
[03/19 04:38:12     30s] 
[03/19 04:38:12     30s] **INFO:  MMMC transition support version v31-84 
[03/19 04:38:12     30s] 
[03/19 04:38:12     30s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/19 04:38:12     30s] <CMD> suppressMessage ENCEXT-2799
[03/19 04:38:12     30s] Sourcing file "innovus.tcl" ...
[03/19 04:38:12     30s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/19 04:38:12     30s] <CMD> suppressMessage ENCEXT-2799
[03/19 04:38:12     30s] <CMD> set init_verilog top_module.vh
[03/19 04:38:12     30s] <CMD> set init_top_cell top_module
[03/19 04:38:12     30s] <CMD> set init_lef_file /clear/apps/osu/soc/cadence/lib/ami05/lib/osu05_stdcells.lef
[03/19 04:38:12     30s] <CMD> set init_gnd_net gnd
[03/19 04:38:12     30s] <CMD> set init_design_settop 0
[03/19 04:38:12     30s] <CMD> set init_pwr_net vdd
[03/19 04:38:12     30s] <CMD> init_design
[03/19 04:38:12     30s] 
[03/19 04:38:12     30s] Loading LEF file /clear/apps/osu/soc/cadence/lib/ami05/lib/osu05_stdcells.lef ...
[03/19 04:38:12     30s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/19 04:38:12     30s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/19 04:38:12     30s] Set DBUPerIGU to M2 pitch 2400.
[03/19 04:38:12     30s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/19 04:38:12     30s] *** End library_loading (cpu=0.00min, real=0.00min, mem=1.0M, fe_cpu=0.50min, fe_real=0.72min, fe_mem=1422.9M) ***
[03/19 04:38:12     30s] #% Begin Load netlist data ... (date=03/19 04:38:12, mem=1438.7M)
[03/19 04:38:12     30s] *** Begin netlist parsing (mem=1422.9M) ***
[03/19 04:38:12     30s] Created 0 new cells from 0 timing libraries.
[03/19 04:38:12     30s] Reading netlist ...
[03/19 04:38:12     30s] Backslashed names will retain backslash and a trailing blank character.
[03/19 04:38:12     30s] Reading verilog netlist 'top_module.vh'
[03/19 04:38:12     30s] **WARN: (IMPVL-346):	Module 'clear_redraw' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/19 04:38:12     30s] Type 'man IMPVL-346' for more detail.
[03/19 04:38:12     30s] Undeclared bus board_in in module clear_redraw ... created as [31:0].
[03/19 04:38:12     30s] Undeclared bus board_out in module clear_redraw ... created as [31:0].
[03/19 04:38:12     30s] Undeclared bus curr_piece in module clear_redraw ... created as [1:0].
[03/19 04:38:12     30s] **WARN: (IMPVL-346):	Module 'rng' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/19 04:38:12     30s] Type 'man IMPVL-346' for more detail.
[03/19 04:38:12     30s] 
[03/19 04:38:12     30s] *** Memory Usage v#1 (Current mem = 1425.938M, initial mem = 651.723M) ***
[03/19 04:38:12     30s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1425.9M) ***
[03/19 04:38:12     30s] #% End Load netlist data ... (date=03/19 04:38:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1443.9M, current mem=1443.9M)
[03/19 04:38:12     30s] Set top cell to top_module.
[03/19 04:38:13     30s] Hooked 0 DB cells to tlib cells.
[03/19 04:38:13     30s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.2M, current mem=1447.2M)
[03/19 04:38:13     30s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'rng' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/19 04:38:13     30s] Type 'man IMPDB-2504' for more detail.
[03/19 04:38:13     30s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'clear_redraw' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/19 04:38:13     30s] Type 'man IMPDB-2504' for more detail.
[03/19 04:38:13     30s] Cell 'clear_redraw' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'curr_piece[1]' of cell 'clear_redraw' as output for net 'curr_piece[1]' in module 'top_module'.
[03/19 04:38:13     30s] Cell 'clear_redraw' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'curr_piece[0]' of cell 'clear_redraw' as output for net 'curr_piece[0]' in module 'top_module'.
[03/19 04:38:13     30s] 2 empty module found.
[03/19 04:38:13     30s] Starting recursive module instantiation check.
[03/19 04:38:13     30s] No recursion found.
[03/19 04:38:13     30s] Term dir updated for 0 vinsts of 2 cells.
[03/19 04:38:13     30s] Building hierarchical netlist for Cell top_module ...
[03/19 04:38:13     30s] ***** UseNewTieNetMode *****.
[03/19 04:38:13     30s] *** Netlist is unique.
[03/19 04:38:13     30s] Setting Std. cell height to 30000 DBU (smallest netlist inst).
[03/19 04:38:13     30s] ** info: there are 43 modules.
[03/19 04:38:13     30s] ** info: there are 1234 stdCell insts.
[03/19 04:38:13     30s] 
[03/19 04:38:13     30s] *** Memory Usage v#1 (Current mem = 1483.352M, initial mem = 651.723M) ***
[03/19 04:38:13     30s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/19 04:38:13     30s] Type 'man IMPFP-3961' for more detail.
[03/19 04:38:13     30s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/19 04:38:13     30s] Type 'man IMPFP-3961' for more detail.
[03/19 04:38:13     30s] Horizontal Layer M1 offset = 1500 (derived)
[03/19 04:38:13     30s] Vertical Layer M2 offset = 1200 (derived)
[03/19 04:38:13     30s] Start create_tracks
[03/19 04:38:13     30s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[03/19 04:38:13     30s] Extraction setup Started 
[03/19 04:38:13     30s] eee: RC Grid size has been reduced in this design, max wire length is 16777215.000000.
[03/19 04:38:13     30s] eee: RC Grid size has been reduced in this design, max wire length is 16777215.000000.
[03/19 04:38:13     30s] eee: Trim Metal Layers: { }
[03/19 04:38:13     30s] 
[03/19 04:38:13     30s] *** Summary of all messages that are not suppressed in this session:
[03/19 04:38:13     30s] Severity  ID               Count  Summary                                  
[03/19 04:38:13     30s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/19 04:38:13     30s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/19 04:38:13     30s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[03/19 04:38:13     30s] WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
[03/19 04:38:13     30s] WARNING   IMPDB-2504           2  Unable to find netlist cell in the desig...
[03/19 04:38:13     30s] *** Message Summary: 8 warning(s), 0 error(s)
[03/19 04:38:13     30s] 
[03/19 04:38:13     30s] <CMD> saveDesign top_module.enc
[03/19 04:38:13     30s] #% Begin save design ... (date=03/19 04:38:13, mem=1739.7M)
[03/19 04:38:13     30s] % Begin Save ccopt configuration ... (date=03/19 04:38:13, mem=1739.7M)
[03/19 04:38:13     30s] % End Save ccopt configuration ... (date=03/19 04:38:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1741.5M, current mem=1741.2M)
[03/19 04:38:13     30s] % Begin Save netlist data ... (date=03/19 04:38:13, mem=1761.4M)
[03/19 04:38:13     30s] Writing Binary DB to top_module.enc.dat/top_module.v.bin in single-threaded mode...
[03/19 04:38:13     30s] % End Save netlist data ... (date=03/19 04:38:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1767.4M, current mem=1761.6M)
[03/19 04:38:13     30s] Saving symbol-table file ...
[03/19 04:38:13     30s] Saving congestion map file top_module.enc.dat/top_module.route.congmap.gz ...
[03/19 04:38:14     30s] % Begin Save AAE data ... (date=03/19 04:38:14, mem=1762.5M)
[03/19 04:38:14     30s] Saving AAE Data ...
[03/19 04:38:14     31s] % End Save AAE data ... (date=03/19 04:38:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1819.6M, current mem=1764.7M)
[03/19 04:38:14     31s] Saving preference file top_module.enc.dat/gui.pref.tcl ...
[03/19 04:38:14     31s] Saving mode setting ...
[03/19 04:38:14     31s] Saving global file ...
[03/19 04:38:14     31s] % Begin Save floorplan data ... (date=03/19 04:38:14, mem=1772.9M)
[03/19 04:38:14     31s] Saving floorplan file ...
[03/19 04:38:14     31s] % End Save floorplan data ... (date=03/19 04:38:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1774.8M, current mem=1774.8M)
[03/19 04:38:14     31s] Saving Drc markers ...
[03/19 04:38:14     31s] ... No Drc file written since there is no markers found.
[03/19 04:38:14     31s] % Begin Save placement data ... (date=03/19 04:38:14, mem=1774.8M)
[03/19 04:38:14     31s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/19 04:38:14     31s] Save Adaptive View Pruning View Names to Binary file
[03/19 04:38:14     31s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1766.6M) ***
[03/19 04:38:14     31s] % End Save placement data ... (date=03/19 04:38:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1775.6M, current mem=1775.6M)
[03/19 04:38:14     31s] % Begin Save routing data ... (date=03/19 04:38:14, mem=1775.6M)
[03/19 04:38:14     31s] Saving route file ...
[03/19 04:38:15     31s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1763.6M) ***
[03/19 04:38:15     31s] % End Save routing data ... (date=03/19 04:38:15, total cpu=0:00:00.1, real=0:00:01.0, peak res=1776.1M, current mem=1776.1M)
[03/19 04:38:15     31s] Saving property file top_module.enc.dat/top_module.prop
[03/19 04:38:15     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1766.6M) ***
[03/19 04:38:15     31s] % Begin Save power constraints data ... (date=03/19 04:38:15, mem=1777.3M)
[03/19 04:38:15     31s] % End Save power constraints data ... (date=03/19 04:38:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1777.3M, current mem=1777.3M)
[03/19 04:38:15     31s] Generated self-contained design top_module.enc.dat
[03/19 04:38:15     31s] #% End save design ... (date=03/19 04:38:15, total cpu=0:00:01.1, real=0:00:02.0, peak res=1819.6M, current mem=1774.6M)
[03/19 04:38:15     31s] *** Message Summary: 0 warning(s), 0 error(s)
[03/19 04:38:15     31s] 
[03/19 04:38:15     31s] <CMD> getIoFlowFlag
[03/19 04:38:15     31s] <CMD> setIoFlowFlag 0
[03/19 04:38:15     31s] <CMD> floorPlan -r 1.0 0.6 21 21 21 21
[03/19 04:38:15     31s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/19 04:38:15     31s] Type 'man IMPFP-3961' for more detail.
[03/19 04:38:15     31s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/19 04:38:15     31s] Type 'man IMPFP-3961' for more detail.
[03/19 04:38:15     31s] Horizontal Layer M1 offset = 1500 (derived)
[03/19 04:38:15     31s] Vertical Layer M2 offset = 1200 (derived)
[03/19 04:38:15     31s] Start create_tracks
[03/19 04:38:15     31s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/19 04:38:15     31s] <CMD> uiSetTool select
[03/19 04:38:15     31s] <CMD> getIoFlowFlag
[03/19 04:38:15     31s] <CMD> fit
[03/19 04:38:15     31s] <CMD> clearGlobalNets
[03/19 04:38:15     31s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -inst *
[03/19 04:38:15     31s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -inst *
[03/19 04:38:15     31s] <CMD> set sprCreateIeRingNets {}
[03/19 04:38:15     31s] <CMD> set sprCreateIeRingLayers {}
[03/19 04:38:15     31s] <CMD> set sprCreateIeRingWidth 1.2
[03/19 04:38:15     31s] <CMD> set sprCreateIeRingSpacing 1.2
[03/19 04:38:15     31s] <CMD> set sprCreateIeRingOffset 1.2
[03/19 04:38:15     31s] <CMD> set sprCreateIeRingThreshold 1.2
[03/19 04:38:15     31s] <CMD> set sprCreateIeRingJogDistance 1.2
[03/19 04:38:15     31s] <CMD> setAddRingMode -stacked_via_top_layer metal3
[03/19 04:38:15     31s] <CMD> setAddRingMode -stacked_via_bottom_layer metal1
[03/19 04:38:15     31s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -type core_rings -jog_distance 1.8 -threshold 1.8 -nets {gnd vdd} -follow core -layer {bottom metal1 top metal1 right metal2 left metal2} -width 6.0 -spacing 1.2 -offset 1.8
[03/19 04:38:15     31s] #% Begin addRing (date=03/19 04:38:15, mem=1775.6M)
[03/19 04:38:15     31s] 
[03/19 04:38:15     31s] 
[03/19 04:38:15     31s] viaInitial starts at Tue Mar 19 04:38:15 2024
**WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET cc via 0.150000 ;
[03/19 04:38:15     31s] **WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET via via2 0.150000 ;
[03/19 04:38:15     31s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[03/19 04:38:15     31s] Type 'man IMPPP-557' for more detail.
[03/19 04:38:15     31s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[03/19 04:38:15     31s] Type 'man IMPPP-557' for more detail.
[03/19 04:38:15     31s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[03/19 04:38:15     31s] Type 'man IMPPP-557' for more detail.
[03/19 04:38:15     31s] viaInitial ends at Tue Mar 19 04:38:15 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1767.7M)
[03/19 04:38:15     31s] Ring generation is complete.
[03/19 04:38:15     31s] vias are now being generated.
[03/19 04:38:15     31s] addRing created 8 wires.
[03/19 04:38:15     31s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/19 04:38:15     31s] +--------+----------------+----------------+
[03/19 04:38:15     31s] |  Layer |     Created    |     Deleted    |
[03/19 04:38:15     31s] +--------+----------------+----------------+
[03/19 04:38:15     31s] | metal1 |        4       |       NA       |
[03/19 04:38:15     31s] |   via  |        8       |        0       |
[03/19 04:38:15     31s] | metal2 |        4       |       NA       |
[03/19 04:38:15     31s] +--------+----------------+----------------+
[03/19 04:38:15     31s] #% End addRing (date=03/19 04:38:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1778.7M, current mem=1778.7M)
[03/19 04:38:15     31s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[03/19 04:38:15     31s] <CMD> report_message -start_cmd
[03/19 04:38:15     31s] <CMD> getRouteMode -maxRouteLayer -quiet
[03/19 04:38:15     31s] <CMD> getRouteMode -user -maxRouteLayer
[03/19 04:38:15     31s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -user -maxRouteLayer
[03/19 04:38:15     31s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[03/19 04:38:15     31s] <CMD> getPlaceMode -timingDriven -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -adaptive -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[03/19 04:38:15     31s] <CMD> getPlaceMode -ignoreScan -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -user -ignoreScan
[03/19 04:38:15     31s] <CMD> getPlaceMode -repairPlace -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -user -repairPlace
[03/19 04:38:15     31s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[03/19 04:38:15     31s] <CMD> getDesignMode -quiet -siPrevention
[03/19 04:38:15     31s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[03/19 04:38:15     31s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:00:32.0/0:00:35.8 (0.9), mem = 1768.7M
[03/19 04:38:15     31s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:15     31s] <CMD> um::push_snapshot_stack
[03/19 04:38:15     31s] <CMD> getDesignMode -quiet -flowEffort
[03/19 04:38:15     31s] <CMD> getDesignMode -highSpeedCore -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -quiet -adaptive
[03/19 04:38:15     31s] <CMD> set spgFlowInInitialPlace 1
[03/19 04:38:15     31s] <CMD> getPlaceMode -sdpAlignment -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -softGuide -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -useSdpGroup -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -sdpAlignment -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/19 04:38:15     31s] <CMD> getPlaceMode -sdpPlace -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -sdpPlace -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[03/19 04:38:15     31s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[03/19 04:38:15     31s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -place_check_library -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -trimView -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[03/19 04:38:15     31s] <CMD> getPlaceMode -congEffort -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[03/19 04:38:15     31s] <CMD> getPlaceMode -ignoreScan -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -user -ignoreScan
[03/19 04:38:15     31s] <CMD> getPlaceMode -repairPlace -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -user -repairPlace
[03/19 04:38:15     31s] <CMD> getPlaceMode -congEffort -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -fp -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -timingDriven -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -user -timingDriven
[03/19 04:38:15     31s] <CMD> getPlaceMode -fastFp -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -clusterMode -quiet
[03/19 04:38:15     31s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/19 04:38:15     31s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[03/19 04:38:15     31s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -forceTiming -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -fp -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -fastfp -quiet
[03/19 04:38:15     31s] <CMD> getPlaceMode -timingDriven -quiet
[03/19 04:38:15     31s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[03/19 04:38:15     31s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[03/19 04:38:15     31s] <CMD> setPlaceMode -timingDriven 0
[03/19 04:38:15     32s] <CMD> getPlaceMode -fp -quiet
[03/19 04:38:15     32s] <CMD> getPlaceMode -fastfp -quiet
[03/19 04:38:15     32s] <CMD> getPlaceMode -powerDriven -quiet
[03/19 04:38:15     32s] <CMD> getExtractRCMode -quiet -engine
[03/19 04:38:15     32s] <CMD> getAnalysisMode -quiet -clkSrcPath
[03/19 04:38:15     32s] <CMD> getAnalysisMode -quiet -clockPropagation
[03/19 04:38:15     32s] <CMD> getAnalysisMode -quiet -cppr
[03/19 04:38:15     32s] <CMD> setExtractRCMode -engine preRoute
[03/19 04:38:15     32s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[03/19 04:38:16     32s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:16     32s] <CMD_INTERNAL> isAnalysisModeSetup
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[03/19 04:38:16     32s] <CMD> getPlaceMode -wl_budget_mode -quiet
[03/19 04:38:16     32s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[03/19 04:38:16     32s] <CMD> getPlaceMode -wl_budget_mode -quiet
[03/19 04:38:16     32s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[03/19 04:38:16     32s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -user -resetCombineRFLevel
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[03/19 04:38:16     32s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[03/19 04:38:16     32s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[03/19 04:38:16     32s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -macroPlaceMode -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -macroPlaceMode -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -expNewFastMode
[03/19 04:38:16     32s] <CMD> setPlaceMode -expHiddenFastMode 1
[03/19 04:38:16     32s] <CMD> setPlaceMode -reset -ignoreScan
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[03/19 04:38:16     32s] *** Starting placeDesign default flow ***
[03/19 04:38:16     32s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[03/19 04:38:16     32s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[03/19 04:38:16     32s] <CMD> deleteBufferTree -decloneInv
[03/19 04:38:16     32s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[03/19 04:38:16     32s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[03/19 04:38:16     32s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:16     32s] <CMD> all_setup_analysis_views
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -expSkipGP
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[03/19 04:38:16     32s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[03/19 04:38:16     32s] <CMD> getPlaceMode -quiet -expSkipGP
[03/19 04:38:16     32s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[03/19 04:38:16     32s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:1769.7M, EPOCH TIME: 1710841096.161332
[03/19 04:38:16     32s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[03/19 04:38:16     32s]  Deleted 0 physical inst  (cell - / prefix -).
[03/19 04:38:16     32s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.002, REAL:0.002, MEM:1769.7M, EPOCH TIME: 1710841096.163067
[03/19 04:38:16     32s] INFO: #ExclusiveGroups=0
[03/19 04:38:16     32s] INFO: There are no Exclusive Groups.
[03/19 04:38:16     32s] Extracting standard cell pins and blockage ...... 
[03/19 04:38:16     32s] Pin and blockage extraction finished
[03/19 04:38:16     32s] Extracting macro/IO cell pins and blockage ...... 
[03/19 04:38:16     32s] Pin and blockage extraction finished
[03/19 04:38:16     32s] *** Starting "NanoPlace(TM) placement v#7 (mem=1769.7M)" ...
[03/19 04:38:16     32s] <CMD> setDelayCalMode -engine feDc
[03/19 04:38:16     32s] No user-set net weight.
[03/19 04:38:16     32s] Net fanout histogram:
[03/19 04:38:16     32s] 2		: 747 (60.0%) nets
[03/19 04:38:16     32s] 3		: 145 (11.7%) nets
[03/19 04:38:16     32s] 4     -	14	: 334 (26.8%) nets
[03/19 04:38:16     32s] 15    -	39	: 17 (1.4%) nets
[03/19 04:38:16     32s] 40    -	79	: 1 (0.1%) nets
[03/19 04:38:16     32s] 80    -	159	: 0 (0.0%) nets
[03/19 04:38:16     32s] 160   -	319	: 0 (0.0%) nets
[03/19 04:38:16     32s] 320   -	639	: 0 (0.0%) nets
[03/19 04:38:16     32s] 640   -	1279	: 0 (0.0%) nets
[03/19 04:38:16     32s] 1280  -	2559	: 0 (0.0%) nets
[03/19 04:38:16     32s] 2560  -	5119	: 0 (0.0%) nets
[03/19 04:38:16     32s] 5120+		: 0 (0.0%) nets
[03/19 04:38:16     32s] no activity file in design. spp won't run.
[03/19 04:38:16     32s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[03/19 04:38:16     32s] Processing tracks to init pin-track alignment.
[03/19 04:38:16     32s] z: 2, totalTracks: 1
[03/19 04:38:16     32s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/19 04:38:16     32s] Cell top_module LLGs are deleted
[03/19 04:38:16     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:16     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:16     32s] # Building top_module llgBox search-tree.
[03/19 04:38:16     32s] #std cell=1234 (0 fixed + 1234 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[03/19 04:38:16     32s] #ioInst=0 #net=1244 #term=4107 #term/net=3.30, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
[03/19 04:38:16     32s] stdCell: 1234 single + 0 double + 0 multi
[03/19 04:38:16     32s] Total standard cell length = 11.2080 (mm), area = 0.3362 (mm^2)
[03/19 04:38:16     32s] OPERPROF: Starting SiteArray-Init at level 1, MEM:1769.7M, EPOCH TIME: 1710841096.174510
[03/19 04:38:16     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:16     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:16     32s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:1769.7M, EPOCH TIME: 1710841096.174682
[03/19 04:38:16     32s] Max number of tech site patterns supported in site array is 256.
[03/19 04:38:16     32s] Core basic site is core
[03/19 04:38:16     32s] DP-Init: Signature of floorplan is 4cb3c69bf9a0b000. Signature of routing blockage is be8368d28a6c6e54.
[03/19 04:38:16     32s] After signature check, allow fast init is false, keep pre-filter is false.
[03/19 04:38:16     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/19 04:38:16     32s] Use non-trimmed site array because memory saving is not enough.
[03/19 04:38:16     32s] SiteArray: non-trimmed site array dimensions = 24 x 325
[03/19 04:38:16     32s] SiteArray: use 61,440 bytes
[03/19 04:38:16     32s] SiteArray: current memory after site array memory allocation 1769.8M
[03/19 04:38:16     32s] SiteArray: FP blocked sites are writable
[03/19 04:38:16     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x44635680): Create thread pool 0x7fba217f5988.
[03/19 04:38:16     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x44635680): 0 out of 1 thread pools are available.
[03/19 04:38:16     32s] Estimated cell power/ground rail width = 3.750 um
[03/19 04:38:16     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 04:38:16     32s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:1898.8M, EPOCH TIME: 1710841096.182731
[03/19 04:38:16     32s] Process 0 wires and vias for routing blockage analysis
[03/19 04:38:16     32s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.182822
[03/19 04:38:16     32s] SiteArray: number of non floorplan blocked sites for llg default is 7800
[03/19 04:38:16     32s] Atter site array init, number of instance map data is 0.
[03/19 04:38:16     32s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.008, MEM:1898.8M, EPOCH TIME: 1710841096.183138
[03/19 04:38:16     32s] 
[03/19 04:38:16     32s] Scanning PG Shapes for Pre-Colorizing...Done.
[03/19 04:38:16     32s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/19 04:38:16     32s]  Pre_CCE_Colorizing is not ON! (0:0:33:0)
[03/19 04:38:16     32s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.009, MEM:1898.8M, EPOCH TIME: 1710841096.183780
[03/19 04:38:16     32s] 
[03/19 04:38:16     32s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/19 04:38:16     32s]  Pre_CCE_Colorizing is not ON! (0:0:33:0)
[03/19 04:38:16     32s] Average module density = 0.599.
[03/19 04:38:16     32s] Density for the design = 0.599.
[03/19 04:38:16     32s]        = stdcell_area 4670 sites (336240 um^2) / alloc_area 7800 sites (561600 um^2).
[03/19 04:38:16     32s] Pin Density = 0.5265.
[03/19 04:38:16     32s]             = total # of pins 4107 / total area 7800.
[03/19 04:38:16     32s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:1898.8M, EPOCH TIME: 1710841096.184577
[03/19 04:38:16     32s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.184836
[03/19 04:38:16     32s] OPERPROF: Starting pre-place ADS at level 1, MEM:1898.8M, EPOCH TIME: 1710841096.184998
[03/19 04:38:16     32s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1898.8M, EPOCH TIME: 1710841096.185628
[03/19 04:38:16     32s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1898.8M, EPOCH TIME: 1710841096.185687
[03/19 04:38:16     32s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.185740
[03/19 04:38:16     32s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1898.8M, EPOCH TIME: 1710841096.185788
[03/19 04:38:16     32s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1898.8M, EPOCH TIME: 1710841096.185832
[03/19 04:38:16     32s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.185911
[03/19 04:38:16     32s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1898.8M, EPOCH TIME: 1710841096.185959
[03/19 04:38:16     32s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.186002
[03/19 04:38:16     32s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.186044
[03/19 04:38:16     32s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.186093
[03/19 04:38:16     32s] ADSU 0.599 -> 0.660. site 7800.000 -> 7080.000. GS 240.000
[03/19 04:38:16     32s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.002, MEM:1898.8M, EPOCH TIME: 1710841096.187214
[03/19 04:38:16     32s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:1898.8M, EPOCH TIME: 1710841096.187339
[03/19 04:38:16     32s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:1898.8M, EPOCH TIME: 1710841096.187468
[03/19 04:38:16     32s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.187515
[03/19 04:38:16     32s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.187559
[03/19 04:38:16     32s] Initial padding reaches pin density 1.039 for top
[03/19 04:38:16     32s] InitPadU 0.660 -> 0.950 for top
[03/19 04:38:16     32s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:1898.8M, EPOCH TIME: 1710841096.190196
[03/19 04:38:16     32s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.001, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.190299
[03/19 04:38:16     32s] OPERPROF: Starting Section-Head-Init at level 1, MEM:1898.8M, EPOCH TIME: 1710841096.190465
[03/19 04:38:16     32s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.190658
[03/19 04:38:16     32s] === lastAutoLevel = 6 
[03/19 04:38:16     32s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:1898.8M, EPOCH TIME: 1710841096.191308
[03/19 04:38:16     32s] no activity file in design. spp won't run.
[03/19 04:38:16     32s] [spp] 0
[03/19 04:38:16     32s] [adp] 0:1:1:3
[03/19 04:38:16     32s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:1898.8M, EPOCH TIME: 1710841096.191757
[03/19 04:38:16     32s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[03/19 04:38:16     32s] OPERPROF: Starting NP-MAIN at level 1, MEM:1898.8M, EPOCH TIME: 1710841096.192262
[03/19 04:38:17     32s] OPERPROF:   Starting NP-Place at level 2, MEM:1914.8M, EPOCH TIME: 1710841097.202969
[03/19 04:38:17     32s] Iteration  1: Total net bbox = 1.014e-10 (6.33e-11 3.81e-11)
[03/19 04:38:17     32s]               Est.  stn bbox = 1.070e-10 (6.65e-11 4.05e-11)
[03/19 04:38:17     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1915.8M
[03/19 04:38:17     32s] Iteration  2: Total net bbox = 1.014e-10 (6.33e-11 3.81e-11)
[03/19 04:38:17     32s]               Est.  stn bbox = 1.070e-10 (6.65e-11 4.05e-11)
[03/19 04:38:17     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1915.8M
[03/19 04:38:17     32s] exp_mt_sequential is set from setPlaceMode option to 1
[03/19 04:38:17     32s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/19 04:38:17     32s] place_exp_mt_interval set to default 32
[03/19 04:38:17     32s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/19 04:38:17     32s] Iteration  3: Total net bbox = 4.125e+01 (2.28e+01 1.85e+01)
[03/19 04:38:17     32s]               Est.  stn bbox = 5.032e+01 (2.73e+01 2.30e+01)
[03/19 04:38:17     32s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1935.0M
[03/19 04:38:18     33s] Iteration  4: Total net bbox = 1.238e+05 (6.73e+04 5.65e+04)
[03/19 04:38:18     33s]               Est.  stn bbox = 1.485e+05 (8.05e+04 6.80e+04)
[03/19 04:38:18     33s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1935.0M
[03/19 04:38:19     34s] Iteration  5: Total net bbox = 1.373e+05 (7.18e+04 6.55e+04)
[03/19 04:38:19     34s]               Est.  stn bbox = 1.662e+05 (8.69e+04 7.93e+04)
[03/19 04:38:19     34s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1935.0M
[03/19 04:38:19     34s] OPERPROF:   Finished NP-Place at level 2, CPU:1.961, REAL:2.180, MEM:1935.0M, EPOCH TIME: 1710841099.383438
[03/19 04:38:19     34s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.976, REAL:3.195, MEM:1935.0M, EPOCH TIME: 1710841099.387675
[03/19 04:38:19     34s] OPERPROF: Starting NP-MAIN at level 1, MEM:1935.0M, EPOCH TIME: 1710841099.389083
[03/19 04:38:19     34s] OPERPROF:   Starting NP-Place at level 2, MEM:1935.0M, EPOCH TIME: 1710841099.401695
[03/19 04:38:20     35s] Iteration  6: Total net bbox = 1.444e+05 (7.57e+04 6.87e+04)
[03/19 04:38:20     35s]               Est.  stn bbox = 1.737e+05 (9.12e+04 8.26e+04)
[03/19 04:38:20     35s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1952.8M
[03/19 04:38:20     35s] OPERPROF:   Finished NP-Place at level 2, CPU:0.859, REAL:0.951, MEM:1952.8M, EPOCH TIME: 1710841100.352723
[03/19 04:38:20     35s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.876, REAL:0.968, MEM:1952.8M, EPOCH TIME: 1710841100.356962
[03/19 04:38:20     35s] Legalizing MH Cells... 0 / 0 (level 4)
[03/19 04:38:20     35s] MH packer: No MH instances from GP
[03/19 04:38:20     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1952.8M, DRC: 0)
[03/19 04:38:20     35s] 0 (out of 0) MH cells were successfully legalized.
[03/19 04:38:20     35s] OPERPROF: Starting HUM-Estimate at level 1, MEM:1952.8M, EPOCH TIME: 1710841100.358557
[03/19 04:38:20     35s] Starting Early Global Route rough congestion estimation: mem = 1952.8M
[03/19 04:38:20     35s] <CMD> psp::embedded_egr_init_
[03/19 04:38:20     35s] (I)      Initializing eGR engine (rough)
[03/19 04:38:20     35s] Set min layer with default ( 2 )
[03/19 04:38:20     35s] Set max layer with default ( 127 )
[03/19 04:38:20     35s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:20     35s] Min route layer (adjusted) = 2
[03/19 04:38:20     35s] Max route layer (adjusted) = 3
[03/19 04:38:20     35s] (I)      Initializing eGR engine (rough)
[03/19 04:38:20     35s] Set min layer with default ( 2 )
[03/19 04:38:20     35s] Set max layer with default ( 127 )
[03/19 04:38:20     35s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:20     35s] Min route layer (adjusted) = 2
[03/19 04:38:20     35s] Max route layer (adjusted) = 3
[03/19 04:38:20     35s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1.89 MB )
[03/19 04:38:20     35s] (I)      Running eGR Rough flow
[03/19 04:38:20     35s] (I)      # wire layers (front) : 4
[03/19 04:38:20     35s] (I)      # wire layers (back)  : 0
[03/19 04:38:20     35s] (I)      min wire layer : 1
[03/19 04:38:20     35s] (I)      max wire layer : 3
[03/19 04:38:20     35s] (I)      # cut layers (front) : 3
[03/19 04:38:20     35s] (I)      # cut layers (back)  : 0
[03/19 04:38:20     35s] (I)      min cut layer : 1
[03/19 04:38:20     35s] (I)      max cut layer : 2
[03/19 04:38:20     35s] (I)      =============================== Layers ===============================
[03/19 04:38:20     35s] (I)      +----+----+---------+-------+--------+-------+-------+-------+-------+
[03/19 04:38:20     35s] (I)      |  Z | ID |    Name |  Type | #Masks | Extra | Width | Space | Pitch |
[03/19 04:38:20     35s] (I)      +----+----+---------+-------+--------+-------+-------+-------+-------+
[03/19 04:38:20     35s] (I)      |  0 |  0 |         |       |      1 |       |       |       |       |
[03/19 04:38:20     35s] (I)      | 33 |  0 |      cc |   cut |      1 |       |       |       |       |
[03/19 04:38:20     35s] (I)      |  1 |  1 |  metal1 |  wire |      1 |       |   900 |   900 |  3000 |
[03/19 04:38:20     35s] (I)      | 34 |  1 |     via |   cut |      1 |       |       |       |       |
[03/19 04:38:20     35s] (I)      |  2 |  2 |  metal2 |  wire |      1 |       |   900 |   900 |  2400 |
[03/19 04:38:20     35s] (I)      | 35 |  2 |    via2 |   cut |      1 |       |       |       |       |
[03/19 04:38:20     35s] (I)      |  3 |  3 |  metal3 |  wire |      1 |       |  1500 |   900 |  3000 |
[03/19 04:38:20     35s] (I)      +----+----+---------+-------+--------+-------+-------+-------+-------+
[03/19 04:38:20     35s] (I)      | 64 |    |   nwell | other |        |    MS |       |       |       |
[03/19 04:38:20     35s] (I)      | 65 |    | nactive | other |        |    MS |       |       |       |
[03/19 04:38:20     35s] (I)      | 66 |    | pactive | other |        |    MS |       |       |       |
[03/19 04:38:20     35s] (I)      +----+----+---------+-------+--------+-------+-------+-------+-------+
[03/19 04:38:20     35s] (I)      Started Import and model ( Curr Mem: 1.89 MB )
[03/19 04:38:20     35s] (I)      Default pattern map key = top_module_default.
[03/19 04:38:20     35s] (I)      == Non-default Options ==
[03/19 04:38:20     35s] (I)      Print mode                                         : 2
[03/19 04:38:20     35s] (I)      Stop if highly congested                           : false
[03/19 04:38:20     35s] (I)      Local connection modeling                          : true
[03/19 04:38:20     35s] (I)      Maximum routing layer                              : 3
[03/19 04:38:20     35s] (I)      Top routing layer                                  : 3
[03/19 04:38:20     35s] (I)      Assign partition pins                              : false
[03/19 04:38:20     35s] (I)      Support large GCell                                : true
[03/19 04:38:20     35s] (I)      Number of threads                                  : 1
[03/19 04:38:20     35s] (I)      Number of rows per GCell                           : 2
[03/19 04:38:20     35s] (I)      Max num rows per GCell                             : 32
[03/19 04:38:20     35s] (I)      Route tie net to shape                             : auto
[03/19 04:38:20     35s] (I)      Method to set GCell size                           : row
[03/19 04:38:20     35s] (I)      Tie hi/lo max distance                             : 300.000000
[03/19 04:38:20     35s] (I)      Counted 16 PG shapes. eGR will not process PG shapes layer by layer.
[03/19 04:38:20     35s] (I)      ============== Pin Summary ==============
[03/19 04:38:20     35s] (I)      +-------+--------+---------+------------+
[03/19 04:38:20     35s] (I)      | Layer | # pins | % total |      Group |
[03/19 04:38:20     35s] (I)      +-------+--------+---------+------------+
[03/19 04:38:20     35s] (I)      |     1 |   4070 |  100.00 |        Pin |
[03/19 04:38:20     35s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/19 04:38:20     35s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/19 04:38:20     35s] (I)      +-------+--------+---------+------------+
[03/19 04:38:20     35s] (I)      Use row-based GCell size
[03/19 04:38:20     35s] (I)      Use row-based GCell align
[03/19 04:38:20     35s] (I)      layer 0 area = 0
[03/19 04:38:20     35s] (I)      layer 1 area = 0
[03/19 04:38:20     35s] (I)      layer 2 area = 0
[03/19 04:38:20     35s] (I)      GCell unit size   : 30000
[03/19 04:38:20     35s] (I)      GCell multiplier  : 2
[03/19 04:38:20     35s] (I)      GCell row height  : 30000
[03/19 04:38:20     35s] (I)      Actual row height : 30000
[03/19 04:38:20     35s] (I)      GCell align ref   : 21600 21000
[03/19 04:38:20     35s] (I)      Track table information for default rule: 
[03/19 04:38:20     35s] (I)      metal1 has single uniform track structure
[03/19 04:38:20     35s] (I)      metal2 has single uniform track structure
[03/19 04:38:20     35s] (I)      metal3 has single uniform track structure
[03/19 04:38:20     35s] (I)      ============== Default via ===============
[03/19 04:38:20     35s] (I)      +---+------------------+-----------------+
[03/19 04:38:20     35s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/19 04:38:20     35s] (I)      +---+------------------+-----------------+
[03/19 04:38:20     35s] (I)      | 1 |    1  M2_M1      |    1  M2_M1     |
[03/19 04:38:20     35s] (I)      | 2 |    2  M3_M2      |    2  M3_M2     |
[03/19 04:38:20     35s] (I)      +---+------------------+-----------------+
[03/19 04:38:20     35s] (I)      Read 12 PG shapes
[03/19 04:38:20     35s] (I)      Read 0 clock shapes
[03/19 04:38:20     35s] (I)      Read 0 other shapes
[03/19 04:38:20     35s] (I)      #Routing Blockages  : 0
[03/19 04:38:20     35s] (I)      #Instance Blockages : 499
[03/19 04:38:20     35s] (I)      #PG Blockages       : 12
[03/19 04:38:20     35s] (I)      #Halo Blockages     : 0
[03/19 04:38:20     35s] (I)      #Boundary Blockages : 0
[03/19 04:38:20     35s] (I)      #Clock Blockages    : 0
[03/19 04:38:20     35s] (I)      #Other Blockages    : 0
[03/19 04:38:20     35s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/19 04:38:20     35s] (I)      Custom ignore net properties:
[03/19 04:38:20     35s] (I)      1 : NotLegal
[03/19 04:38:20     35s] (I)      Default ignore net properties:
[03/19 04:38:20     35s] (I)      1 : Special
[03/19 04:38:20     35s] (I)      2 : Analog
[03/19 04:38:20     35s] (I)      3 : Fixed
[03/19 04:38:20     35s] (I)      4 : Skipped
[03/19 04:38:20     35s] (I)      5 : MixedSignal
[03/19 04:38:20     35s] (I)      Prerouted net properties:
[03/19 04:38:20     35s] (I)      1 : NotLegal
[03/19 04:38:20     35s] (I)      2 : Special
[03/19 04:38:20     35s] (I)      3 : Analog
[03/19 04:38:20     35s] (I)      4 : Fixed
[03/19 04:38:20     35s] (I)      5 : Skipped
[03/19 04:38:20     35s] (I)      6 : MixedSignal
[03/19 04:38:20     35s] (I)      Early global route reroute all routable nets
[03/19 04:38:20     35s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/19 04:38:20     35s] (I)      Read 1241 nets ( ignored 0 )
[03/19 04:38:20     35s] (I)        Front-side 1241 ( ignored 0 )
[03/19 04:38:20     35s] (I)        Back-side  0 ( ignored 0 )
[03/19 04:38:20     35s] (I)        Both-side  0 ( ignored 0 )
[03/19 04:38:20     35s] (I)      early_global_route_priority property id does not exist.
[03/19 04:38:20     35s] (I)      Read Num Blocks=511  Num Prerouted Wires=0  Num CS=0
[03/19 04:38:20     35s] (I)      Layer 1 (V) : #blockages 511 : #preroutes 0
[03/19 04:38:20     35s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/19 04:38:20     35s] (I)      Number of ignored nets                =      0
[03/19 04:38:20     35s] (I)      Number of connected nets              =      0
[03/19 04:38:20     35s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/19 04:38:20     35s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/19 04:38:20     35s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/19 04:38:20     35s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/19 04:38:20     35s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/19 04:38:20     35s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/19 04:38:20     35s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/19 04:38:20     35s] (I)      Ndr track 0 does not exist
[03/19 04:38:20     35s] (I)      ---------------------Grid Graph Info--------------------
[03/19 04:38:20     35s] (I)      Routing area        : (0, 0) - (823200, 762000)
[03/19 04:38:20     35s] (I)      Core area           : (21600, 21000) - (801600, 741000)
[03/19 04:38:20     35s] (I)      Site width          :  2400  (dbu)
[03/19 04:38:20     35s] (I)      Row height          : 30000  (dbu)
[03/19 04:38:20     35s] (I)      GCell row height    : 30000  (dbu)
[03/19 04:38:20     35s] (I)      GCell width         : 60000  (dbu)
[03/19 04:38:20     35s] (I)      GCell height        : 60000  (dbu)
[03/19 04:38:20     35s] (I)      Grid                :    14    13     3
[03/19 04:38:20     35s] (I)      Layer numbers       :     1     2     3
[03/19 04:38:20     35s] (I)      Vertical capacity   :     0 60000     0
[03/19 04:38:20     35s] (I)      Horizontal capacity :     0     0 60000
[03/19 04:38:20     35s] (I)      Default wire width  :   900   900  1500
[03/19 04:38:20     35s] (I)      Default wire space  :   900   900   900
[03/19 04:38:20     35s] (I)      Default wire pitch  :  1800  1800  2400
[03/19 04:38:20     35s] (I)      Default pitch size  :  1800  2400  3000
[03/19 04:38:20     35s] (I)      First track coord   :  1500  1200  1500
[03/19 04:38:20     35s] (I)      Num tracks per GCell: 33.33 25.00 20.00
[03/19 04:38:20     35s] (I)      Total num of tracks :   254   343   254
[03/19 04:38:20     35s] (I)      Num of masks        :     1     1     1
[03/19 04:38:20     35s] (I)      Num of trim masks   :     0     0     0
[03/19 04:38:20     35s] (I)      --------------------------------------------------------
[03/19 04:38:20     35s] 
[03/19 04:38:20     35s] (I)      ============ Routing rule table ============
[03/19 04:38:20     35s] (I)      Rule id: 0  Nets: 1241
[03/19 04:38:20     35s] (I)      ========================================
[03/19 04:38:20     35s] (I)      
[03/19 04:38:20     35s] (I)      ======== NDR :  =========
[03/19 04:38:20     35s] (I)      +--------------+--------+
[03/19 04:38:20     35s] (I)      |           ID |      0 |
[03/19 04:38:20     35s] (I)      |         Name |        |
[03/19 04:38:20     35s] (I)      |      Default |    yes |
[03/19 04:38:20     35s] (I)      |  Clk Special |     no |
[03/19 04:38:20     35s] (I)      | Hard spacing |     no |
[03/19 04:38:20     35s] (I)      |    NDR track | (none) |
[03/19 04:38:20     35s] (I)      |      NDR via | (none) |
[03/19 04:38:20     35s] (I)      |  Extra space |      0 |
[03/19 04:38:20     35s] (I)      |      Shields |      0 |
[03/19 04:38:20     35s] (I)      |   Demand (H) |      1 |
[03/19 04:38:20     35s] (I)      |   Demand (V) |      1 |
[03/19 04:38:20     35s] (I)      |        #Nets |   1241 |
[03/19 04:38:20     35s] (I)      +--------------+--------+
[03/19 04:38:20     35s] (I)      +--------------------------------------------------------------------------------------+
[03/19 04:38:20     35s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/19 04:38:20     35s] (I)      +--------------------------------------------------------------------------------------+
[03/19 04:38:20     35s] (I)      | metal2    900      900   2400     2400      1      1      1    100    100        yes |
[03/19 04:38:20     35s] (I)      | metal3   1500      900   3000     3000      1      1      1    100    100        yes |
[03/19 04:38:20     35s] (I)      +--------------------------------------------------------------------------------------+
[03/19 04:38:20     35s] (I)      =============== Blocked Tracks ===============
[03/19 04:38:20     35s] (I)      +-------+---------+----------+---------------+
[03/19 04:38:20     35s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/19 04:38:20     35s] (I)      +-------+---------+----------+---------------+
[03/19 04:38:20     35s] (I)      |     1 |       0 |        0 |         0.00% |
[03/19 04:38:20     35s] (I)      |     2 |    4459 |      514 |        11.53% |
[03/19 04:38:20     35s] (I)      |     3 |    3556 |        0 |         0.00% |
[03/19 04:38:20     35s] (I)      +-------+---------+----------+---------------+
[03/19 04:38:20     35s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1.90 MB )
[03/19 04:38:20     35s] (I)      Reset routing kernel
[03/19 04:38:20     35s] (I)      numLocalWires=2232  numGlobalNetBranches=543  numLocalNetBranches=583
[03/19 04:38:20     35s] (I)      totalPins=4067  totalGlobalPin=2435 (59.87%)
[03/19 04:38:20     35s] (I)      total 2D Cap : 7664 = (3556 H, 4108 V)
[03/19 04:38:20     35s] (I)      total 2D Demand : 463 = (0 H, 463 V)
[03/19 04:38:20     35s] (I)      
[03/19 04:38:20     35s] (I)      ============  Phase 1a Route ============
[03/19 04:38:20     35s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/19 04:38:20     35s] (I)      Usage: 2940 = (1472 H, 1468 V) = (41.39% H, 35.74% V) = (8.832e+04um H, 8.808e+04um V)
[03/19 04:38:20     35s] (I)      
[03/19 04:38:20     35s] (I)      ============  Phase 1b Route ============
[03/19 04:38:20     35s] (I)      Usage: 2945 = (1476 H, 1469 V) = (41.51% H, 35.76% V) = (8.856e+04um H, 8.814e+04um V)
[03/19 04:38:20     35s] (I)      eGR overflow: 0.00% H + 1.09% V
[03/19 04:38:20     35s] 
[03/19 04:38:20     35s] (I)      Updating congestion map
[03/19 04:38:20     35s] (I)      Overflow after Early Global Route 0.00% H + 1.09% V
[03/19 04:38:20     35s] (I)      Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 1.90 MB )
[03/19 04:38:20     35s] <CMD> psp::embedded_egr_term_
[03/19 04:38:20     35s] Finished Early Global Route rough congestion estimation: mem = 1952.8M
[03/19 04:38:20     35s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.068, REAL:0.091, MEM:1952.8M, EPOCH TIME: 1710841100.449996
[03/19 04:38:20     35s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/19 04:38:20     35s] OPERPROF: Starting CDPad at level 1, MEM:1952.8M, EPOCH TIME: 1710841100.450147
[03/19 04:38:20     35s] CDPadU 0.950 -> 0.975. R=0.659, N=1234, GS=60.000
[03/19 04:38:20     35s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1952.8M, EPOCH TIME: 1710841100.459907
[03/19 04:38:20     35s] OPERPROF: Starting NP-MAIN at level 1, MEM:1952.8M, EPOCH TIME: 1710841100.460521
[03/19 04:38:20     35s] OPERPROF:   Starting NP-Place at level 2, MEM:1952.8M, EPOCH TIME: 1710841100.473147
[03/19 04:38:20     35s] OPERPROF:   Finished NP-Place at level 2, CPU:0.013, REAL:0.013, MEM:1954.6M, EPOCH TIME: 1710841100.486090
[03/19 04:38:20     35s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.030, REAL:0.030, MEM:1954.6M, EPOCH TIME: 1710841100.490292
[03/19 04:38:20     35s] Global placement CDP skipped at cutLevel 7.
[03/19 04:38:20     35s] Iteration  7: Total net bbox = 1.742e+05 (9.16e+04 8.26e+04)
[03/19 04:38:20     35s]               Est.  stn bbox = 2.035e+05 (1.07e+05 9.65e+04)
[03/19 04:38:20     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1954.6M
[03/19 04:38:20     35s] Iteration  8: Total net bbox = 1.742e+05 (9.16e+04 8.26e+04)
[03/19 04:38:20     35s]               Est.  stn bbox = 2.035e+05 (1.07e+05 9.65e+04)
[03/19 04:38:20     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1954.6M
[03/19 04:38:20     35s] Legalizing MH Cells... 0 / 0 (level 6)
[03/19 04:38:20     35s] MH packer: No MH instances from GP
[03/19 04:38:20     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1954.6M, DRC: 0)
[03/19 04:38:20     35s] 0 (out of 0) MH cells were successfully legalized.
[03/19 04:38:20     35s] OPERPROF: Starting NP-MAIN at level 1, MEM:1954.6M, EPOCH TIME: 1710841100.501763
[03/19 04:38:20     35s] OPERPROF:   Starting NP-Place at level 2, MEM:1954.6M, EPOCH TIME: 1710841100.513978
[03/19 04:38:21     36s] GP RA stats: MHOnly 0 nrInst 1234 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/19 04:38:23     38s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:1972.6M, EPOCH TIME: 1710841103.505346
[03/19 04:38:23     38s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:1972.6M, EPOCH TIME: 1710841103.505491
[03/19 04:38:23     38s] OPERPROF:   Finished NP-Place at level 2, CPU:2.763, REAL:2.992, MEM:1972.6M, EPOCH TIME: 1710841103.506287
[03/19 04:38:23     38s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.780, REAL:3.010, MEM:1956.6M, EPOCH TIME: 1710841103.511436
[03/19 04:38:23     38s] Iteration  9: Total net bbox = 1.834e+05 (9.72e+04 8.63e+04)
[03/19 04:38:23     38s]               Est.  stn bbox = 2.135e+05 (1.13e+05 1.01e+05)
[03/19 04:38:23     38s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1956.6M
[03/19 04:38:23     38s] [adp] clock
[03/19 04:38:23     38s] [adp] weight, nr nets, wire length
[03/19 04:38:23     38s] [adp]      0        0  0.000000
[03/19 04:38:23     38s] [adp] data
[03/19 04:38:23     38s] [adp] weight, nr nets, wire length
[03/19 04:38:23     38s] [adp]      0     1244  183415.895000
[03/19 04:38:23     38s] [adp] 0.000000|0.000000|0.000000
[03/19 04:38:23     38s] Iteration 10: Total net bbox = 1.834e+05 (9.72e+04 8.63e+04)
[03/19 04:38:23     38s]               Est.  stn bbox = 2.135e+05 (1.13e+05 1.01e+05)
[03/19 04:38:23     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1956.6M
[03/19 04:38:23     38s] *** cost = 1.834e+05 (9.72e+04 8.63e+04) (cpu for global=0:00:05.8) real=0:00:07.0***
[03/19 04:38:23     38s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:1956.6M, EPOCH TIME: 1710841103.524868
[03/19 04:38:23     38s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:1956.6M, EPOCH TIME: 1710841103.524946
[03/19 04:38:23     38s] Saved padding area to DB
[03/19 04:38:23     38s] Cell top_module LLGs are deleted
[03/19 04:38:23     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:23     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:23     38s] # Resetting pin-track-align track data.
[03/19 04:38:23     38s] Solver runtime cpu: 0:00:05.5 real: 0:00:06.0
[03/19 04:38:23     38s] Core Placement runtime cpu: 0:00:05.7 real: 0:00:07.0
[03/19 04:38:23     38s] <CMD> scanReorder
[03/19 04:38:23     38s] Begin: Reorder Scan Chains
[03/19 04:38:23     38s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/19 04:38:23     38s] Type 'man IMPSP-9025' for more detail.
[03/19 04:38:23     38s] End: Reorder Scan Chains
[03/19 04:38:23     38s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:1956.6M, EPOCH TIME: 1710841103.529073
[03/19 04:38:23     38s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1956.6M, EPOCH TIME: 1710841103.529314
[03/19 04:38:23     38s] Processing tracks to init pin-track alignment.
[03/19 04:38:23     38s] z: 2, totalTracks: 1
[03/19 04:38:23     38s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/19 04:38:23     38s] Cell top_module LLGs are deleted
[03/19 04:38:23     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:23     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:23     38s] # Building top_module llgBox search-tree.
[03/19 04:38:23     38s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:1956.6M, EPOCH TIME: 1710841103.531800
[03/19 04:38:23     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:23     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:23     38s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:1956.6M, EPOCH TIME: 1710841103.532059
[03/19 04:38:23     38s] Max number of tech site patterns supported in site array is 256.
[03/19 04:38:23     38s] Core basic site is core
[03/19 04:38:23     38s] After signature check, allow fast init is true, keep pre-filter is true.
[03/19 04:38:23     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/19 04:38:23     38s] Fast DP-INIT is on for default
[03/19 04:38:23     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 04:38:23     38s] Atter site array init, number of instance map data is 0.
[03/19 04:38:23     38s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.002, REAL:0.002, MEM:1956.6M, EPOCH TIME: 1710841103.534087
[03/19 04:38:23     38s] 
[03/19 04:38:23     38s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/19 04:38:23     38s]  Pre_CCE_Colorizing is not ON! (0:0:33:0)
[03/19 04:38:23     38s] OPERPROF:       Starting CMU at level 4, MEM:1956.6M, EPOCH TIME: 1710841103.534587
[03/19 04:38:23     38s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1956.6M, EPOCH TIME: 1710841103.535117
[03/19 04:38:23     38s] 
[03/19 04:38:23     38s] Bad Lib Cell Checking (CMU) is done! (0)
[03/19 04:38:23     38s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.004, REAL:0.004, MEM:1956.6M, EPOCH TIME: 1710841103.535616
[03/19 04:38:23     38s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:1956.6M, EPOCH TIME: 1710841103.535703
[03/19 04:38:23     38s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:1956.6M, EPOCH TIME: 1710841103.535899
[03/19 04:38:23     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1956.6MB).
[03/19 04:38:23     38s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1956.6M, EPOCH TIME: 1710841103.537197
[03/19 04:38:23     38s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.008, REAL:0.008, MEM:1956.6M, EPOCH TIME: 1710841103.537280
[03/19 04:38:23     38s] TDRefine: refinePlace mode is spiral
[03/19 04:38:23     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1301455.1
[03/19 04:38:23     38s] OPERPROF: Starting Refine-Place at level 1, MEM:1956.6M, EPOCH TIME: 1710841103.537500
[03/19 04:38:23     38s] *** Starting refinePlace (0:00:38.1 mem=1956.6M) ***
[03/19 04:38:23     38s] Total net bbox length = 1.834e+05 (9.717e+04 8.625e+04) (ext = 2.874e+04)
[03/19 04:38:23     38s] 
[03/19 04:38:23     38s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/19 04:38:23     38s]  Pre_CCE_Colorizing is not ON! (0:0:33:0)
[03/19 04:38:23     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/19 04:38:23     38s] (I)      Default pattern map key = top_module_default.
[03/19 04:38:23     38s] Set min layer with default ( 2 )
[03/19 04:38:23     38s] Set max layer with default ( 127 )
[03/19 04:38:23     38s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:23     38s] Min route layer (adjusted) = 2
[03/19 04:38:23     38s] Max route layer (adjusted) = 3
[03/19 04:38:23     38s] (I)      Default pattern map key = top_module_default.
[03/19 04:38:23     38s] Set min layer with default ( 2 )
[03/19 04:38:23     38s] Set max layer with default ( 127 )
[03/19 04:38:23     38s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:23     38s] Min route layer (adjusted) = 2
[03/19 04:38:23     38s] Max route layer (adjusted) = 3
[03/19 04:38:23     38s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:1956.6M, EPOCH TIME: 1710841103.550822
[03/19 04:38:23     38s] Starting refinePlace ...
[03/19 04:38:23     38s] (I)      Default pattern map key = top_module_default.
[03/19 04:38:23     38s] Set min layer with default ( 2 )
[03/19 04:38:23     38s] Set max layer with default ( 127 )
[03/19 04:38:23     38s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:23     38s] Min route layer (adjusted) = 2
[03/19 04:38:23     38s] Max route layer (adjusted) = 3
[03/19 04:38:23     38s] (I)      Default pattern map key = top_module_default.
[03/19 04:38:23     38s] Set min layer with default ( 2 )
[03/19 04:38:23     38s] Set max layer with default ( 127 )
[03/19 04:38:23     38s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:23     38s] Min route layer (adjusted) = 2
[03/19 04:38:23     38s] Max route layer (adjusted) = 3
[03/19 04:38:23     38s] DDP initSite1 nrRow 24 nrJob 24
[03/19 04:38:23     38s] DDP markSite nrRow 24 nrJob 24
[03/19 04:38:23     38s] ** Cut row section cpu time 0:00:00.0.
[03/19 04:38:23     38s]  ** Cut row section real time 0:00:00.0.
[03/19 04:38:23     38s]    Spread Effort: high, standalone mode, useDDP on.
[03/19 04:38:23     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1956.6MB) @(0:00:38.1 - 0:00:38.1).
[03/19 04:38:23     38s] Move report: preRPlace moves 1234 insts, mean move: 1.13 um, max move: 14.20 um 
[03/19 04:38:23     38s] 	Max move on inst (U48): (204.11, 636.92) --> (204.00, 651.00)
[03/19 04:38:23     38s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X2
[03/19 04:38:23     38s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:1956.6M, EPOCH TIME: 1710841103.583756
[03/19 04:38:23     38s] Tweakage: fix icg 1, fix clk 0.
[03/19 04:38:23     38s] Tweakage: density cost 0, scale 0.4.
[03/19 04:38:23     38s] Tweakage: activity cost 0, scale 1.0.
[03/19 04:38:23     38s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:1956.6M, EPOCH TIME: 1710841103.588492
[03/19 04:38:23     38s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:1956.6M, EPOCH TIME: 1710841103.589766
[03/19 04:38:23     38s] Tweakage swap 0 pairs.
[03/19 04:38:23     38s] Tweakage perm 0 insts, flip 0 insts.
[03/19 04:38:23     38s] Tweakage perm 0 insts, flip 0 insts.
[03/19 04:38:23     38s] Tweakage swap 0 pairs.
[03/19 04:38:23     38s] Tweakage swap 30 pairs.
[03/19 04:38:23     38s] Tweakage perm 0 insts, flip 0 insts.
[03/19 04:38:23     38s] Tweakage perm 0 insts, flip 0 insts.
[03/19 04:38:23     38s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.310, REAL:0.311, MEM:2972.6M, EPOCH TIME: 1710841103.900560
[03/19 04:38:23     38s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.311, REAL:0.312, MEM:2972.6M, EPOCH TIME: 1710841103.900864
[03/19 04:38:23     38s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.335, REAL:0.337, MEM:2049.6M, EPOCH TIME: 1710841103.920437
[03/19 04:38:23     38s] Move report: Congestion aware Tweak moves 60 insts, mean move: 29.96 um, max move: 73.20 um 
[03/19 04:38:23     38s] 	Max move on inst (U132): (679.20, 471.00) --> (636.00, 441.00)
[03/19 04:38:23     38s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=2049.6mb) @(0:00:38.1 - 0:00:38.5).
[03/19 04:38:23     38s] 
[03/19 04:38:23     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/19 04:38:23     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/19 04:38:23     38s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/19 04:38:23     38s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/19 04:38:23     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2017.6MB) @(0:00:38.5 - 0:00:38.5).
[03/19 04:38:23     38s] Move report: Detail placement moves 1234 insts, mean move: 2.54 um, max move: 72.67 um 
[03/19 04:38:23     38s] 	Max move on inst (U132): (678.70, 470.97) --> (636.00, 441.00)
[03/19 04:38:23     38s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2017.6MB
[03/19 04:38:23     38s] Statistics of distance of Instance movement in refine placement:
[03/19 04:38:23     38s]   maximum (X+Y) =        72.67 um
[03/19 04:38:23     38s]   inst (U132) with max move: (678.704, 470.967) -> (636, 441)
[03/19 04:38:23     38s]   mean    (X+Y) =         2.54 um
[03/19 04:38:23     38s] Summary Report:
[03/19 04:38:23     38s] Instances move: 1234 (out of 1234 movable)
[03/19 04:38:23     38s] Instances flipped: 0
[03/19 04:38:23     38s] Mean displacement: 2.54 um
[03/19 04:38:23     38s] Max displacement: 72.67 um (Instance: U132) (678.704, 470.967) -> (636, 441)
[03/19 04:38:23     38s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX2
[03/19 04:38:23     38s] 	Violation at original loc: Overlapping with other instance
[03/19 04:38:23     38s] Total instances moved : 1234
[03/19 04:38:23     38s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.453, REAL:0.446, MEM:2017.6M, EPOCH TIME: 1710841103.996425
[03/19 04:38:23     38s] Total net bbox length = 1.838e+05 (9.744e+04 8.637e+04) (ext = 2.884e+04)
[03/19 04:38:23     38s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2017.6MB
[03/19 04:38:23     38s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2017.6MB) @(0:00:38.1 - 0:00:38.5).
[03/19 04:38:23     38s] *** Finished refinePlace (0:00:38.5 mem=2017.6M) ***
[03/19 04:38:23     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1301455.1
[03/19 04:38:23     38s] OPERPROF: Finished Refine-Place at level 1, CPU:0.468, REAL:0.461, MEM:2017.6M, EPOCH TIME: 1710841103.998803
[03/19 04:38:23     38s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2017.6M, EPOCH TIME: 1710841103.998993
[03/19 04:38:23     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1234).
[03/19 04:38:23     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] Cell top_module LLGs are deleted
[03/19 04:38:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] # Resetting pin-track-align track data.
[03/19 04:38:24     38s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.005, MEM:2011.6M, EPOCH TIME: 1710841104.003584
[03/19 04:38:24     38s] *** End of Placement (cpu=0:00:06.3, real=0:00:08.0, mem=2011.6M) ***
[03/19 04:38:24     38s] Processing tracks to init pin-track alignment.
[03/19 04:38:24     38s] z: 2, totalTracks: 1
[03/19 04:38:24     38s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/19 04:38:24     38s] Cell top_module LLGs are deleted
[03/19 04:38:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] # Building top_module llgBox search-tree.
[03/19 04:38:24     38s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2011.6M, EPOCH TIME: 1710841104.005964
[03/19 04:38:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2011.6M, EPOCH TIME: 1710841104.006109
[03/19 04:38:24     38s] Max number of tech site patterns supported in site array is 256.
[03/19 04:38:24     38s] Core basic site is core
[03/19 04:38:24     38s] After signature check, allow fast init is true, keep pre-filter is true.
[03/19 04:38:24     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/19 04:38:24     38s] Fast DP-INIT is on for default
[03/19 04:38:24     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 04:38:24     38s] Atter site array init, number of instance map data is 0.
[03/19 04:38:24     38s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.002, REAL:0.002, MEM:2011.6M, EPOCH TIME: 1710841104.008150
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/19 04:38:24     38s]  Pre_CCE_Colorizing is not ON! (0:0:33:0)
[03/19 04:38:24     38s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.003, MEM:2011.6M, EPOCH TIME: 1710841104.008929
[03/19 04:38:24     38s] default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
[03/19 04:38:24     38s] Density distribution unevenness ratio = 1.532%
[03/19 04:38:24     38s] Density distribution unevenness ratio (U70) = 0.000%
[03/19 04:38:24     38s] Density distribution unevenness ratio (U80) = 0.000%
[03/19 04:38:24     38s] Density distribution unevenness ratio (U90) = 0.000%
[03/19 04:38:24     38s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2011.6M, EPOCH TIME: 1710841104.011039
[03/19 04:38:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] Cell top_module LLGs are deleted
[03/19 04:38:24     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:24     38s] # Resetting pin-track-align track data.
[03/19 04:38:24     38s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2011.6M, EPOCH TIME: 1710841104.013361
[03/19 04:38:24     38s] <CMD> setDelayCalMode -engine aae
[03/19 04:38:24     38s] <CMD> all_setup_analysis_views
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[03/19 04:38:24     38s] <CMD> get_ccopt_clock_trees *
[03/19 04:38:24     38s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -place_global_exp_heterogeneous_3d_placement
[03/19 04:38:24     38s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -timingEffort
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -place_detail_refinePlace_v3
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -place_detail_refinePlace_v2
[03/19 04:38:24     38s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:24     38s] <CMD> all_setup_analysis_views
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[03/19 04:38:24     38s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -improveWithPsp
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[03/19 04:38:24     38s] <CMD> getPlaceMode -congRepair -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -fp -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[03/19 04:38:24     38s] <CMD> getPlaceMode -user -congRepairMaxIter
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[03/19 04:38:24     38s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[03/19 04:38:24     38s] <CMD> setPlaceMode -congRepairMaxIter 1
[03/19 04:38:24     38s] <CMD> getPlaceMode -quickCTS -quiet
[03/19 04:38:24     38s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/19 04:38:24     38s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[03/19 04:38:24     38s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[03/19 04:38:24     38s] <CMD> ::goMC::is_advanced_metrics_collection_running
[03/19 04:38:24     38s] <CMD> congRepair
[03/19 04:38:24     38s] Info: Disable timing driven in postCTS congRepair.
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] Starting congRepair ...
[03/19 04:38:24     38s] User Input Parameters:
[03/19 04:38:24     38s] - Congestion Driven    : On
[03/19 04:38:24     38s] - Timing Driven        : Off
[03/19 04:38:24     38s] - Area-Violation Based : On
[03/19 04:38:24     38s] - Start Rollback Level : -5
[03/19 04:38:24     38s] - Legalized            : On
[03/19 04:38:24     38s] - Window Based         : Off
[03/19 04:38:24     38s] - eDen incr mode       : Off
[03/19 04:38:24     38s] - Small incr mode      : Off
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2011.6M, EPOCH TIME: 1710841104.038814
[03/19 04:38:24     38s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2011.6M, EPOCH TIME: 1710841104.038939
[03/19 04:38:24     38s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[03/19 04:38:24     38s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2011.6M, EPOCH TIME: 1710841104.039201
[03/19 04:38:24     38s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.009, MEM:2011.6M, EPOCH TIME: 1710841104.047953
[03/19 04:38:24     38s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2011.6M, EPOCH TIME: 1710841104.048096
[03/19 04:38:24     38s] Starting Early Global Route congestion estimation: mem = 2011.6M
[03/19 04:38:24     38s] (I)      Initializing eGR engine (regular)
[03/19 04:38:24     38s] Set min layer with default ( 2 )
[03/19 04:38:24     38s] Set max layer with default ( 127 )
[03/19 04:38:24     38s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:24     38s] Min route layer (adjusted) = 2
[03/19 04:38:24     38s] Max route layer (adjusted) = 3
[03/19 04:38:24     38s] (I)      Initializing eGR engine (regular)
[03/19 04:38:24     38s] Set min layer with default ( 2 )
[03/19 04:38:24     38s] Set max layer with default ( 127 )
[03/19 04:38:24     38s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:24     38s] Min route layer (adjusted) = 2
[03/19 04:38:24     38s] Max route layer (adjusted) = 3
[03/19 04:38:24     38s] (I)      Started Early Global Route kernel ( Curr Mem: 1.88 MB )
[03/19 04:38:24     38s] (I)      Running eGR Regular flow
[03/19 04:38:24     38s] (I)      # wire layers (front) : 4
[03/19 04:38:24     38s] (I)      # wire layers (back)  : 0
[03/19 04:38:24     38s] (I)      min wire layer : 1
[03/19 04:38:24     38s] (I)      max wire layer : 3
[03/19 04:38:24     38s] (I)      # cut layers (front) : 3
[03/19 04:38:24     38s] (I)      # cut layers (back)  : 0
[03/19 04:38:24     38s] (I)      min cut layer : 1
[03/19 04:38:24     38s] (I)      max cut layer : 2
[03/19 04:38:24     38s] (I)      =============================== Layers ===============================
[03/19 04:38:24     38s] (I)      +----+----+---------+-------+--------+-------+-------+-------+-------+
[03/19 04:38:24     38s] (I)      |  Z | ID |    Name |  Type | #Masks | Extra | Width | Space | Pitch |
[03/19 04:38:24     38s] (I)      +----+----+---------+-------+--------+-------+-------+-------+-------+
[03/19 04:38:24     38s] (I)      |  0 |  0 |         |       |      1 |       |       |       |       |
[03/19 04:38:24     38s] (I)      | 33 |  0 |      cc |   cut |      1 |       |       |       |       |
[03/19 04:38:24     38s] (I)      |  1 |  1 |  metal1 |  wire |      1 |       |   900 |   900 |  3000 |
[03/19 04:38:24     38s] (I)      | 34 |  1 |     via |   cut |      1 |       |       |       |       |
[03/19 04:38:24     38s] (I)      |  2 |  2 |  metal2 |  wire |      1 |       |   900 |   900 |  2400 |
[03/19 04:38:24     38s] (I)      | 35 |  2 |    via2 |   cut |      1 |       |       |       |       |
[03/19 04:38:24     38s] (I)      |  3 |  3 |  metal3 |  wire |      1 |       |  1500 |   900 |  3000 |
[03/19 04:38:24     38s] (I)      +----+----+---------+-------+--------+-------+-------+-------+-------+
[03/19 04:38:24     38s] (I)      | 64 |    |   nwell | other |        |    MS |       |       |       |
[03/19 04:38:24     38s] (I)      | 65 |    | nactive | other |        |    MS |       |       |       |
[03/19 04:38:24     38s] (I)      | 66 |    | pactive | other |        |    MS |       |       |       |
[03/19 04:38:24     38s] (I)      +----+----+---------+-------+--------+-------+-------+-------+-------+
[03/19 04:38:24     38s] (I)      Started Import and model ( Curr Mem: 1.88 MB )
[03/19 04:38:24     38s] (I)      Default pattern map key = top_module_default.
[03/19 04:38:24     38s] (I)      == Non-default Options ==
[03/19 04:38:24     38s] (I)      Maximum routing layer                              : 3
[03/19 04:38:24     38s] (I)      Top routing layer                                  : 3
[03/19 04:38:24     38s] (I)      Number of threads                                  : 1
[03/19 04:38:24     38s] (I)      Route tie net to shape                             : auto
[03/19 04:38:24     38s] (I)      Use non-blocking free Dbs wires                    : false
[03/19 04:38:24     38s] (I)      Method to set GCell size                           : row
[03/19 04:38:24     38s] (I)      Tie hi/lo max distance                             : 300.000000
[03/19 04:38:24     38s] (I)      Counted 16 PG shapes. eGR will not process PG shapes layer by layer.
[03/19 04:38:24     38s] (I)      ============== Pin Summary ==============
[03/19 04:38:24     38s] (I)      +-------+--------+---------+------------+
[03/19 04:38:24     38s] (I)      | Layer | # pins | % total |      Group |
[03/19 04:38:24     38s] (I)      +-------+--------+---------+------------+
[03/19 04:38:24     38s] (I)      |     1 |   4072 |  100.00 |        Pin |
[03/19 04:38:24     38s] (I)      |     2 |      0 |    0.00 | Pin access |
[03/19 04:38:24     38s] (I)      |     3 |      0 |    0.00 | Pin access |
[03/19 04:38:24     38s] (I)      +-------+--------+---------+------------+
[03/19 04:38:24     38s] (I)      Use row-based GCell size
[03/19 04:38:24     38s] (I)      Use row-based GCell align
[03/19 04:38:24     38s] (I)      layer 0 area = 0
[03/19 04:38:24     38s] (I)      layer 1 area = 0
[03/19 04:38:24     38s] (I)      layer 2 area = 0
[03/19 04:38:24     38s] (I)      GCell unit size   : 30000
[03/19 04:38:24     38s] (I)      GCell multiplier  : 1
[03/19 04:38:24     38s] (I)      GCell row height  : 30000
[03/19 04:38:24     38s] (I)      Actual row height : 30000
[03/19 04:38:24     38s] (I)      GCell align ref   : 21600 21000
[03/19 04:38:24     38s] [NR-eGR] Track table information for default rule: 
[03/19 04:38:24     38s] [NR-eGR] metal1 has single uniform track structure
[03/19 04:38:24     38s] [NR-eGR] metal2 has single uniform track structure
[03/19 04:38:24     38s] [NR-eGR] metal3 has single uniform track structure
[03/19 04:38:24     38s] (I)      ============== Default via ===============
[03/19 04:38:24     38s] (I)      +---+------------------+-----------------+
[03/19 04:38:24     38s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/19 04:38:24     38s] (I)      +---+------------------+-----------------+
[03/19 04:38:24     38s] (I)      | 1 |    1  M2_M1      |    1  M2_M1     |
[03/19 04:38:24     38s] (I)      | 2 |    2  M3_M2      |    2  M3_M2     |
[03/19 04:38:24     38s] (I)      +---+------------------+-----------------+
[03/19 04:38:24     38s] [NR-eGR] Read 12 PG shapes
[03/19 04:38:24     38s] [NR-eGR] Read 0 clock shapes
[03/19 04:38:24     38s] [NR-eGR] Read 0 other shapes
[03/19 04:38:24     38s] [NR-eGR] #Routing Blockages  : 0
[03/19 04:38:24     38s] [NR-eGR] #Instance Blockages : 499
[03/19 04:38:24     38s] [NR-eGR] #PG Blockages       : 12
[03/19 04:38:24     38s] [NR-eGR] #Halo Blockages     : 0
[03/19 04:38:24     38s] [NR-eGR] #Boundary Blockages : 0
[03/19 04:38:24     38s] [NR-eGR] #Clock Blockages    : 0
[03/19 04:38:24     38s] [NR-eGR] #Other Blockages    : 0
[03/19 04:38:24     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/19 04:38:24     38s] (I)      Custom ignore net properties:
[03/19 04:38:24     38s] (I)      1 : NotLegal
[03/19 04:38:24     38s] (I)      Default ignore net properties:
[03/19 04:38:24     38s] (I)      1 : Special
[03/19 04:38:24     38s] (I)      2 : Analog
[03/19 04:38:24     38s] (I)      3 : Fixed
[03/19 04:38:24     38s] (I)      4 : Skipped
[03/19 04:38:24     38s] (I)      5 : MixedSignal
[03/19 04:38:24     38s] (I)      Prerouted net properties:
[03/19 04:38:24     38s] (I)      1 : NotLegal
[03/19 04:38:24     38s] (I)      2 : Special
[03/19 04:38:24     38s] (I)      3 : Analog
[03/19 04:38:24     38s] (I)      4 : Fixed
[03/19 04:38:24     38s] (I)      5 : Skipped
[03/19 04:38:24     38s] (I)      6 : MixedSignal
[03/19 04:38:24     38s] [NR-eGR] Early global route reroute all routable nets
[03/19 04:38:24     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/19 04:38:24     38s] [NR-eGR] Read 1241 nets ( ignored 0 )
[03/19 04:38:24     38s] (I)        Front-side 1241 ( ignored 0 )
[03/19 04:38:24     38s] (I)        Back-side  0 ( ignored 0 )
[03/19 04:38:24     38s] (I)        Both-side  0 ( ignored 0 )
[03/19 04:38:24     38s] (I)      early_global_route_priority property id does not exist.
[03/19 04:38:24     38s] (I)      Read Num Blocks=511  Num Prerouted Wires=0  Num CS=0
[03/19 04:38:24     38s] (I)      Layer 1 (V) : #blockages 511 : #preroutes 0
[03/19 04:38:24     38s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[03/19 04:38:24     38s] (I)      Number of ignored nets                =      0
[03/19 04:38:24     38s] (I)      Number of connected nets              =      0
[03/19 04:38:24     38s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/19 04:38:24     38s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/19 04:38:24     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/19 04:38:24     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/19 04:38:24     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/19 04:38:24     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/19 04:38:24     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/19 04:38:24     38s] (I)      Ndr track 0 does not exist
[03/19 04:38:24     38s] (I)      ---------------------Grid Graph Info--------------------
[03/19 04:38:24     38s] (I)      Routing area        : (0, 0) - (823200, 762000)
[03/19 04:38:24     38s] (I)      Core area           : (21600, 21000) - (801600, 741000)
[03/19 04:38:24     38s] (I)      Site width          :  2400  (dbu)
[03/19 04:38:24     38s] (I)      Row height          : 30000  (dbu)
[03/19 04:38:24     38s] (I)      GCell row height    : 30000  (dbu)
[03/19 04:38:24     38s] (I)      GCell width         : 30000  (dbu)
[03/19 04:38:24     38s] (I)      GCell height        : 30000  (dbu)
[03/19 04:38:24     38s] (I)      Grid                :    27    25     3
[03/19 04:38:24     38s] (I)      Layer numbers       :     1     2     3
[03/19 04:38:24     38s] (I)      Vertical capacity   :     0 30000     0
[03/19 04:38:24     38s] (I)      Horizontal capacity :     0     0 30000
[03/19 04:38:24     38s] (I)      Default wire width  :   900   900  1500
[03/19 04:38:24     38s] (I)      Default wire space  :   900   900   900
[03/19 04:38:24     38s] (I)      Default wire pitch  :  1800  1800  2400
[03/19 04:38:24     38s] (I)      Default pitch size  :  1800  2400  3000
[03/19 04:38:24     38s] (I)      First track coord   :  1500  1200  1500
[03/19 04:38:24     38s] (I)      Num tracks per GCell: 16.67 12.50 10.00
[03/19 04:38:24     38s] (I)      Total num of tracks :   254   343   254
[03/19 04:38:24     38s] (I)      Num of masks        :     1     1     1
[03/19 04:38:24     38s] (I)      Num of trim masks   :     0     0     0
[03/19 04:38:24     38s] (I)      --------------------------------------------------------
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] [NR-eGR] ============ Routing rule table ============
[03/19 04:38:24     38s] [NR-eGR] Rule id: 0  Nets: 1241
[03/19 04:38:24     38s] [NR-eGR] ========================================
[03/19 04:38:24     38s] [NR-eGR] 
[03/19 04:38:24     38s] (I)      ======== NDR :  =========
[03/19 04:38:24     38s] (I)      +--------------+--------+
[03/19 04:38:24     38s] (I)      |           ID |      0 |
[03/19 04:38:24     38s] (I)      |         Name |        |
[03/19 04:38:24     38s] (I)      |      Default |    yes |
[03/19 04:38:24     38s] (I)      |  Clk Special |     no |
[03/19 04:38:24     38s] (I)      | Hard spacing |     no |
[03/19 04:38:24     38s] (I)      |    NDR track | (none) |
[03/19 04:38:24     38s] (I)      |      NDR via | (none) |
[03/19 04:38:24     38s] (I)      |  Extra space |      0 |
[03/19 04:38:24     38s] (I)      |      Shields |      0 |
[03/19 04:38:24     38s] (I)      |   Demand (H) |      1 |
[03/19 04:38:24     38s] (I)      |   Demand (V) |      1 |
[03/19 04:38:24     38s] (I)      |        #Nets |   1241 |
[03/19 04:38:24     38s] (I)      +--------------+--------+
[03/19 04:38:24     38s] (I)      +--------------------------------------------------------------------------------------+
[03/19 04:38:24     38s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[03/19 04:38:24     38s] (I)      +--------------------------------------------------------------------------------------+
[03/19 04:38:24     38s] (I)      | metal2    900      900   2400     2400      1      1      1    100    100        yes |
[03/19 04:38:24     38s] (I)      | metal3   1500      900   3000     3000      1      1      1    100    100        yes |
[03/19 04:38:24     38s] (I)      +--------------------------------------------------------------------------------------+
[03/19 04:38:24     38s] (I)      =============== Blocked Tracks ===============
[03/19 04:38:24     38s] (I)      +-------+---------+----------+---------------+
[03/19 04:38:24     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/19 04:38:24     38s] (I)      +-------+---------+----------+---------------+
[03/19 04:38:24     38s] (I)      |     1 |       0 |        0 |         0.00% |
[03/19 04:38:24     38s] (I)      |     2 |    8575 |      593 |         6.92% |
[03/19 04:38:24     38s] (I)      |     3 |    6858 |        0 |         0.00% |
[03/19 04:38:24     38s] (I)      +-------+---------+----------+---------------+
[03/19 04:38:24     38s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1.89 MB )
[03/19 04:38:24     38s] (I)      Reset routing kernel
[03/19 04:38:24     38s] (I)      Started Global Routing ( Curr Mem: 1.89 MB )
[03/19 04:38:24     38s] (I)      totalPins=4069  totalGlobalPin=3488 (85.72%)
[03/19 04:38:24     38s] (I)      ================= Net Group Info =================
[03/19 04:38:24     38s] (I)      +----+----------------+--------------+-----------+
[03/19 04:38:24     38s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[03/19 04:38:24     38s] (I)      +----+----------------+--------------+-----------+
[03/19 04:38:24     38s] (I)      |  1 |           1241 |    metal2(2) | metal3(3) |
[03/19 04:38:24     38s] (I)      +----+----------------+--------------+-----------+
[03/19 04:38:24     38s] (I)      total 2D Cap : 14896 = (6858 H, 8038 V)
[03/19 04:38:24     38s] (I)      total 2D Demand : 366 = (0 H, 366 V)
[03/19 04:38:24     38s] [NR-eGR] Layer group 1: route 1241 net(s) in layer range [2, 3]
[03/19 04:38:24     38s] (I)      
[03/19 04:38:24     38s] (I)      ============  Phase 1a Route ============
[03/19 04:38:24     38s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/19 04:38:24     38s] (I)      Usage: 6179 = (3177 H, 3002 V) = (46.33% H, 37.35% V) = (9.531e+04um H, 9.006e+04um V)
[03/19 04:38:24     38s] (I)      
[03/19 04:38:24     38s] (I)      ============  Phase 1b Route ============
[03/19 04:38:24     38s] (I)      Usage: 6182 = (3177 H, 3005 V) = (46.33% H, 37.38% V) = (9.531e+04um H, 9.015e+04um V)
[03/19 04:38:24     38s] (I)      Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 1.854600e+05um
[03/19 04:38:24     38s] (I)      Congestion metric : 0.00%H 0.16%V, 0.16%HV
[03/19 04:38:24     38s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/19 04:38:24     38s] (I)      
[03/19 04:38:24     38s] (I)      ============  Phase 1c Route ============
[03/19 04:38:24     38s] (I)      Level2 Grid: 6 x 5
[03/19 04:38:24     38s] (I)      Usage: 6182 = (3177 H, 3005 V) = (46.33% H, 37.38% V) = (9.531e+04um H, 9.015e+04um V)
[03/19 04:38:24     38s] (I)      
[03/19 04:38:24     38s] (I)      ============  Phase 1d Route ============
[03/19 04:38:24     38s] (I)      Usage: 6185 = (3178 H, 3007 V) = (46.34% H, 37.41% V) = (9.534e+04um H, 9.021e+04um V)
[03/19 04:38:24     38s] (I)      
[03/19 04:38:24     38s] (I)      ============  Phase 1e Route ============
[03/19 04:38:24     38s] (I)      Usage: 6185 = (3178 H, 3007 V) = (46.34% H, 37.41% V) = (9.534e+04um H, 9.021e+04um V)
[03/19 04:38:24     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 1.855500e+05um
[03/19 04:38:24     38s] (I)      
[03/19 04:38:24     38s] (I)      ============  Phase 1l Route ============
[03/19 04:38:24     38s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/19 04:38:24     38s] (I)      Layer  2:       7737      4104         2           0        8100    ( 0.00%) 
[03/19 04:38:24     38s] (I)      Layer  3:       6604      3178         0           0        6500    ( 0.00%) 
[03/19 04:38:24     38s] (I)      Total:         14341      7282         2           0       14600    ( 0.00%) 
[03/19 04:38:24     38s] (I)      
[03/19 04:38:24     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/19 04:38:24     38s] [NR-eGR]                        OverCon            
[03/19 04:38:24     38s] [NR-eGR]                         #Gcell     %Gcell
[03/19 04:38:24     38s] [NR-eGR]        Layer             (1-2)    OverCon
[03/19 04:38:24     38s] [NR-eGR] ----------------------------------------------
[03/19 04:38:24     38s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/19 04:38:24     38s] [NR-eGR]  metal2 ( 2)         1( 0.15%)   ( 0.15%) 
[03/19 04:38:24     38s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/19 04:38:24     38s] [NR-eGR] ----------------------------------------------
[03/19 04:38:24     38s] [NR-eGR]        Total         1( 0.08%)   ( 0.08%) 
[03/19 04:38:24     38s] [NR-eGR] 
[03/19 04:38:24     38s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1.89 MB )
[03/19 04:38:24     38s] (I)      Updating congestion map
[03/19 04:38:24     38s] (I)      total 2D Cap : 14923 = (6858 H, 8065 V)
[03/19 04:38:24     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.15% V
[03/19 04:38:24     38s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1.89 MB )
[03/19 04:38:24     38s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2019.6M
[03/19 04:38:24     38s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.078, REAL:0.078, MEM:2019.6M, EPOCH TIME: 1710841104.126540
[03/19 04:38:24     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:2019.6M, EPOCH TIME: 1710841104.126639
[03/19 04:38:24     38s] [hotspot] +------------+---------------+---------------+
[03/19 04:38:24     38s] [hotspot] |            |   max hotspot | total hotspot |
[03/19 04:38:24     38s] [hotspot] +------------+---------------+---------------+
[03/19 04:38:24     38s] [hotspot] | normalized |          0.00 |          0.00 |
[03/19 04:38:24     38s] [hotspot] +------------+---------------+---------------+
[03/19 04:38:24     38s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/19 04:38:24     38s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/19 04:38:24     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:2035.6M, EPOCH TIME: 1710841104.128318
[03/19 04:38:24     38s] Skipped repairing congestion.
[03/19 04:38:24     38s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2035.6M, EPOCH TIME: 1710841104.128511
[03/19 04:38:24     38s] Starting Early Global Route wiring: mem = 2035.6M
[03/19 04:38:24     38s] (I)      Running track assignment and export wires
[03/19 04:38:24     38s] (I)      Delete wires for 1241 nets 
[03/19 04:38:24     38s] (I)      ============= Track Assignment ============
[03/19 04:38:24     38s] (I)      Started Track Assignment (1T) ( Curr Mem: 1.91 MB )
[03/19 04:38:24     38s] (I)      Initialize Track Assignment ( max pin layer : 3 )
[03/19 04:38:24     38s] (I)      Run Multi-thread track assignment
[03/19 04:38:24     38s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1.91 MB )
[03/19 04:38:24     38s] (I)      Started Export ( Curr Mem: 1.91 MB )
[03/19 04:38:24     38s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[03/19 04:38:24     38s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/19 04:38:24     38s] [NR-eGR] --------------------------------------------------------------------------
[03/19 04:38:24     38s] [NR-eGR]                 Length (um)  Vias 
[03/19 04:38:24     38s] [NR-eGR] ----------------------------------
[03/19 04:38:24     38s] [NR-eGR]  metal1  (1H)             0  4069 
[03/19 04:38:24     38s] [NR-eGR]  metal2  (2V)        104844  5922 
[03/19 04:38:24     38s] [NR-eGR]  metal3  (3H)         99420     0 
[03/19 04:38:24     38s] [NR-eGR] ----------------------------------
[03/19 04:38:24     38s] [NR-eGR]          Total       204264  9991 
[03/19 04:38:24     38s] [NR-eGR] --------------------------------------------------------------------------
[03/19 04:38:24     38s] [NR-eGR] Total half perimeter of net bounding box: 183815um
[03/19 04:38:24     38s] [NR-eGR] Total length: 204264um, number of vias: 9991
[03/19 04:38:24     38s] [NR-eGR] --------------------------------------------------------------------------
[03/19 04:38:24     38s] (I)      == Layer wire length by net rule ==
[03/19 04:38:24     38s] (I)                       Default 
[03/19 04:38:24     38s] (I)      -------------------------
[03/19 04:38:24     38s] (I)       metal1  (1H)        0um 
[03/19 04:38:24     38s] (I)       metal2  (2V)   104844um 
[03/19 04:38:24     38s] (I)       metal3  (3H)    99420um 
[03/19 04:38:24     38s] (I)      -------------------------
[03/19 04:38:24     38s] (I)               Total  204264um 
[03/19 04:38:24     38s] (I)      == Layer via count by net rule ==
[03/19 04:38:24     38s] (I)                      Default 
[03/19 04:38:24     38s] (I)      ------------------------
[03/19 04:38:24     38s] (I)       metal1  (1H)      4069 
[03/19 04:38:24     38s] (I)       metal2  (2V)      5922 
[03/19 04:38:24     38s] (I)       metal3  (3H)         0 
[03/19 04:38:24     38s] (I)      ------------------------
[03/19 04:38:24     38s] (I)               Total     9991 
[03/19 04:38:24     38s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1.91 MB )
[03/19 04:38:24     38s] (I)      Global routing data unavailable, rerun eGR
[03/19 04:38:24     38s] (I)      Initializing eGR engine (regular)
[03/19 04:38:24     38s] Set min layer with default ( 2 )
[03/19 04:38:24     38s] Set max layer with default ( 127 )
[03/19 04:38:24     38s] Max route layer is changed from 127 to 3 because there is no routing track above this layer
[03/19 04:38:24     38s] Min route layer (adjusted) = 2
[03/19 04:38:24     38s] Max route layer (adjusted) = 3
[03/19 04:38:24     38s] Early Global Route wiring runtime: 0.05 seconds, mem = 2035.6M
[03/19 04:38:24     38s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.051, REAL:0.051, MEM:2035.6M, EPOCH TIME: 1710841104.179729
[03/19 04:38:24     38s] Tdgp not enabled or already been cleared! skip clearing
[03/19 04:38:24     38s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[03/19 04:38:24     38s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2035.6M, EPOCH TIME: 1710841104.180722
[03/19 04:38:24     38s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2035.6M, EPOCH TIME: 1710841104.180827
[03/19 04:38:24     38s] <CMD> ::goMC::is_advanced_metrics_collection_running
[03/19 04:38:24     38s] <CMD> ::goMC::is_advanced_metrics_collection_running
[03/19 04:38:24     38s] <CMD> ::goMC::is_advanced_metrics_collection_running
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -congRepairMaxIter
[03/19 04:38:24     38s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/19 04:38:24     38s] <CMD> all_setup_analysis_views
[03/19 04:38:24     38s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -timingEffort
[03/19 04:38:24     38s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[03/19 04:38:24     38s] *** Finishing placeDesign default flow ***
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[03/19 04:38:24     38s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 9, mem = 2035.6M **
[03/19 04:38:24     38s] <CMD> getPlaceMode -trimView -quiet
[03/19 04:38:24     38s] <CMD> getOptMode -quiet -viewOptPolishing
[03/19 04:38:24     38s] <CMD> getOptMode -quiet -fastViewOpt
[03/19 04:38:24     38s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[03/19 04:38:24     38s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[03/19 04:38:24     38s] Tdgp not enabled or already been cleared! skip clearing
[03/19 04:38:24     38s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[03/19 04:38:24     38s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:24     38s] <CMD> setExtractRCMode -engine preRoute
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -ignoreScan
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -repairPlace
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[03/19 04:38:24     38s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[03/19 04:38:24     38s] <CMD> getPlaceMode -macroPlaceMode -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -macroPlaceMode -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[03/19 04:38:24     38s] <CMD> setPlaceMode -reset -expHiddenFastMode
[03/19 04:38:24     38s] <CMD> getPlaceMode -tcg2Pass -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/19 04:38:24     38s] <CMD> getPlaceMode -fp -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -fastfp -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -doRPlace -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[03/19 04:38:24     38s] <CMD> getPlaceMode -quickCTS -quiet
[03/19 04:38:24     38s] <CMD> set spgFlowInInitialPlace 0
[03/19 04:38:24     38s] <CMD> getPlaceMode -user -maxRouteLayer
[03/19 04:38:24     38s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[03/19 04:38:24     38s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[03/19 04:38:24     38s] <CMD> getDesignMode -quiet -flowEffort
[03/19 04:38:24     38s] <CMD> report_message -end_cmd
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] *** Summary of all messages that are not suppressed in this session:
[03/19 04:38:24     38s] Severity  ID               Count  Summary                                  
[03/19 04:38:24     38s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[03/19 04:38:24     38s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[03/19 04:38:24     38s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[03/19 04:38:24     38s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/19 04:38:24     38s] *** Message Summary: 4 warning(s), 0 error(s)
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] <CMD> um::create_snapshot -name final -auto min
[03/19 04:38:24     38s] <CMD> um::pop_snapshot_stack
[03/19 04:38:24     38s] <CMD> um::create_snapshot -name place_design
[03/19 04:38:24     38s] *** placeDesign #1 [finish] () : cpu/real = 0:00:06.8/0:00:08.3 (0.8), totSession cpu/real = 0:00:38.7/0:00:44.1 (0.9), mem = 2035.6M
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] =============================================================================================
[03/19 04:38:24     38s]  Final TAT Report : placeDesign #1                                              22.14-s061_1
[03/19 04:38:24     38s] =============================================================================================
[03/19 04:38:24     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/19 04:38:24     38s] ---------------------------------------------------------------------------------------------
[03/19 04:38:24     38s] [ RefinePlace            ]      1   0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/19 04:38:24     38s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/19 04:38:24     38s] [ MISC                   ]          0:00:07.9  (  94.4 % )     0:00:07.9 /  0:00:06.3    0.8
[03/19 04:38:24     38s] ---------------------------------------------------------------------------------------------
[03/19 04:38:24     38s]  placeDesign #1 TOTAL               0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:06.8    0.8
[03/19 04:38:24     38s] ---------------------------------------------------------------------------------------------
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/19 04:38:24     38s] <CMD> sroute -nets {vdd gnd}
[03/19 04:38:24     38s] #% Begin sroute (date=03/19 04:38:24, mem=1832.8M)
[03/19 04:38:24     38s] *** Begin SPECIAL ROUTE on Tue Mar 19 04:38:24 2024 ***
[03/19 04:38:24     38s] SPECIAL ROUTE ran on directory: /storage-home/p/pac9/spring2024/elec422/tetris-chip-project/Innovus
[03/19 04:38:24     38s] SPECIAL ROUTE ran on machine: zorite.clear.rice.edu (Linux 4.18.0-513.18.1.el8_9.x86_64 Xeon 3.40Ghz)
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] Begin option processing ...
[03/19 04:38:24     38s] srouteConnectPowerBump set to false
[03/19 04:38:24     38s] routeSelectNet set to "vdd gnd"
[03/19 04:38:24     38s] routeSpecial set to true
[03/19 04:38:24     38s] srouteConnectConverterPin set to false
[03/19 04:38:24     38s] srouteFollowCorePinEnd set to 3
[03/19 04:38:24     38s] srouteJogControl set to "preferWithChanges differentLayer"
[03/19 04:38:24     38s] sroutePadPinAllPorts set to true
[03/19 04:38:24     38s] sroutePreserveExistingRoutes set to true
[03/19 04:38:24     38s] srouteRoutePowerBarPortOnBothDir set to true
[03/19 04:38:24     38s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3555.00 megs.
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] Reading DB technology information...
[03/19 04:38:24     38s] Finished reading DB technology information.
[03/19 04:38:24     38s] Reading floorplan and netlist information...
[03/19 04:38:24     38s] Finished reading floorplan and netlist information.
[03/19 04:38:24     38s] Read in 6 layers, 3 routing layers, 0 overlap layer
[03/19 04:38:24     38s] Read in 34 macros, 18 used
[03/19 04:38:24     38s] Read in 1234 components
[03/19 04:38:24     38s]   1234 core components: 0 unplaced, 1234 placed, 0 fixed
[03/19 04:38:24     38s] Read in 37 logical pins
[03/19 04:38:24     38s] Read in 37 nets
[03/19 04:38:24     38s] Read in 2 special nets, 2 routed
[03/19 04:38:24     38s] Read in 2468 terminals
[03/19 04:38:24     38s] 2 nets selected.
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] Begin power routing ...
[03/19 04:38:24     38s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1625764520 routing_via=1 timing=1 sns=1
[03/19 04:38:24     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/19 04:38:24     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/19 04:38:24     38s] Type 'man IMPSR-1256' for more detail.
[03/19 04:38:24     38s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 04:38:24     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/19 04:38:24     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/19 04:38:24     38s] Type 'man IMPSR-1256' for more detail.
[03/19 04:38:24     38s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 04:38:24     38s] CPU time for vdd FollowPin 0 seconds
[03/19 04:38:24     38s] CPU time for gnd FollowPin 0 seconds
[03/19 04:38:24     38s]   Number of IO ports routed: 0
[03/19 04:38:24     38s]   Number of Block ports routed: 0
[03/19 04:38:24     38s]   Number of Stripe ports routed: 0
[03/19 04:38:24     38s]   Number of Core ports routed: 50
[03/19 04:38:24     38s]   Number of Pad ports routed: 0
[03/19 04:38:24     38s]   Number of Power Bump ports routed: 0
[03/19 04:38:24     38s]   Number of Followpin connections: 25
[03/19 04:38:24     38s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3557.00 megs.
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s] 
[03/19 04:38:24     38s]  Begin updating DB with routing results ...
[03/19 04:38:24     38s]  Updating DB with 0 via definition ...
[03/19 04:38:24     38s] sroute created 75 wires.
[03/19 04:38:24     38s] ViaGen created 50 vias, deleted 0 via to avoid violation.
[03/19 04:38:24     38s] +--------+----------------+----------------+
[03/19 04:38:24     38s] |  Layer |     Created    |     Deleted    |
[03/19 04:38:24     38s] +--------+----------------+----------------+
[03/19 04:38:24     38s] | metal1 |       75       |       NA       |
[03/19 04:38:24     38s] |   via  |       50       |        0       |
[03/19 04:38:24     38s] +--------+----------------+----------------+
[03/19 04:38:24     38s] #% End sroute (date=03/19 04:38:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1845.8M, current mem=1845.8M)
[03/19 04:38:24     38s] <CMD> saveDesign top_module.enc
[03/19 04:38:24     39s] #% Begin save design ... (date=03/19 04:38:24, mem=1845.8M)
[03/19 04:38:24     39s] % Begin Save ccopt configuration ... (date=03/19 04:38:24, mem=1845.8M)
[03/19 04:38:24     39s] % End Save ccopt configuration ... (date=03/19 04:38:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1846.0M, current mem=1846.0M)
[03/19 04:38:24     39s] % Begin Save netlist data ... (date=03/19 04:38:24, mem=1846.0M)
[03/19 04:38:24     39s] Writing Binary DB to top_module.enc.dat.tmp/top_module.v.bin in single-threaded mode...
[03/19 04:38:24     39s] % End Save netlist data ... (date=03/19 04:38:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1846.0M, current mem=1846.0M)
[03/19 04:38:24     39s] Saving symbol-table file ...
[03/19 04:38:24     39s] Saving congestion map file top_module.enc.dat.tmp/top_module.route.congmap.gz ...
[03/19 04:38:25     39s] % Begin Save AAE data ... (date=03/19 04:38:24, mem=1846.0M)
[03/19 04:38:25     39s] Saving AAE Data ...
[03/19 04:38:25     39s] % End Save AAE data ... (date=03/19 04:38:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1846.2M, current mem=1846.2M)
[03/19 04:38:25     39s] Saving preference file top_module.enc.dat.tmp/gui.pref.tcl ...
[03/19 04:38:25     39s] Saving mode setting ...
[03/19 04:38:25     39s] Saving global file ...
[03/19 04:38:25     39s] % Begin Save floorplan data ... (date=03/19 04:38:25, mem=1847.7M)
[03/19 04:38:25     39s] Saving floorplan file ...
[03/19 04:38:25     39s] % End Save floorplan data ... (date=03/19 04:38:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1847.7M, current mem=1847.7M)
[03/19 04:38:25     39s] Saving PG file top_module.enc.dat.tmp/top_module.pg.gz, version#2, (Created by Innovus v22.14-s061_1 on Tue Mar 19 04:38:25 2024)
[03/19 04:38:25     39s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2037.9M) ***
[03/19 04:38:25     39s] Saving Drc markers ...
[03/19 04:38:25     39s] ... No Drc file written since there is no markers found.
[03/19 04:38:25     39s] % Begin Save placement data ... (date=03/19 04:38:25, mem=1847.7M)
[03/19 04:38:25     39s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/19 04:38:25     39s] Save Adaptive View Pruning View Names to Binary file
[03/19 04:38:25     39s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2040.9M) ***
[03/19 04:38:25     39s] % End Save placement data ... (date=03/19 04:38:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1847.8M, current mem=1847.8M)
[03/19 04:38:25     39s] % Begin Save routing data ... (date=03/19 04:38:25, mem=1847.8M)
[03/19 04:38:25     39s] Saving route file ...
[03/19 04:38:26     39s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2037.9M) ***
[03/19 04:38:26     39s] % End Save routing data ... (date=03/19 04:38:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=1847.8M, current mem=1847.8M)
[03/19 04:38:26     39s] Saving property file top_module.enc.dat.tmp/top_module.prop
[03/19 04:38:26     39s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2040.9M) ***
[03/19 04:38:26     39s] % Begin Save power constraints data ... (date=03/19 04:38:26, mem=1847.8M)
[03/19 04:38:26     39s] % End Save power constraints data ... (date=03/19 04:38:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1847.8M, current mem=1847.8M)
[03/19 04:38:26     39s] Generated self-contained design top_module.enc.dat.tmp
[03/19 04:38:26     40s] #% End save design ... (date=03/19 04:38:26, total cpu=0:00:01.0, real=0:00:02.0, peak res=1848.2M, current mem=1848.2M)
[03/19 04:38:26     40s] *** Message Summary: 0 warning(s), 0 error(s)
[03/19 04:38:26     40s] 
[03/19 04:38:26     40s] <CMD> addFiller -cell FILL -prefix FILLER -markFixed
[03/19 04:38:26     40s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[03/19 04:38:26     40s] operations, such as antenna fixing, may fail due to fillers being marked 
[03/19 04:38:26     40s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[03/19 04:38:26     40s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[03/19 04:38:26     40s] 
[03/19 04:38:26     40s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:2037.9M, EPOCH TIME: 1710841106.747869
[03/19 04:38:26     40s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2037.9M, EPOCH TIME: 1710841106.748064
[03/19 04:38:26     40s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2037.9M, EPOCH TIME: 1710841106.748204
[03/19 04:38:26     40s] Processing tracks to init pin-track alignment.
[03/19 04:38:26     40s] z: 2, totalTracks: 1
[03/19 04:38:26     40s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/19 04:38:26     40s] Cell top_module LLGs are deleted
[03/19 04:38:26     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:26     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:26     40s] # Building top_module llgBox search-tree.
[03/19 04:38:26     40s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2037.9M, EPOCH TIME: 1710841106.750717
[03/19 04:38:26     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:26     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:26     40s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2037.9M, EPOCH TIME: 1710841106.750977
[03/19 04:38:26     40s] Max number of tech site patterns supported in site array is 256.
[03/19 04:38:26     40s] Core basic site is core
[03/19 04:38:26     40s] After signature check, allow fast init is false, keep pre-filter is true.
[03/19 04:38:26     40s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/19 04:38:26     40s] SiteArray: non-trimmed site array dimensions = 24 x 325
[03/19 04:38:26     40s] SiteArray: use 61,440 bytes
[03/19 04:38:26     40s] SiteArray: current memory after site array memory allocation 2037.9M
[03/19 04:38:26     40s] SiteArray: FP blocked sites are writable
[03/19 04:38:26     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 04:38:26     40s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:2037.9M, EPOCH TIME: 1710841106.753145
[03/19 04:38:26     40s] Process 75 wires and vias for routing blockage analysis
[03/19 04:38:26     40s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1710841106.753391
[03/19 04:38:26     40s] SiteArray: number of non floorplan blocked sites for llg default is 7800
[03/19 04:38:26     40s] Atter site array init, number of instance map data is 0.
[03/19 04:38:26     40s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.003, REAL:0.003, MEM:2037.9M, EPOCH TIME: 1710841106.753784
[03/19 04:38:26     40s] 
[03/19 04:38:26     40s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/19 04:38:26     40s]  Pre_CCE_Colorizing is not ON! (0:0:33:0)
[03/19 04:38:26     40s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.004, REAL:0.004, MEM:2037.9M, EPOCH TIME: 1710841106.754649
[03/19 04:38:26     40s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2037.9M, EPOCH TIME: 1710841106.754744
[03/19 04:38:26     40s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1710841106.755218
[03/19 04:38:26     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2037.9MB).
[03/19 04:38:26     40s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.008, MEM:2037.9M, EPOCH TIME: 1710841106.755775
[03/19 04:38:26     40s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.008, REAL:0.008, MEM:2037.9M, EPOCH TIME: 1710841106.755843
[03/19 04:38:26     40s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:2037.9M, EPOCH TIME: 1710841106.755910
[03/19 04:38:26     40s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/19 04:38:26     40s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1710841106.756151
[03/19 04:38:26     40s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:2037.9M, EPOCH TIME: 1710841106.761465
[03/19 04:38:26     40s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:2037.9M, EPOCH TIME: 1710841106.761576
[03/19 04:38:26     40s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:2037.9M, EPOCH TIME: 1710841106.761663
[03/19 04:38:26     40s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1710841106.761784
[03/19 04:38:26     40s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:2037.9M, EPOCH TIME: 1710841106.761859
[03/19 04:38:26     40s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:2037.9M, EPOCH TIME: 1710841106.761987
[03/19 04:38:26     40s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/19 04:38:26     40s] AddFiller main function time CPU:0.087, REAL:0.110
[03/19 04:38:26     40s] Filler instance commit time CPU:0.000, REAL:0.000
[03/19 04:38:26     40s] *INFO: Adding fillers to top-module.
[03/19 04:38:26     40s] *INFO:   Added 3130 filler insts (cell FILL / prefix FILLER).
[03/19 04:38:26     40s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.120, REAL:0.111, MEM:2021.9M, EPOCH TIME: 1710841106.872660
[03/19 04:38:26     40s] *INFO: Total 3130 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[03/19 04:38:26     40s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.120, REAL:0.111, MEM:2021.9M, EPOCH TIME: 1710841106.872851
[03/19 04:38:26     40s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:2021.9M, EPOCH TIME: 1710841106.872934
[03/19 04:38:26     40s] For 3130 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.011, REAL:0.011, MEM:2021.9M, EPOCH TIME: 1710841106.884407
[03/19 04:38:26     40s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.132, REAL:0.123, MEM:2021.9M, EPOCH TIME: 1710841106.884619
[03/19 04:38:26     40s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.132, REAL:0.123, MEM:2021.9M, EPOCH TIME: 1710841106.884695
[03/19 04:38:26     40s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:2021.9M, EPOCH TIME: 1710841106.884864
[03/19 04:38:26     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4364).
[03/19 04:38:26     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:26     40s] Cell top_module LLGs are deleted
[03/19 04:38:26     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:26     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:26     40s] # Resetting pin-track-align track data.
[03/19 04:38:26     40s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.004, REAL:0.005, MEM:2021.9M, EPOCH TIME: 1710841106.889690
[03/19 04:38:26     40s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.150, REAL:0.142, MEM:2021.9M, EPOCH TIME: 1710841106.889810
[03/19 04:38:26     40s] <CMD> routeDesign -globalDetail
[03/19 04:38:26     40s] #% Begin routeDesign (date=03/19 04:38:26, mem=1849.9M)
[03/19 04:38:26     40s] ### Time Record (routeDesign) is installed.
[03/19 04:38:26     40s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.95 (MB), peak = 1962.88 (MB)
[03/19 04:38:26     40s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/19 04:38:26     40s] #**INFO: setDesignMode -flowEffort standard
[03/19 04:38:26     40s] #**INFO: setDesignMode -powerEffort none
[03/19 04:38:26     40s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/19 04:38:26     40s] **INFO: User settings:
[03/19 04:38:26     40s] setNanoRouteMode -route_route_side                      front
[03/19 04:38:26     40s] setNanoRouteMode -route_extract_third_party_compatible  false
[03/19 04:38:26     40s] setExtractRCMode -engine                                preRoute
[03/19 04:38:26     40s] setDelayCalMode -engine                                 aae
[03/19 04:38:26     40s] setDelayCalMode -ignoreNetLoad                          false
[03/19 04:38:26     40s] 
[03/19 04:38:26     40s] #No active setup or hold rc corner
[03/19 04:38:26     40s] #No active RC corner or QRC tech file is missing.
[03/19 04:38:27     40s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/19 04:38:27     40s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/19 04:38:27     40s] OPERPROF: Starting checkPlace at level 1, MEM:2021.9M, EPOCH TIME: 1710841107.006007
[03/19 04:38:27     40s] Processing tracks to init pin-track alignment.
[03/19 04:38:27     40s] z: 2, totalTracks: 1
[03/19 04:38:27     40s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/19 04:38:27     40s] Cell top_module LLGs are deleted
[03/19 04:38:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:27     40s] # Building top_module llgBox search-tree.
[03/19 04:38:27     40s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2021.9M, EPOCH TIME: 1710841107.010732
[03/19 04:38:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:27     40s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2021.9M, EPOCH TIME: 1710841107.011184
[03/19 04:38:27     40s] Max number of tech site patterns supported in site array is 256.
[03/19 04:38:27     40s] Core basic site is core
[03/19 04:38:27     40s] After signature check, allow fast init is false, keep pre-filter is true.
[03/19 04:38:27     40s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/19 04:38:27     40s] SiteArray: non-trimmed site array dimensions = 24 x 325
[03/19 04:38:27     40s] SiteArray: use 61,440 bytes
[03/19 04:38:27     40s] SiteArray: current memory after site array memory allocation 2021.9M
[03/19 04:38:27     40s] SiteArray: FP blocked sites are writable
[03/19 04:38:27     40s] SiteArray: number of non floorplan blocked sites for llg default is 7800
[03/19 04:38:27     40s] Atter site array init, number of instance map data is 0.
[03/19 04:38:27     40s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.002, REAL:0.002, MEM:2021.9M, EPOCH TIME: 1710841107.012775
[03/19 04:38:27     40s] 
[03/19 04:38:27     40s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[03/19 04:38:27     40s]  Pre_CCE_Colorizing is not ON! (0:0:33:0)
[03/19 04:38:27     40s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.003, REAL:0.003, MEM:2021.9M, EPOCH TIME: 1710841107.013420
[03/19 04:38:27     40s] Begin checking placement ... (start mem=2021.9M, init mem=2021.9M)
[03/19 04:38:27     40s] Begin checking exclusive groups violation ...
[03/19 04:38:27     40s] There are 0 groups to check, max #box is 0, total #box is 0
[03/19 04:38:27     40s] Finished checking exclusive groups violations. Found 0 Vio.
[03/19 04:38:27     40s] 
[03/19 04:38:27     40s] Running CheckPlace using 1 thread in normal mode...
[03/19 04:38:27     40s] 
[03/19 04:38:27     40s] ...checkPlace normal is done!
[03/19 04:38:27     40s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2021.9M, EPOCH TIME: 1710841107.103648
[03/19 04:38:27     40s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:2021.9M, EPOCH TIME: 1710841107.107047
[03/19 04:38:27     40s] *info: Placed = 4364           (Fixed = 3130)
[03/19 04:38:27     40s] *info: Unplaced = 0           
[03/19 04:38:27     40s] Placement Density:100.00%(336240/336240)
[03/19 04:38:27     40s] Placement Density (including fixed std cells):100.00%(561600/561600)
[03/19 04:38:27     40s] Cell top_module LLGs are deleted
[03/19 04:38:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4364).
[03/19 04:38:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:27     40s] # Resetting pin-track-align track data.
[03/19 04:38:27     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:27     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/19 04:38:27     40s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2021.9M)
[03/19 04:38:27     40s] OPERPROF: Finished checkPlace at level 1, CPU:0.104, REAL:0.104, MEM:2021.9M, EPOCH TIME: 1710841107.110321
[03/19 04:38:27     40s] 
[03/19 04:38:27     40s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/19 04:38:27     40s] *** Changed status on (0) nets in Clock.
[03/19 04:38:27     40s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2021.9M) ***
[03/19 04:38:27     40s] % Begin globalDetailRoute (date=03/19 04:38:27, mem=1851.9M)
[03/19 04:38:27     40s] 
[03/19 04:38:27     40s] globalDetailRoute
[03/19 04:38:27     40s] 
[03/19 04:38:27     40s] #Start globalDetailRoute on Tue Mar 19 04:38:27 2024
[03/19 04:38:27     40s] #
[03/19 04:38:27     40s] ### Time Record (globalDetailRoute) is installed.
[03/19 04:38:27     40s] ### Time Record (Pre Callback) is installed.
[03/19 04:38:27     40s] ### Time Record (Pre Callback) is uninstalled.
[03/19 04:38:27     40s] ### Time Record (DB Import) is installed.
[03/19 04:38:27     40s] ### Time Record (Timing Data Generation) is installed.
[03/19 04:38:27     40s] #Generating timing data, please wait...
[03/19 04:38:27     40s] #1244 total nets, 0 already routed, 0 will ignore in trialRoute
[03/19 04:38:27     40s] ### run_trial_route starts on Tue Mar 19 04:38:27 2024 with memory = 1851.81 (MB), peak = 1962.88 (MB)
[03/19 04:38:27     40s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/19 04:38:27     40s] ### dump_timing_file starts on Tue Mar 19 04:38:27 2024 with memory = 1853.87 (MB), peak = 1962.88 (MB)
[03/19 04:38:27     40s] ### extractRC starts on Tue Mar 19 04:38:27 2024 with memory = 1853.87 (MB), peak = 1962.88 (MB)
[03/19 04:38:27     40s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 04:38:27     40s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/19 04:38:27     40s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/19 04:38:27     40s] #Dump tif for version 2.1
[03/19 04:38:28     41s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Start AAE Lib Loading. (MEM=2152.42)
[03/19 04:38:28     41s] End AAE Lib Loading. (MEM=2352.42 CPU=0:00:00.0 Real=0:00:00.0)
[03/19 04:38:28     41s] End AAE Lib Interpolated Model. (MEM=2352.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 04:38:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[03/19 04:38:28     41s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[03/19 04:38:28     42s] Total number of fetched objects 1242
[03/19 04:38:28     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/19 04:38:28     42s] End delay calculation. (MEM=2450.27 CPU=0:00:00.3 REAL=0:00:00.0)
[03/19 04:38:29     42s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1981.78 (MB), peak = 2001.30 (MB)
[03/19 04:38:29     42s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:1.9 GB, peak:2.0 GB
[03/19 04:38:29     42s] #Done generating timing data.
[03/19 04:38:29     42s] ### Time Record (Timing Data Generation) is uninstalled.
[03/19 04:38:29     42s] ### info: trigger incremental cell import ( 40 new cells ).
[03/19 04:38:29     42s] ### info: trigger incremental reloading library data ( #cell = 40 ).
[03/19 04:38:29     42s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[03/19 04:38:29     42s] ### Net info: total nets: 1249
[03/19 04:38:29     42s] ### Net info: dirty nets: 0
[03/19 04:38:29     42s] ### Net info: marked as disconnected nets: 0
[03/19 04:38:29     42s] #num needed restored net=0
[03/19 04:38:29     42s] #need_extraction net=0 (total=1249)
[03/19 04:38:29     42s] ### Net info: fully routed nets: 0
[03/19 04:38:29     42s] ### Net info: trivial (< 2 pins) nets: 8
[03/19 04:38:29     42s] ### Net info: unrouted nets: 1241
[03/19 04:38:29     42s] ### Net info: re-extraction nets: 0
[03/19 04:38:29     42s] ### Net info: ignored nets: 0
[03/19 04:38:29     42s] ### Net info: skip routing nets: 0
[03/19 04:38:29     42s] #Start reading timing information from file .timing_file_1301455.tif.gz ...
[03/19 04:38:29     42s] #WARNING (NRDB-194) 
[03/19 04:38:29     42s] #No setup time constraints read in
[03/19 04:38:29     42s] #Read in timing information for 37 ports, 1234 instances from timing file .timing_file_1301455.tif.gz.
[03/19 04:38:29     42s] ### import design signature (2): route=365055174 fixed_route=365055174 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2046927108 dirty_area=0 del_dirty_area=0 cell=932328062 placement=659773556 pin_access=1 inst_pattern=1 inst_orient=1 via=1625764520 routing_via=1 timing=365055174 sns=365055174
[03/19 04:38:29     42s] ### Time Record (DB Import) is uninstalled.
[03/19 04:38:29     42s] #NanoRoute Version 22.14-s061_1 NR231009-1305/22_14-UB
[03/19 04:38:29     42s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed30a40d62274d9a2b12574013709d3a9a7695ba54
[03/19 04:38:29     42s] #       4ad2036f4f90383054b5cbd99faddf4e56eb8fa73d30a27b94bbc0151e109ef7249073b3
[03/19 04:38:29     42s] #       43c18b07a2432abd3fb2dbd5fae5f54d1034551f2c6c8ec3d06fa1fe72d5b9fb84da36d5
[03/19 04:38:29     42s] #       d8470836c6ceb577bf5ae4686d72341505b0e847cb6013a24f85e50e95d92138e644925a
[03/19 04:38:29     42s] #       01874de7a26daddfc218acff474a8dc01a3fb8984258379e2795d15987432ee5a59f9889
[03/19 04:38:29     42s] #       a8097eb6bf7226963a8b1bcce14aaae5c49a8a6554a6ddd9a96b4f7f5e75ca1961808558
[03/19 04:38:29     42s] #       b9baf2f5dcf1d14802e60667e71461595e2c3c6548a51f379f2b992be6689c3137df592b
[03/19 04:38:29     42s] #       2f66
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:29     42s] #RTESIG:78da95d23d4fc330100660667ec5c9ed50a4167c67c71f2b122ba00a58ab409c3452ea48
[03/19 04:38:29     42s] #       b633f0ef098881a228a9e77bfcfaeeecd5faed610f8ce816e52e72850784c73d09e4dcee
[03/19 04:38:29     42s] #       50f0e28ee830965eefd9f56afdf4fc2208eab28b0e36ef7ddf6da1faf4e5a9fd80cad5e5
[03/19 04:38:29     42s] #       d025882ea5d63737bf5ae4686d73341505b01406c7601353180bcb2754e609c131a725a9
[03/19 04:38:29     42s] #       1570d8b43eb9c6852d0cd1857fc468045687dea7b109e787d3a4b23a6b71c8a53cf71399
[03/19 04:38:29     42s] #       889ae07bfa0b33d1e82c6e31872ba9963bd6542c2333cece8e6d73fcf3aa53ce0a0b2ca6
[03/19 04:38:29     42s] #       d25765a8e6968f561230df7b37afcc98f7d3ddfcc584c69c6d66ca901abfe6420ea90b72
[03/19 04:38:29     42s] #       34ce98ab2f07e33c25
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:29     42s] ### Time Record (Global Routing) is installed.
[03/19 04:38:29     42s] ### Time Record (Global Routing) is uninstalled.
[03/19 04:38:29     42s] #Total number of trivial nets (e.g. < 2 pins) = 8 (skipped).
[03/19 04:38:29     42s] #Total number of routable nets = 1241.
[03/19 04:38:29     42s] #Total number of nets in the design = 1249.
[03/19 04:38:29     42s] #1241 routable nets do not have any wires.
[03/19 04:38:29     42s] #1241 nets will be global routed.
[03/19 04:38:29     42s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:29     42s] #Start routing data preparation on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:29     42s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:29     42s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:29     42s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:29     42s] #Build and mark too close pins for the same net.
[03/19 04:38:29     42s] ### Time Record (Cell Pin Access) is installed.
[03/19 04:38:29     42s] #Rebuild pin access data for design.
[03/19 04:38:29     42s] #Initial pin access analysis.
[03/19 04:38:29     42s] #Detail pin access analysis.
[03/19 04:38:29     42s] ### Time Record (Cell Pin Access) is uninstalled.
[03/19 04:38:29     42s] # metal1       H   Track-Pitch = 3.0000    Line-2-Via Pitch = 1.9500
[03/19 04:38:29     42s] # metal2       V   Track-Pitch = 2.4000    Line-2-Via Pitch = 1.9500
[03/19 04:38:29     42s] # metal3       H   Track-Pitch = 3.0000    Line-2-Via Pitch = 2.5500
[03/19 04:38:29     42s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
[03/19 04:38:29     42s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=3(metal3)
[03/19 04:38:29     42s] #pin_access_rlayer=2(metal2)
[03/19 04:38:29     42s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[03/19 04:38:29     42s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[03/19 04:38:29     42s] #enable_dpt_layer_shield=F
[03/19 04:38:29     42s] #has_line_end_grid=F
[03/19 04:38:29     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1994.63 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] #Regenerating Ggrids automatically.
[03/19 04:38:29     42s] #Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.4000.
[03/19 04:38:29     42s] #Using automatically generated G-grids.
[03/19 04:38:29     42s] #Done routing data preparation.
[03/19 04:38:29     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1996.57 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:29     42s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:29     42s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:29     42s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Finished routing data preparation on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Cpu time = 00:00:00
[03/19 04:38:29     42s] #Elapsed time = 00:00:00
[03/19 04:38:29     42s] #Increased memory = 9.30 (MB)
[03/19 04:38:29     42s] #Total memory = 1996.57 (MB)
[03/19 04:38:29     42s] #Peak memory = 2027.63 (MB)
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:29     42s] ### Time Record (Global Routing) is installed.
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Start global routing on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Start global routing initialization on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Number of eco nets is 0
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Start global routing data preparation on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 19 04:38:29 2024 with memory = 1996.57 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[03/19 04:38:29     42s] #Start routing resource analysis on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] ### init_is_bin_blocked starts on Tue Mar 19 04:38:29 2024 with memory = 1996.57 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 19 04:38:29 2024 with memory = 1996.57 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### adjust_flow_cap starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### adjust_flow_per_partial_route_obs starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### set_via_blocked starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### copy_flow starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] #Routing resource analysis is done on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] ### report_flow_cap starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] #  Resource Analysis:
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 04:38:29     42s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 04:38:29     42s] #  --------------------------------------------------------------
[03/19 04:38:29     42s] #  metal1         H           3         251         272    86.40%
[03/19 04:38:29     42s] #  metal2         V         309          34         272     0.00%
[03/19 04:38:29     42s] #  metal3         H         254           0         272     0.00%
[03/19 04:38:29     42s] #  --------------------------------------------------------------
[03/19 04:38:29     42s] #  Total                    567      36.13%         816    28.80%
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### analyze_m2_tracks starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### report_initial_resource starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### mark_pg_pins_accessibility starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### set_net_region starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Global routing data preparation is done on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] ### prepare_level starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### init level 1 starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### Level 1 hgrid = 17 X 16
[03/19 04:38:29     42s] ### prepare_level_flow starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #Global routing initialization is done on Tue Mar 19 04:38:29 2024
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:29     42s] #
[03/19 04:38:29     42s] #start global routing iteration 1...
[03/19 04:38:29     42s] ### init_flow_edge starts on Tue Mar 19 04:38:29 2024 with memory = 1996.98 (MB), peak = 2027.63 (MB)
[03/19 04:38:30     43s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:30     43s] ### routing at level 1 (topmost level) iter 0
[03/19 04:38:30     43s] ### measure_qor starts on Tue Mar 19 04:38:30 2024 with memory = 1997.22 (MB), peak = 2188.32 (MB)
[03/19 04:38:30     43s] ### measure_congestion starts on Tue Mar 19 04:38:30 2024 with memory = 1997.22 (MB), peak = 2188.32 (MB)
[03/19 04:38:30     43s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:30     43s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:30     43s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1996.16 (MB), peak = 2188.32 (MB)
[03/19 04:38:30     43s] #
[03/19 04:38:30     43s] #start global routing iteration 2...
[03/19 04:38:30     43s] ### routing at level 1 (topmost level) iter 1
[03/19 04:38:30     43s] ### measure_qor starts on Tue Mar 19 04:38:30 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:30     43s] ### measure_congestion starts on Tue Mar 19 04:38:30 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:30     43s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:30     43s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:30     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:30     43s] #
[03/19 04:38:30     43s] #start global routing iteration 3...
[03/19 04:38:30     43s] ### routing at level 1 (topmost level) iter 2
[03/19 04:38:31     43s] ### measure_qor starts on Tue Mar 19 04:38:31 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     43s] ### measure_congestion starts on Tue Mar 19 04:38:31 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     43s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:31     43s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:31     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     43s] #
[03/19 04:38:31     43s] #start global routing iteration 4...
[03/19 04:38:31     43s] ### routing at level 1 (topmost level) iter 3
[03/19 04:38:31     44s] ### measure_qor starts on Tue Mar 19 04:38:31 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### measure_congestion starts on Tue Mar 19 04:38:31 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:31     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] ### route_end starts on Tue Mar 19 04:38:31 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #Total number of trivial nets (e.g. < 2 pins) = 8 (skipped).
[03/19 04:38:31     44s] #Total number of routable nets = 1241.
[03/19 04:38:31     44s] #Total number of nets in the design = 1249.
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #1241 routable nets have routed wires.
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #Routed nets constraints summary:
[03/19 04:38:31     44s] #-----------------------------
[03/19 04:38:31     44s] #        Rules   Unconstrained  
[03/19 04:38:31     44s] #-----------------------------
[03/19 04:38:31     44s] #      Default            1241  
[03/19 04:38:31     44s] #-----------------------------
[03/19 04:38:31     44s] #        Total            1241  
[03/19 04:38:31     44s] #-----------------------------
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #Routing constraints summary of the whole design:
[03/19 04:38:31     44s] #-----------------------------
[03/19 04:38:31     44s] #        Rules   Unconstrained  
[03/19 04:38:31     44s] #-----------------------------
[03/19 04:38:31     44s] #      Default            1241  
[03/19 04:38:31     44s] #-----------------------------
[03/19 04:38:31     44s] #        Total            1241  
[03/19 04:38:31     44s] #-----------------------------
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] ### adjust_flow_per_partial_route_obs starts on Tue Mar 19 04:38:31 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### cal_base_flow starts on Tue Mar 19 04:38:31 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### init_flow_edge starts on Tue Mar 19 04:38:31 2024 with memory = 1996.68 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### cal_flow starts on Tue Mar 19 04:38:31 2024 with memory = 1997.69 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### report_overcon starts on Tue Mar 19 04:38:31 2024 with memory = 1997.69 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #                 OverCon       OverCon       OverCon       OverCon          
[03/19 04:38:31     44s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/19 04:38:31     44s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[03/19 04:38:31     44s] #  ----------------------------------------------------------------------------------------
[03/19 04:38:31     44s] #  metal1        2(2.82%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.82%)     0.95  
[03/19 04:38:31     44s] #  metal2       46(16.9%)     28(10.3%)     18(6.62%)      7(2.57%)   (36.4%)     0.91  
[03/19 04:38:31     44s] #  metal3       53(19.5%)     21(7.72%)     26(9.56%)      3(1.10%)   (37.9%)     0.89  
[03/19 04:38:31     44s] #  ----------------------------------------------------------------------------------------
[03/19 04:38:31     44s] #     Total    101(16.4%)     49(7.97%)     44(7.15%)     10(1.63%)   (33.2%)
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[03/19 04:38:31     44s] #  Overflow after GR: 17.07% H + 16.10% V
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### cal_base_flow starts on Tue Mar 19 04:38:31 2024 with memory = 1997.69 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### init_flow_edge starts on Tue Mar 19 04:38:31 2024 with memory = 1997.69 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### cal_flow starts on Tue Mar 19 04:38:31 2024 with memory = 1997.17 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### generate_cong_map_content starts on Tue Mar 19 04:38:31 2024 with memory = 1997.17 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### Sync with Inovus CongMap starts on Tue Mar 19 04:38:31 2024 with memory = 1997.17 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] #Hotspot report including placement blocked areas
[03/19 04:38:31     44s] OPERPROF: Starting HotSpotCal at level 1, MEM:2428.1M, EPOCH TIME: 1710841111.615739
[03/19 04:38:31     44s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/19 04:38:31     44s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[03/19 04:38:31     44s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/19 04:38:31     44s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[03/19 04:38:31     44s] [hotspot] |   metal2(V)    |             23.00 |             24.00 |    -0.15   119.85   823.35   719.85 |
[03/19 04:38:31     44s] [hotspot] |   metal3(H)    |             19.00 |             19.00 |   239.85    -0.15   719.85   719.85 |
[03/19 04:38:31     44s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/19 04:38:31     44s] [hotspot] |      worst     | (metal2)    23.00 | (metal2)    24.00 |                                     |
[03/19 04:38:31     44s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/19 04:38:31     44s] [hotspot] |   all layers   |             35.00 |             35.00 |                                     |
[03/19 04:38:31     44s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/19 04:38:31     44s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 35.00, normalized total congestion hotspot area = 35.00 (area is in unit of 4 std-cell row bins)
[03/19 04:38:31     44s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 35.00/35.00 (area is in unit of 4 std-cell row bins)
[03/19 04:38:31     44s] [hotspot] max/total 35.00/35.00, big hotspot (>10) total 35.00
[03/19 04:38:31     44s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[03/19 04:38:31     44s] [hotspot] +-----+-------------------------------------+---------------+
[03/19 04:38:31     44s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/19 04:38:31     44s] [hotspot] +-----+-------------------------------------+---------------+
[03/19 04:38:31     44s] [hotspot] |  1  |    -0.15    -0.15   823.35   719.85 |       35.00   |
[03/19 04:38:31     44s] [hotspot] +-----+-------------------------------------+---------------+
[03/19 04:38:31     44s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:2444.1M, EPOCH TIME: 1710841111.618823
[03/19 04:38:31     44s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### update starts on Tue Mar 19 04:38:31 2024 with memory = 1997.76 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] #Complete Global Routing.
[03/19 04:38:31     44s] #Total wire length = 207349 um.
[03/19 04:38:31     44s] #Total half perimeter of net bounding box = 157952 um.
[03/19 04:38:31     44s] #Total wire length on LAYER metal1 = 384 um.
[03/19 04:38:31     44s] #Total wire length on LAYER metal2 = 97087 um.
[03/19 04:38:31     44s] #Total wire length on LAYER metal3 = 109877 um.
[03/19 04:38:31     44s] #Total number of vias = 6081
[03/19 04:38:31     44s] #Up-Via Summary (total 6081):
[03/19 04:38:31     44s] #           
[03/19 04:38:31     44s] #-----------------------
[03/19 04:38:31     44s] # metal1           3757
[03/19 04:38:31     44s] # metal2           2324
[03/19 04:38:31     44s] #-----------------------
[03/19 04:38:31     44s] #                  6081 
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### report_overcon starts on Tue Mar 19 04:38:31 2024 with memory = 1997.86 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### report_overcon starts on Tue Mar 19 04:38:31 2024 with memory = 1997.86 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] #Max overcon = 4 tracks.
[03/19 04:38:31     44s] #Total overcon = 33.17%.
[03/19 04:38:31     44s] #Worst layer Gcell overcon rate = 37.87%.
[03/19 04:38:31     44s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### global_route design signature (5): route=396106057 net_attr=754732282
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #Global routing statistics:
[03/19 04:38:31     44s] #Cpu time = 00:00:02
[03/19 04:38:31     44s] #Elapsed time = 00:00:02
[03/19 04:38:31     44s] #Increased memory = 1.29 (MB)
[03/19 04:38:31     44s] #Total memory = 1997.86 (MB)
[03/19 04:38:31     44s] #Peak memory = 2188.32 (MB)
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #Finished global routing on Tue Mar 19 04:38:31 2024
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] #
[03/19 04:38:31     44s] ### Time Record (Global Routing) is uninstalled.
[03/19 04:38:31     44s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:31     44s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:31     44s] ### track-assign external-init starts on Tue Mar 19 04:38:31 2024 with memory = 1997.86 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### Time Record (Track Assignment) is installed.
[03/19 04:38:31     44s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:31     44s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:31     44s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:31     44s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:31     44s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:31     44s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:31     44s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:31     44s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:31     44s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:31     44s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:31     44s] ### Time Record (Track Assignment) is uninstalled.
[03/19 04:38:31     44s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1997.86 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### track-assign engine-init starts on Tue Mar 19 04:38:31 2024 with memory = 1997.86 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] ### Time Record (Track Assignment) is installed.
[03/19 04:38:31     44s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:31     44s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:31     44s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:31     44s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:31     44s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:31     44s] ### track-assign core-engine starts on Tue Mar 19 04:38:31 2024 with memory = 1997.86 (MB), peak = 2188.32 (MB)
[03/19 04:38:31     44s] #Start Track Assignment.
[03/19 04:38:31     44s] #Done with 1503 horizontal wires in 1 hboxes and 1541 vertical wires in 1 hboxes.
[03/19 04:38:32     44s] #Done with 559 horizontal wires in 1 hboxes and 539 vertical wires in 1 hboxes.
[03/19 04:38:32     44s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/19 04:38:32     44s] #
[03/19 04:38:32     44s] #Track assignment summary:
[03/19 04:38:32     44s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/19 04:38:32     44s] #------------------------------------------------------------------------
[03/19 04:38:32     44s] # metal1       329.10 	  1.00%  	  0.00% 	  0.00%
[03/19 04:38:32     44s] # metal2     94739.10 	  0.20%  	  0.00% 	  0.04%
[03/19 04:38:32     44s] # metal3    106657.36 	  0.49%  	  0.00% 	  0.00%
[03/19 04:38:32     44s] #------------------------------------------------------------------------
[03/19 04:38:32     44s] # All      201725.56  	  0.35% 	  0.00% 	  0.00%
[03/19 04:38:32     44s] #Complete Track Assignment.
[03/19 04:38:32     44s] #Total wire length = 201837 um.
[03/19 04:38:32     44s] #Total half perimeter of net bounding box = 157952 um.
[03/19 04:38:32     44s] #Total wire length on LAYER metal1 = 326 um.
[03/19 04:38:32     44s] #Total wire length on LAYER metal2 = 95009 um.
[03/19 04:38:32     44s] #Total wire length on LAYER metal3 = 106501 um.
[03/19 04:38:32     44s] #Total number of vias = 6081
[03/19 04:38:32     44s] #Up-Via Summary (total 6081):
[03/19 04:38:32     44s] #           
[03/19 04:38:32     44s] #-----------------------
[03/19 04:38:32     44s] # metal1           3757
[03/19 04:38:32     44s] # metal2           2324
[03/19 04:38:32     44s] #-----------------------
[03/19 04:38:32     44s] #                  6081 
[03/19 04:38:32     44s] #
[03/19 04:38:32     44s] ### track_assign design signature (8): route=1798490382
[03/19 04:38:32     44s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:32     44s] ### Time Record (Track Assignment) is uninstalled.
[03/19 04:38:32     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1998.05 (MB), peak = 2188.32 (MB)
[03/19 04:38:32     44s] #
[03/19 04:38:32     44s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/19 04:38:32     44s] #Cpu time = 00:00:02
[03/19 04:38:32     44s] #Elapsed time = 00:00:02
[03/19 04:38:32     44s] #Increased memory = 10.79 (MB)
[03/19 04:38:32     44s] #Total memory = 1998.05 (MB)
[03/19 04:38:32     44s] #Peak memory = 2188.32 (MB)
[03/19 04:38:32     44s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:32     44s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:32     44s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:32     44s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:32     44s] ### Time Record (Detail Routing) is installed.
[03/19 04:38:32     44s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:32     44s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:32     44s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:32     44s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:32     44s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:32     44s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:32     44s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:32     44s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:32     44s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:32     44s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:32     44s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:32     44s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:32     44s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:32     44s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:32     44s] ### drc_pitch = 4050 (  4.0500 um) drc_range = 1800 (  1.8000 um) route_pitch = 2700 (  2.7000 um) patch_pitch = 39300 ( 39.3000 um) top_route_layer = 3 top_pin_layer = 3
[03/19 04:38:32     44s] #
[03/19 04:38:32     44s] #Start Detail Routing..
[03/19 04:38:32     44s] #start initial detail routing ...
[03/19 04:38:32     44s] ### Design has 0 dirty nets, has valid drcs
[03/19 04:38:40     53s] ### Gcell dirty-map stats: routing = 100.00%
[03/19 04:38:40     53s] #   number of violations = 16
[03/19 04:38:40     53s] #
[03/19 04:38:40     53s] #    By Layer and Type :
[03/19 04:38:40     53s] #	          Short   Totals
[03/19 04:38:40     53s] #	metal1        0        0
[03/19 04:38:40     53s] #	metal2       16       16
[03/19 04:38:40     53s] #	Totals       16       16
[03/19 04:38:40     53s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2043.57 (MB), peak = 2188.32 (MB)
[03/19 04:38:40     53s] #start 1st optimization iteration ...
[03/19 04:38:41     53s] ### Gcell dirty-map stats: routing = 100.00%
[03/19 04:38:41     53s] #   number of violations = 1
[03/19 04:38:41     53s] #
[03/19 04:38:41     53s] #    By Layer and Type :
[03/19 04:38:41     53s] #	          Short   Totals
[03/19 04:38:41     53s] #	metal1        0        0
[03/19 04:38:41     53s] #	metal2        0        0
[03/19 04:38:41     53s] #	metal3        1        1
[03/19 04:38:41     53s] #	Totals        1        1
[03/19 04:38:41     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2042.59 (MB), peak = 2188.32 (MB)
[03/19 04:38:41     53s] #start 2nd optimization iteration ...
[03/19 04:38:41     53s] ### Gcell dirty-map stats: routing = 100.00%
[03/19 04:38:41     53s] #   number of violations = 0
[03/19 04:38:41     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2042.43 (MB), peak = 2188.32 (MB)
[03/19 04:38:41     53s] #Complete Detail Routing.
[03/19 04:38:41     53s] #Total wire length = 212208 um.
[03/19 04:38:41     53s] #Total half perimeter of net bounding box = 157952 um.
[03/19 04:38:41     53s] #Total wire length on LAYER metal1 = 12884 um.
[03/19 04:38:41     53s] #Total wire length on LAYER metal2 = 105358 um.
[03/19 04:38:41     53s] #Total wire length on LAYER metal3 = 93967 um.
[03/19 04:38:41     53s] #Total number of vias = 7201
[03/19 04:38:41     53s] #Up-Via Summary (total 7201):
[03/19 04:38:41     53s] #           
[03/19 04:38:41     53s] #-----------------------
[03/19 04:38:41     53s] # metal1           3909
[03/19 04:38:41     53s] # metal2           3292
[03/19 04:38:41     53s] #-----------------------
[03/19 04:38:41     53s] #                  7201 
[03/19 04:38:41     53s] #
[03/19 04:38:41     53s] #Total number of DRC violations = 0
[03/19 04:38:41     53s] ### Time Record (Detail Routing) is uninstalled.
[03/19 04:38:41     53s] #Cpu time = 00:00:09
[03/19 04:38:41     53s] #Elapsed time = 00:00:09
[03/19 04:38:41     53s] #Increased memory = 44.38 (MB)
[03/19 04:38:41     53s] #Total memory = 2042.43 (MB)
[03/19 04:38:41     53s] #Peak memory = 2188.32 (MB)
[03/19 04:38:41     53s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     53s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     53s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     53s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     53s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:41     53s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     53s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     53s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     53s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     53s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:41     53s] ### Time Record (Post Route Wire Spreading) is installed.
[03/19 04:38:41     53s] ### drc_pitch = 4050 (  4.0500 um) drc_range = 1800 (  1.8000 um) route_pitch = 2700 (  2.7000 um) patch_pitch = 39300 ( 39.3000 um) top_route_layer = 3 top_pin_layer = 3
[03/19 04:38:41     53s] #
[03/19 04:38:41     53s] #Start Post Route wire spreading..
[03/19 04:38:41     53s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     53s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     53s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     53s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     53s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:41     53s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     53s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     53s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     53s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     53s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:41     53s] ### drc_pitch = 4050 (  4.0500 um) drc_range = 1800 (  1.8000 um) route_pitch = 2700 (  2.7000 um) patch_pitch = 39300 ( 39.3000 um) top_route_layer = 3 top_pin_layer = 3
[03/19 04:38:41     53s] #
[03/19 04:38:41     53s] #Start DRC checking..
[03/19 04:38:41     54s] #   number of violations = 0
[03/19 04:38:41     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2032.87 (MB), peak = 2188.32 (MB)
[03/19 04:38:41     54s] #CELL_VIEW top_module,init has no DRC violation.
[03/19 04:38:41     54s] #Total number of DRC violations = 0
[03/19 04:38:41     54s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     54s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     54s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     54s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     54s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:41     54s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     54s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     54s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     54s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     54s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:41     54s] #
[03/19 04:38:41     54s] #Start data preparation for wire spreading...
[03/19 04:38:41     54s] #
[03/19 04:38:41     54s] #Data preparation is done on Tue Mar 19 04:38:41 2024
[03/19 04:38:41     54s] #
[03/19 04:38:41     54s] ### track-assign engine-init starts on Tue Mar 19 04:38:41 2024 with memory = 2032.87 (MB), peak = 2188.32 (MB)
[03/19 04:38:41     54s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     54s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     54s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     54s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     54s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[03/19 04:38:41     54s] #
[03/19 04:38:41     54s] #Start Post Route Wire Spread.
[03/19 04:38:41     54s] #Done with 353 horizontal wires in 1 hboxes and 519 vertical wires in 1 hboxes.
[03/19 04:38:41     54s] #Complete Post Route Wire Spread.
[03/19 04:38:41     54s] #
[03/19 04:38:41     54s] #Total wire length = 214886 um.
[03/19 04:38:41     54s] #Total half perimeter of net bounding box = 157952 um.
[03/19 04:38:41     54s] #Total wire length on LAYER metal1 = 12884 um.
[03/19 04:38:41     54s] #Total wire length on LAYER metal2 = 106587 um.
[03/19 04:38:41     54s] #Total wire length on LAYER metal3 = 95416 um.
[03/19 04:38:41     54s] #Total number of vias = 7201
[03/19 04:38:41     54s] #Up-Via Summary (total 7201):
[03/19 04:38:41     54s] #           
[03/19 04:38:41     54s] #-----------------------
[03/19 04:38:41     54s] # metal1           3909
[03/19 04:38:41     54s] # metal2           3292
[03/19 04:38:41     54s] #-----------------------
[03/19 04:38:41     54s] #                  7201 
[03/19 04:38:41     54s] #
[03/19 04:38:41     54s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     54s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     54s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     54s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     54s] ### Time Record (Data Preparation) is installed.
[03/19 04:38:41     54s] #Minimum voltage of a net in the design = 0.000.
[03/19 04:38:41     54s] #Maximum voltage of a net in the design = 3.300.
[03/19 04:38:41     54s] #Voltage range [0.000 - 3.300] has 1248 nets.
[03/19 04:38:41     54s] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 04:38:41     54s] ### Time Record (Data Preparation) is uninstalled.
[03/19 04:38:41     54s] ### drc_pitch = 4050 (  4.0500 um) drc_range = 1800 (  1.8000 um) route_pitch = 2700 (  2.7000 um) patch_pitch = 39300 ( 39.3000 um) top_route_layer = 3 top_pin_layer = 3
[03/19 04:38:41     54s] #
[03/19 04:38:41     54s] #Start DRC checking..
[03/19 04:38:42     55s] #   number of violations = 0
[03/19 04:38:42     55s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2029.27 (MB), peak = 2188.32 (MB)
[03/19 04:38:42     55s] #CELL_VIEW top_module,init has no DRC violation.
[03/19 04:38:42     55s] #Total number of DRC violations = 0
[03/19 04:38:42     55s] #   number of violations = 0
[03/19 04:38:42     55s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2029.27 (MB), peak = 2188.32 (MB)
[03/19 04:38:42     55s] #CELL_VIEW top_module,init has no DRC violation.
[03/19 04:38:42     55s] #Total number of DRC violations = 0
[03/19 04:38:42     55s] #Post Route wire spread is done.
[03/19 04:38:42     55s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/19 04:38:42     55s] #Total wire length = 214886 um.
[03/19 04:38:42     55s] #Total half perimeter of net bounding box = 157952 um.
[03/19 04:38:42     55s] #Total wire length on LAYER metal1 = 12884 um.
[03/19 04:38:42     55s] #Total wire length on LAYER metal2 = 106587 um.
[03/19 04:38:42     55s] #Total wire length on LAYER metal3 = 95416 um.
[03/19 04:38:42     55s] #Total number of vias = 7201
[03/19 04:38:42     55s] #Up-Via Summary (total 7201):
[03/19 04:38:42     55s] #           
[03/19 04:38:42     55s] #-----------------------
[03/19 04:38:42     55s] # metal1           3909
[03/19 04:38:42     55s] # metal2           3292
[03/19 04:38:42     55s] #-----------------------
[03/19 04:38:42     55s] #                  7201 
[03/19 04:38:42     55s] #
[03/19 04:38:42     55s] #detailRoute Statistics:
[03/19 04:38:42     55s] #Cpu time = 00:00:10
[03/19 04:38:42     55s] #Elapsed time = 00:00:10
[03/19 04:38:42     55s] #Increased memory = 31.21 (MB)
[03/19 04:38:42     55s] #Total memory = 2029.27 (MB)
[03/19 04:38:42     55s] #Peak memory = 2188.32 (MB)
[03/19 04:38:42     55s] ### global_detail_route design signature (30): route=2108694327 flt_obj=0 vio=1905142130 shield_wire=1
[03/19 04:38:42     55s] ### Time Record (DB Export) is installed.
[03/19 04:38:42     55s] ### export design design signature (31): route=2108694327 fixed_route=365055174 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1452309197 dirty_area=0 del_dirty_area=0 cell=932328062 placement=660089460 pin_access=1284544499 inst_pattern=1 inst_orient=1 via=1625764520 routing_via=1625764520 timing=365055174 sns=365055174
[03/19 04:38:42     55s] ### Time Record (DB Export) is uninstalled.
[03/19 04:38:42     55s] ### Time Record (Post Callback) is installed.
[03/19 04:38:42     55s] ### Time Record (Post Callback) is uninstalled.
[03/19 04:38:42     55s] #
[03/19 04:38:42     55s] #globalDetailRoute statistics:
[03/19 04:38:42     55s] #Cpu time = 00:00:15
[03/19 04:38:42     55s] #Elapsed time = 00:00:15
[03/19 04:38:42     55s] #Increased memory = 187.71 (MB)
[03/19 04:38:42     55s] #Total memory = 2039.57 (MB)
[03/19 04:38:42     55s] #Peak memory = 2188.32 (MB)
[03/19 04:38:42     55s] #Number of warnings = 2
[03/19 04:38:42     55s] #Total number of warnings = 3
[03/19 04:38:42     55s] #Number of fails = 0
[03/19 04:38:42     55s] #Total number of fails = 0
[03/19 04:38:42     55s] #Complete globalDetailRoute on Tue Mar 19 04:38:42 2024
[03/19 04:38:42     55s] #
[03/19 04:38:42     55s] ### import design signature (32): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1284544499 inst_pattern=1 inst_orient=1 via=1625764520 routing_via=1625764520 timing=1 sns=1
[03/19 04:38:42     55s] ### Time Record (globalDetailRoute) is uninstalled.
[03/19 04:38:42     55s] % End globalDetailRoute (date=03/19 04:38:42, total cpu=0:00:14.8, real=0:00:15.0, peak res=2188.3M, current mem=2028.1M)
[03/19 04:38:42     55s] AAE_INFO: Post Route call back at the end of routeDesign
[03/19 04:38:42     55s] #routeDesign: cpu time = 00:00:15, elapsed time = 00:00:16, memory = 2005.98 (MB), peak = 2188.32 (MB)
[03/19 04:38:42     55s] 
[03/19 04:38:42     55s] *** Summary of all messages that are not suppressed in this session:
[03/19 04:38:42     55s] Severity  ID               Count  Summary                                  
[03/19 04:38:42     55s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[03/19 04:38:42     55s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[03/19 04:38:42     55s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/19 04:38:42     55s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[03/19 04:38:42     55s] WARNING   NRDB-194             1   No setup time constraints read in       
[03/19 04:38:42     55s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[03/19 04:38:42     55s] *** Message Summary: 6 warning(s), 1 error(s)
[03/19 04:38:42     55s] 
[03/19 04:38:42     55s] ### Time Record (routeDesign) is uninstalled.
[03/19 04:38:42     55s] ### 
[03/19 04:38:42     55s] ###   Scalability Statistics
[03/19 04:38:42     55s] ### 
[03/19 04:38:42     55s] ### --------------------------------+----------------+----------------+----------------+
[03/19 04:38:42     55s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/19 04:38:42     55s] ### --------------------------------+----------------+----------------+----------------+
[03/19 04:38:42     55s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/19 04:38:42     55s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/19 04:38:42     55s] ###   Timing Data Generation        |        00:00:02|        00:00:03|             0.8|
[03/19 04:38:42     55s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/19 04:38:42     55s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/19 04:38:42     55s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/19 04:38:42     55s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/19 04:38:42     55s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[03/19 04:38:42     55s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/19 04:38:42     55s] ###   Detail Routing                |        00:00:09|        00:00:09|             1.0|
[03/19 04:38:42     55s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[03/19 04:38:42     55s] ###   Entire Command                |        00:00:15|        00:00:16|             1.0|
[03/19 04:38:42     55s] ### --------------------------------+----------------+----------------+----------------+
[03/19 04:38:42     55s] ### 
[03/19 04:38:42     55s] #% End routeDesign (date=03/19 04:38:42, total cpu=0:00:15.2, real=0:00:16.0, peak res=2188.3M, current mem=2006.0M)
[03/19 04:38:42     55s]  *** Starting Verify Geometry (MEM: 2251.1) ***
[03/19 04:38:42     55s] 
[03/19 04:38:42     55s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/19 04:38:42     55s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 04:38:42     55s]   VERIFY GEOMETRY ...... Initializing
[03/19 04:38:42     55s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 04:38:42     55s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 04:38:42     55s]                   ...... bin size: 9600
[03/19 04:38:42     55s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/19 04:38:43     55s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 04:38:43     55s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 04:38:43     55s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 04:38:43     55s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 04:38:43     56s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/19 04:38:43     56s] VG: elapsed time: 1.00
[03/19 04:38:43     56s] Begin Summary ...
[03/19 04:38:43     56s]   Cells       : 0
[03/19 04:38:43     56s]   SameNet     : 0
[03/19 04:38:43     56s]   Wiring      : 0
[03/19 04:38:43     56s]   Antenna     : 0
[03/19 04:38:43     56s]   Short       : 0
[03/19 04:38:43     56s]   Overlap     : 0
[03/19 04:38:43     56s] End Summary
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] **********End: VERIFY GEOMETRY**********
[03/19 04:38:43     56s]  *** verify geometry (CPU: 0:00:00.6  MEM: 310.3M)
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] <CMD> verifyConnectivity -type all -noAntenna
[03/19 04:38:43     56s] VERIFY_CONNECTIVITY use new engine.
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] ******** Start: VERIFY CONNECTIVITY ********
[03/19 04:38:43     56s] Start Time: Tue Mar 19 04:38:43 2024
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Design Name: top_module
[03/19 04:38:43     56s] Database Units: 1000
[03/19 04:38:43     56s] Design Boundary: (0.0000, 0.0000) (823.2000, 762.0000)
[03/19 04:38:43     56s] Error Limit = 1000; Warning Limit = 50
[03/19 04:38:43     56s] Check all nets
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin in_clka of net in_clka has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin in_clkb of net in_clkb has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin in_restart of net in_restart has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin in_move[1] of net in_move[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin in_move[0] of net in_move[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[31] of net board_out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[30] of net board_out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[29] of net board_out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[28] of net board_out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[27] of net board_out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[26] of net board_out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[25] of net board_out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[24] of net board_out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[23] of net board_out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[22] of net board_out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[21] of net board_out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[20] of net board_out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[19] of net board_out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[18] of net board_out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (IMPVFC-97):	IO pin board_out[17] of net board_out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[03/19 04:38:43     56s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[03/19 04:38:43     56s] To increase the message display limit, refer to the product command reference manual.
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Begin Summary 
[03/19 04:38:43     56s]   Found no problems or warnings.
[03/19 04:38:43     56s] End Summary
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] End Time: Tue Mar 19 04:38:43 2024
[03/19 04:38:43     56s] Time Elapsed: 0:00:00.0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] ******** End: VERIFY CONNECTIVITY ********
[03/19 04:38:43     56s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 04:38:43     56s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] <CMD> setStreamOutMode -snapToMGrid true -supportPathType4 false
[03/19 04:38:43     56s] <CMD> streamOut final.gds -mapFile /clear/apps/osu/soc/cadence/flow/ami05/gds2_encounter.map -libName DesignLib -units 100 -merge /clear/apps/osu/soc/cadence/lib/source/gds2/osu05_stdcells.gds2 -mode ALL
[03/19 04:38:43     56s] Merge file: /clear/apps/osu/soc/cadence/lib/source/gds2/osu05_stdcells.gds2 has version number: 3
[03/19 04:38:43     56s] Parse flat map file...
[03/19 04:38:43     56s] Writing GDSII file ...
[03/19 04:38:43     56s] 	****** db unit per micron = 1000 ******
[03/19 04:38:43     56s] 	****** output gds2 file unit per micron = 100 ******
[03/19 04:38:43     56s] 	****** unit scaling factor = 0.1 ******
[03/19 04:38:43     56s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[03/19 04:38:43     56s] Output for instance
[03/19 04:38:43     56s] Output for bump
[03/19 04:38:43     56s] Output for physical terminals
[03/19 04:38:43     56s] Output for logical terminals
[03/19 04:38:43     56s] Output for regular nets
[03/19 04:38:43     56s] Output for special nets and metal fills
[03/19 04:38:43     56s] Output for via structure generation total number 4
[03/19 04:38:43     56s] Statistics for GDS generated (version 3)
[03/19 04:38:43     56s] ----------------------------------------
[03/19 04:38:43     56s] Stream Out Layer Mapping Information:
[03/19 04:38:43     56s] GDS Layer Number          GDS Layer Name
[03/19 04:38:43     56s] ----------------------------------------
[03/19 04:38:43     56s]     61                              via2
[03/19 04:38:43     56s]     50                               via
[03/19 04:38:43     56s]     62                            metal3
[03/19 04:38:43     56s]     51                            metal2
[03/19 04:38:43     56s]     49                            metal1
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Stream Out Information Processed for GDS version 3:
[03/19 04:38:43     56s] Units: 100 DBU
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Object                             Count
[03/19 04:38:43     56s] ----------------------------------------
[03/19 04:38:43     56s] Instances                           4364
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Ports/Pins                             0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Nets                               13333
[03/19 04:38:43     56s]     metal layer metal1              2208
[03/19 04:38:43     56s]     metal layer metal2              7472
[03/19 04:38:43     56s]     metal layer metal3              3653
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s]     Via Instances                   7201
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Special Nets                          83
[03/19 04:38:43     56s]     metal layer metal1                79
[03/19 04:38:43     56s]     metal layer metal2                 4
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s]     Via Instances                     58
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Metal Fills                            0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s]     Via Instances                      0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Metal FillOPCs                         0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s]     Via Instances                      0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Metal FillDRCs                         0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s]     Via Instances                      0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Text                                  39
[03/19 04:38:43     56s]     metal layer metal1                37
[03/19 04:38:43     56s]     metal layer metal2                 2
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Blockages                              0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Custom Text                            0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Custom Box                             0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Trim Metal                             0
[03/19 04:38:43     56s] 
[03/19 04:38:43     56s] Scanning GDS file /clear/apps/osu/soc/cadence/lib/source/gds2/osu05_stdcells.gds2 to register cell name ......
[03/19 04:38:43     56s] Merging GDS file /clear/apps/osu/soc/cadence/lib/source/gds2/osu05_stdcells.gds2 ......
[03/19 04:38:43     56s] 	****** Merge file: /clear/apps/osu/soc/cadence/lib/source/gds2/osu05_stdcells.gds2 has version number: 3.
[03/19 04:38:43     56s] 	****** Merge file: /clear/apps/osu/soc/cadence/lib/source/gds2/osu05_stdcells.gds2 has units: 1000 per micron.
[03/19 04:38:43     56s] 	****** unit scaling factor = 0.1 ******
[03/19 04:38:43     56s] **WARN: (IMPOGDS-215):	Merge file : /clear/apps/osu/soc/cadence/lib/source/gds2/osu05_stdcells.gds2 has larger units than output file units. You may have rounding problem.
[03/19 04:38:43     56s] **WARN: (IMPOGDS-280):	Maximum units in merge file is 1000. Use -units 1000 to avoid rounding issue.
[03/19 04:38:43     56s] ######Streamout is finished!
[03/19 04:38:43     56s] <CMD> saveNetlist final.v
[03/19 04:38:43     56s] Writing Netlist "final.v" ...
[03/19 04:38:43     56s] <CMD> saveDesign top_module.enc
[03/19 04:38:43     56s] #% Begin save design ... (date=03/19 04:38:43, mem=2008.7M)
[03/19 04:38:43     56s] % Begin Save ccopt configuration ... (date=03/19 04:38:43, mem=2008.7M)
[03/19 04:38:43     56s] % End Save ccopt configuration ... (date=03/19 04:38:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2009.0M, current mem=2009.0M)
[03/19 04:38:43     56s] % Begin Save netlist data ... (date=03/19 04:38:43, mem=2009.0M)
[03/19 04:38:43     56s] Writing Binary DB to top_module.enc.dat.tmp/top_module.v.bin in single-threaded mode...
[03/19 04:38:43     56s] % End Save netlist data ... (date=03/19 04:38:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2009.0M, current mem=2009.0M)
[03/19 04:38:43     56s] Saving symbol-table file ...
[03/19 04:38:43     56s] Saving congestion map file top_module.enc.dat.tmp/top_module.route.congmap.gz ...
[03/19 04:38:44     56s] % Begin Save AAE data ... (date=03/19 04:38:43, mem=2009.5M)
[03/19 04:38:44     56s] Saving AAE Data ...
[03/19 04:38:44     56s] AAE DB initialization (MEM=4812.99 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/19 04:38:44     56s] % End Save AAE data ... (date=03/19 04:38:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=2009.5M, current mem=2008.9M)
[03/19 04:38:44     56s] Saving preference file top_module.enc.dat.tmp/gui.pref.tcl ...
[03/19 04:38:44     56s] Saving mode setting ...
[03/19 04:38:44     56s] Saving global file ...
[03/19 04:38:44     56s] % Begin Save floorplan data ... (date=03/19 04:38:44, mem=2009.9M)
[03/19 04:38:44     56s] Saving floorplan file ...
[03/19 04:38:44     56s] % End Save floorplan data ... (date=03/19 04:38:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2009.9M, current mem=2009.9M)
[03/19 04:38:44     56s] Saving PG file top_module.enc.dat.tmp/top_module.pg.gz, version#2, (Created by Innovus v22.14-s061_1 on Tue Mar 19 04:38:44 2024)
[03/19 04:38:44     56s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2229.0M) ***
[03/19 04:38:44     56s] Saving Drc markers ...
[03/19 04:38:44     56s] ... No Drc file written since there is no markers found.
[03/19 04:38:44     56s] % Begin Save placement data ... (date=03/19 04:38:44, mem=2009.9M)
[03/19 04:38:44     56s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/19 04:38:44     56s] Save Adaptive View Pruning View Names to Binary file
[03/19 04:38:45     56s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=2232.0M) ***
[03/19 04:38:45     57s] % End Save placement data ... (date=03/19 04:38:45, total cpu=0:00:00.1, real=0:00:01.0, peak res=2009.9M, current mem=2009.9M)
[03/19 04:38:45     57s] % Begin Save routing data ... (date=03/19 04:38:45, mem=2009.9M)
[03/19 04:38:45     57s] Saving route file ...
[03/19 04:38:45     57s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2229.0M) ***
[03/19 04:38:45     57s] % End Save routing data ... (date=03/19 04:38:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2009.9M, current mem=2009.5M)
[03/19 04:38:45     57s] Saving property file top_module.enc.dat.tmp/top_module.prop
[03/19 04:38:45     57s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2232.0M) ***
[03/19 04:38:45     57s] #Saving pin access data to file top_module.enc.dat.tmp/top_module.apa ...
[03/19 04:38:45     57s] #
[03/19 04:38:45     57s] % Begin Save power constraints data ... (date=03/19 04:38:45, mem=2009.6M)
[03/19 04:38:45     57s] % End Save power constraints data ... (date=03/19 04:38:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2009.6M, current mem=2009.6M)
[03/19 04:38:46     57s] Generated self-contained design top_module.enc.dat.tmp
[03/19 04:38:46     57s] #% End save design ... (date=03/19 04:38:46, total cpu=0:00:01.3, real=0:00:03.0, peak res=2009.9M, current mem=2009.9M)
[03/19 04:38:46     57s] *** Message Summary: 0 warning(s), 0 error(s)
[03/19 04:38:46     57s] 
[03/19 04:38:46     57s] <CMD> set enc_check_rename_command_name 1
[03/19 04:38:49     57s] <CMD> win
[03/19 04:39:08     58s] <CMD> fit
[03/19 04:39:42     60s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Mar 19 04:39:42 2024
  Total CPU time:     0:01:04
  Total real time:    0:02:15
  Peak memory (main): 2339.91MB

[03/19 04:39:42     60s] 
[03/19 04:39:42     60s] *** Memory Usage v#1 (Current mem = 2804.832M, initial mem = 651.723M) ***
[03/19 04:39:42     60s] 
[03/19 04:39:42     60s] *** Summary of all messages that are not suppressed in this session:
[03/19 04:39:42     60s] Severity  ID               Count  Summary                                  
[03/19 04:39:42     60s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/19 04:39:42     60s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/19 04:39:42     60s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/19 04:39:42     60s] WARNING   IMPOGDS-215          1  Merge file : %s has larger units than ou...
[03/19 04:39:42     60s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[03/19 04:39:42     60s] WARNING   IMPOGDS-280          1  Maximum units in merge file is %d. Use -...
[03/19 04:39:42     60s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[03/19 04:39:42     60s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[03/19 04:39:42     60s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/19 04:39:42     60s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[03/19 04:39:42     60s] WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
[03/19 04:39:42     60s] WARNING   IMPDB-2504           2  Unable to find netlist cell in the desig...
[03/19 04:39:42     60s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[03/19 04:39:42     60s] WARNING   IMPVFC-97           37  IO pin %s of net %s has not been assigne...
[03/19 04:39:42     60s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[03/19 04:39:42     60s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[03/19 04:39:42     60s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[03/19 04:39:42     60s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[03/19 04:39:42     60s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[03/19 04:39:42     60s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[03/19 04:39:42     60s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[03/19 04:39:42     60s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[03/19 04:39:42     60s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/19 04:39:42     60s] WARNING   IMPSP-9057           1  Fillers being added in a FIXED mode to t...
[03/19 04:39:42     60s] WARNING   NRDB-194             1   No setup time constraints read in       
[03/19 04:39:42     60s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[03/19 04:39:42     60s] *** Message Summary: 72 warning(s), 1 error(s)
[03/19 04:39:42     60s] 
[03/19 04:39:42     60s] --- Ending "Innovus" (totcpu=0:01:01, real=0:02:12, mem=2804.8M) ---
