# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 21
attribute \dynports 1
attribute \top 1
attribute \src "dut.sv:1.1-32.10"
module \mul_signed_async
  parameter \M 8
  parameter \N 6
  attribute \src "dut.sv:28.18-28.31"
  wire width 14 signed $mul$dut.sv:28$2_Y
  attribute \src "dut.sv:7.31-7.32"
  wire width 8 input 4 signed \a
  attribute \src "dut.sv:11.24-11.29"
  wire width 8 signed \a_reg
  attribute \src "dut.sv:8.31-8.32"
  wire width 6 input 5 signed \b
  attribute \src "dut.sv:12.24-12.29"
  wire width 6 signed \b_reg
  attribute \src "dut.sv:6.23-6.26"
  wire input 1 signed \clk
  attribute \src "dut.sv:6.33-6.35"
  wire input 3 signed \en
  attribute \src "dut.sv:9.33-9.34"
  wire width 14 output 6 signed \p
  attribute \src "dut.sv:6.28-6.31"
  wire input 2 signed \rst
  attribute \src "dut.sv:18.5-30.8"
  cell $adffe $auto$ff.cc:266:slice$18
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 6'000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 6
    connect \ARST \rst
    connect \CLK \clk
    connect \D \b
    connect \EN \en
    connect \Q \b_reg
  end
  attribute \src "dut.sv:18.5-30.8"
  cell $adffe $auto$ff.cc:266:slice$19
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 14'00000000000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 14
    connect \ARST \rst
    connect \CLK \clk
    connect \D $mul$dut.sv:28$2_Y
    connect \EN \en
    connect \Q \p
  end
  attribute \src "dut.sv:18.5-30.8"
  cell $adffe $auto$ff.cc:266:slice$20
    parameter \ARST_POLARITY 1
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \ARST \rst
    connect \CLK \clk
    connect \D \a
    connect \EN \en
    connect \Q \a_reg
  end
  attribute \src "dut.sv:28.18-28.31"
  cell $mul $mul$dut.sv:28$2
    parameter \A_SIGNED 1
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 14
    connect \A \a_reg
    connect \B \b_reg
    connect \Y $mul$dut.sv:28$2_Y
  end
end
