Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Mon Apr 14 16:34:17 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.835        0.000                      0                  101        0.150        0.000                      0                  101       49.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              95.835        0.000                      0                  101        0.150        0.000                      0                  101       49.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.835ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.220%)  route 3.074ns (78.780%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.725     9.098    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497   104.901    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.205   104.933    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 95.835    

Slack (MET) :             95.835ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.220%)  route 3.074ns (78.780%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.725     9.098    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497   104.901    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[1]/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.205   104.933    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 95.835    

Slack (MET) :             95.835ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.220%)  route 3.074ns (78.780%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.725     9.098    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497   104.901    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[2]/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.205   104.933    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 95.835    

Slack (MET) :             95.835ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.220%)  route 3.074ns (78.780%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.725     9.098    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497   104.901    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[3]/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.205   104.933    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 95.835    

Slack (MET) :             95.998ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.009%)  route 2.934ns (77.991%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.585     8.958    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497   104.901    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[4]/C
                         clock pessimism              0.295   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   104.956    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.956    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 95.998    

Slack (MET) :             95.998ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.009%)  route 2.934ns (77.991%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.585     8.958    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497   104.901    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                         clock pessimism              0.295   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   104.956    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.956    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 95.998    

Slack (MET) :             95.998ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.009%)  route 2.934ns (77.991%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.585     8.958    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497   104.901    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[6]/C
                         clock pessimism              0.295   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   104.956    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.956    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 95.998    

Slack (MET) :             95.998ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.009%)  route 2.934ns (77.991%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.585     8.958    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497   104.901    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[7]/C
                         clock pessimism              0.295   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   104.956    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.956    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                 95.998    

Slack (MET) :             96.123ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.828ns (22.921%)  route 2.784ns (77.079%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.435     8.808    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y71         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.496   104.900    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism              0.272   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X61Y71         FDRE (Setup_fdre_C_CE)      -0.205   104.932    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                        104.932    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 96.123    

Slack (MET) :             96.123ns  (required time - arrival time)
  Source:                 forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.828ns (22.921%)  route 2.784ns (77.079%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.984     6.636    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[5]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.760 r  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2/O
                         net (fo=1, routed)           0.664     7.423    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.547 f  forLoop_idx_0_626383516[0].p0_button_cond/D_last_q_i_1/O
                         net (fo=5, routed)           0.702     8.249    forLoop_idx_0_626383516[0].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.373 r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=14, routed)          0.435     8.808    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X61Y71         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.496   104.900    forLoop_idx_0_626383516[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[11]/C
                         clock pessimism              0.272   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X61Y71         FDRE (Setup_fdre_C_CE)      -0.205   104.932    forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                        104.932    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 96.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 D_motor_speed_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_next_value_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  D_motor_speed_q_reg[1]/Q
                         net (fo=9, routed)           0.098     1.766    motor/pwm/D_motor_speed_q[1]
    SLICE_X64Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  motor/pwm/D_next_value_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.811    motor/pwm/D_next_value_q[7]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    motor/pwm/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[7]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121     1.661    motor/pwm/D_next_value_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D_motor_speed_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_next_value_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  D_motor_speed_q_reg[0]/Q
                         net (fo=9, routed)           0.110     1.778    motor/pwm/D_motor_speed_q[0]
    SLICE_X64Y71         LUT3 (Prop_lut3_I2_O)        0.048     1.826 r  motor/pwm/D_next_value_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    motor/pwm/D_next_value_q[4]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    motor/pwm/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[4]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.131     1.671    motor/pwm/D_next_value_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 D_motor_speed_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_next_value_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  D_motor_speed_q_reg[0]/Q
                         net (fo=9, routed)           0.114     1.782    motor/pwm/D_motor_speed_q[0]
    SLICE_X64Y71         LUT3 (Prop_lut3_I2_O)        0.048     1.830 r  motor/pwm/D_next_value_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.830    motor/pwm/D_next_value_q[6]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    motor/pwm/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[6]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.131     1.671    motor/pwm/D_next_value_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 D_motor_speed_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_next_value_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  D_motor_speed_q_reg[0]/Q
                         net (fo=9, routed)           0.110     1.778    motor/pwm/D_motor_speed_q[0]
    SLICE_X64Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.823 r  motor/pwm/D_next_value_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    motor/pwm/D_next_value_q[3]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    motor/pwm/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[3]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.120     1.660    motor/pwm/D_next_value_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 D_motor_speed_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_next_value_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  D_motor_speed_q_reg[0]/Q
                         net (fo=9, routed)           0.114     1.782    motor/pwm/D_motor_speed_q[0]
    SLICE_X64Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.827 r  motor/pwm/D_next_value_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    motor/pwm/D_next_value_q[5]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    motor/pwm/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[5]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121     1.661    motor/pwm/D_next_value_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    motor/pwm/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  motor/pwm/D_next_value_q_reg[2]/Q
                         net (fo=1, routed)           0.104     1.759    motor/pwm/D_next_value_q[2]
    SLICE_X63Y71         FDRE                                         r  motor/pwm/D_cur_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    motor/pwm/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  motor/pwm/D_cur_value_q_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.013     1.554    motor/pwm/D_cur_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    motor/pwm/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  motor/pwm/D_next_value_q_reg[1]/Q
                         net (fo=1, routed)           0.157     1.825    motor/pwm/D_next_value_q[1]
    SLICE_X63Y71         FDRE                                         r  motor/pwm/D_cur_value_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    motor/pwm/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  motor/pwm/D_cur_value_q_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.070     1.611    motor/pwm/D_cur_value_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 forLoop_idx_0_7484220[0].p0_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_motor_speed_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    forLoop_idx_0_7484220[0].p0_button_edge/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_7484220[0].p0_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  forLoop_idx_0_7484220[0].p0_button_edge/D_last_q_reg/Q
                         net (fo=3, routed)           0.082     1.737    forLoop_idx_0_7484220[0].p0_button_edge/D_last_q
    SLICE_X65Y71         LUT5 (Prop_lut5_I1_O)        0.099     1.836 r  forLoop_idx_0_7484220[0].p0_button_edge/D_motor_speed_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    forLoop_idx_0_7484220[0].p0_button_edge_n_2
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[1]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.092     1.619    D_motor_speed_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 forLoop_idx_0_7484220[0].p0_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_motor_speed_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    forLoop_idx_0_7484220[0].p0_button_edge/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_7484220[0].p0_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  forLoop_idx_0_7484220[0].p0_button_edge/D_last_q_reg/Q
                         net (fo=3, routed)           0.083     1.738    forLoop_idx_0_626383516[0].p0_button_cond/D_last_q
    SLICE_X65Y71         LUT4 (Prop_lut4_I2_O)        0.099     1.837 r  forLoop_idx_0_626383516[0].p0_button_cond/D_motor_speed_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    forLoop_idx_0_626383516[0].p0_button_cond_n_0
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  D_motor_speed_q_reg[0]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.091     1.618    D_motor_speed_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.593%)  route 0.160ns (49.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    motor/pwm/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  motor/pwm/D_next_value_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  motor/pwm/D_next_value_q_reg[7]/Q
                         net (fo=1, routed)           0.160     1.851    motor/pwm/D_next_value_q[7]
    SLICE_X60Y71         FDRE                                         r  motor/pwm/D_cur_value_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     2.039    motor/pwm/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  motor/pwm/D_cur_value_q_reg[7]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.063     1.623    motor/pwm/D_cur_value_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y71   D_motor_speed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y71   D_motor_speed_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X65Y71   D_motor_speed_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X61Y69   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X61Y71   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X61Y71   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X61Y72   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X61Y72   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X61Y69   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y69   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y69   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y71   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y71   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X65Y71   D_motor_speed_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y69   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y69   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y71   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X61Y71   forLoop_idx_0_626383516[0].p0_button_cond/D_ctr_q_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.670ns (60.812%)  route 3.009ns (39.188%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.196    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  motor/pwm/ctr/D_ctr_q_reg[5]/Q
                         net (fo=5, routed)           1.031     6.683    motor/pwm/ctr/M_ctr_value[2]
    SLICE_X63Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.807 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.807    motor/pwm/ctr_n_3
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.357 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           1.978     9.335    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.540    12.875 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    12.875    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.527ns (73.815%)  route 0.542ns (26.185%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.527    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  motor/pwm/ctr/D_ctr_q_reg[7]/Q
                         net (fo=5, routed)           0.109     1.777    motor/pwm/ctr/M_ctr_value[4]
    SLICE_X63Y71         LUT4 (Prop_lut4_I1_O)        0.051     1.828 r  motor/pwm/ctr/pulse0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.828    motor/pwm/ctr_n_6
    SLICE_X63Y71         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.922 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.432     2.354    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.241     3.595 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.595    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.121ns  (logic 1.634ns (22.943%)  route 5.488ns (77.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.788     6.298    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.700     7.121    reset_cond/M_reset_cond_in
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.121ns  (logic 1.634ns (22.943%)  route 5.488ns (77.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.788     6.298    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.700     7.121    reset_cond/M_reset_cond_in
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.121ns  (logic 1.634ns (22.943%)  route 5.488ns (77.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.788     6.298    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.700     7.121    reset_cond/M_reset_cond_in
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.121ns  (logic 1.634ns (22.943%)  route 5.488ns (77.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.788     6.298    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.700     7.121    reset_cond/M_reset_cond_in
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.040ns  (logic 1.489ns (48.978%)  route 1.551ns (51.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.551     3.040    forLoop_idx_0_626383516[0].p0_button_cond/sync/D[0]
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.492     4.896    forLoop_idx_0_626383516[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_626383516[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.257ns (28.369%)  route 0.648ns (71.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.648     0.905    forLoop_idx_0_626383516[0].p0_button_cond/sync/D[0]
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     2.037    forLoop_idx_0_626383516[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_626383516[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.790ns  (logic 0.322ns (11.556%)  route 2.468ns (88.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.490    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.535 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.790    reset_cond/M_reset_cond_in
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.790ns  (logic 0.322ns (11.556%)  route 2.468ns (88.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.490    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.535 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.790    reset_cond/M_reset_cond_in
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.790ns  (logic 0.322ns (11.556%)  route 2.468ns (88.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.490    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.535 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.790    reset_cond/M_reset_cond_in
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.790ns  (logic 0.322ns (11.556%)  route 2.468ns (88.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.490    reset_cond/rst_n_IBUF
    SLICE_X62Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.535 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.255     2.790    reset_cond/M_reset_cond_in
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





