module mux (
	input [7:0] a_i,		// Input A
	input [7:0] b_i,		// Input B
	input sig_i,			// Input Signal
	output [7:0] res_o);	// Output result

// Assign Result to be either A or B depending on value of input signal
res_o = sig_i ? a_i : b_i;

endmodule
