enum RISCVRegister {
  /* x0  */ RVREG_zero,
  /* x1  */ RVREG_ra,
  /* x2  */ RVREG_sp,
  /* x3  */ RVREG_gp,
  /* x4  */ RVREG_tp,
  /* x5  */ RVREG_t0,
  /* x6  */ RVREG_t1,
  /* x7  */ RVREG_t2,
  /* x8  */ RVREG_s0,
  /* x8  */ RVREG_fp = 8,
  /* x9  */ RVREG_s1,
  /* x10 */ RVREG_a0,
  /* x11 */ RVREG_a1,
  /* x12 */ RVREG_a2,
  /* x13 */ RVREG_a3,
  /* x14 */ RVREG_a4,
  /* x15 */ RVREG_a5,
  /* x16 */ RVREG_a6,
  /* x17 */ RVREG_a7,
  /* x18 */ RVREG_s2,
  /* x19 */ RVREG_s3,
  /* x20 */ RVREG_s4,
  /* x21 */ RVREG_s5,
  /* x22 */ RVREG_s6,
  /* x23 */ RVREG_s7,
  /* x24 */ RVREG_s8,
  /* x25 */ RVREG_s9,
  /* x26 */ RVREG_s10,
  /* x27 */ RVREG_s11,
  /* x28 */ RVREG_t3,
  /* x29 */ RVREG_t4,
  /* x30 */ RVREG_t5,
  /* x31 */ RVREG_t6,

  /* f0  */ RVREG_ft0,
  /* f1  */ RVREG_ft1,
  /* f2  */ RVREG_ft2,
  /* f3  */ RVREG_ft3,
  /* f4  */ RVREG_ft4,
  /* f5  */ RVREG_ft5,
  /* f6  */ RVREG_ft6,
  /* f7  */ RVREG_ft7,
  /* f8  */ RVREG_fs0,
  /* f9  */ RVREG_fs1,
  /* f10 */ RVREG_fa0,
  /* f11 */ RVREG_fa1,
  /* f12 */ RVREG_fa2,
  /* f13 */ RVREG_fa3,
  /* f14 */ RVREG_fa4,
  /* f15 */ RVREG_fa5,
  /* f16 */ RVREG_fa6,
  /* f17 */ RVREG_fa7,
  /* f18 */ RVREG_fs2,
  /* f19 */ RVREG_fs3,
  /* f20 */ RVREG_fs4,
  /* f21 */ RVREG_fs5,
  /* f22 */ RVREG_fs6,
  /* f23 */ RVREG_fs7,
  /* f24 */ RVREG_fs8,
  /* f25 */ RVREG_fs9,
  /* f26 */ RVREG_fs10,
  /* f27 */ RVREG_fs11,
  /* f28 */ RVREG_ft8,
  /* f29 */ RVREG_ft9,
  /* f30 */ RVREG_ft10,
  /* f31 */ RVREG_ft11
};
