{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ae7b888a",
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "outputs": [],
   "source": [
    "module fft (\n",
    "    input clk,\n",
    "    input rst_n,\n",
    "    input wire signed [3:0] FFTInRe,\n",
    "    input wire signed [3:0] FFTInIm,\n",
    "\n",
    "\n",
    "    output wire signed [12:0] MDCOutUpRe,\n",
    "    output wire signed [12:0] MDCOutUpIm,\n",
    "    output wire signed [12:0] MDCOutDownRe,\n",
    "    output wire signed [12:0] MDCOutDownIm\n",
    "\n",
    ");\n",
    "    reg [3:0] inUI_re;\n",
    "    reg [3:0] inUI_im;\n",
    "    reg [3:0] inLI_re;\n",
    "    reg [3:0] inLI_im;\n",
    "\n",
    "    wire [3:0] Up_out_re;\n",
    "    wire [3:0] Up_out_im;\n",
    "    wire [3:0] Low_out_re;\n",
    "    wire [3:0] Low_out_im;\n",
    "\n",
    "    wire [3:0] state1_shift_re;\n",
    "    wire [3:0] state1_shift_im;\n",
    "\n",
    "    wire [4:0] butter_1_up_re;\n",
    "    wire [4:0] butter_1_up_im;\n",
    "\n",
    "    wire [4:0] butter_1_l_re;\n",
    "    wire [4:0] butter_1_l_im;\n",
    "\n",
    "    wire [12:0] mul_1_up_re;\n",
    "    wire [12:0] mul_1_up_im;\n",
    "\n",
    "    wire [12:0] mul_1_l_re;\n",
    "    wire [12:0] mul_1_l_im;\n",
    "\n",
    "    wire [3:0] rom_16_counter;\n",
    "    wire flag_in_com1;\n",
    "    wire flag_in_com2;\n",
    "    wire flag_in_com3;\n",
    "    wire flag_in_com4;\n",
    "\n",
    "    wire [8:0] rom16_re;\n",
    "    wire [8:0] rom16_im;\n",
    "\n",
    "    wire [12:0] state1_shift_2_re;\n",
    "    wire [12:0] state1_shift_2_im;\n",
    "\n",
    "    always @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            inUI_re <= 0;\n",
    "            inUI_im <= 0;\n",
    "\n",
    "            \n",
    "        end else begin\n",
    "            inLI_re <= FFTInRe;\n",
    "            inLI_im <= FFTInIm;\n",
    "        end\n",
    "    end\n",
    "\n",
    "    wire valid_out_rom16;\n",
    "    wire flag_switch_state1_1;\n",
    "    wire flag_switch_state2_1;\n",
    "\n",
    "    controller controler_1(clk, rst_n, rom_16_counter, flag_in_com1, flag_in_com2, flag_in_com3, flag_in_com4, flag_switch_state2_1);\n",
    "\n",
    "    commutator_input com1 (1'b1, flag_in_com1, flag_in_com2, flag_switch_state2_1, inUI_re, inUI_im, inLI_re, inLI_im, Up_out_re, Up_out_im, Low_out_re, Low_out_im);\n",
    "    \n",
    "    shift_16#(4) shift_1(clk, rst_n, Up_out_re, Up_out_im, state1_shift_re, state1_shift_im);\n",
    "\n",
    "    butterfly#(5) butter_1(1'b0, state1_shift_re, state1_shift_im, Low_out_re, Low_out_im, butter_1_up_re, butter_1_up_im, butter_1_l_re, butter_1_l_im);\n",
    "\n",
    "    ROM16 rom_16(rom_16_counter, rom16_re, rom16_im, valid_out_rom16);\n",
    "\n",
    "    multiply mul_1(1'b0, butter_1_up_re, butter_1_up_im, rom16_re, rom16_im, mul_1_up_re, mul_1_up_im);\n",
    "    multiply mul_2(1'b0, butter_1_l_re, butter_1_l_im, rom16_re, rom16_im, mul_1_l_re, mul_1_l_im);\n",
    "\n",
    "    shift_16#(8, 13) shift_2(clk, rst_n, mul_1_l_re, mul_1_l_im, state1_shift_2_re, state1_shift_2_im);\n",
    "\n",
    "    //---------State2-------------\n",
    "\n",
    "    commutator_input #(13) com2 (1'b0, flag_in_com1, flag_in_com2, flag_switch_state2_1, mul_1_up_re, mul_1_up_im, state1_shift_2_re, state1_shift_2_im, MDCOutUpRe, MDCOutUpIm, MDCOutDownRe, MDCOutDownIm);\n",
    "\n",
    "\n",
    "endmodule"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
