$date
	Wed Aug 28 19:51:06 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module F0 $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " carry $end
$var wire 1 ) C3 $end
$var wire 1 * C2 $end
$var wire 1 + C1 $end
$scope module FA_0 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 % C $end
$var wire 1 + carry $end
$var wire 1 . sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 + C $end
$var wire 1 * carry $end
$var wire 1 1 sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 * C $end
$var wire 1 ) carry $end
$var wire 1 4 sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ) C $end
$var wire 1 " carry $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
17
06
15
14
13
02
11
10
0/
1.
1-
0,
0+
0*
0)
b1111 (
b111 '
b1000 &
0%
b111 $
b1000 #
0"
b1111 !
$end
#10
0.
01
04
b0 !
b0 (
07
0-
00
03
05
b0 $
b0 '
b0 #
b0 &
#20
14
1.
b111 !
b111 (
11
13
1,
1/
b100 $
b100 '
b11 #
b11 &
#30
17
1)
04
1*
1"
01
1+
b1001 !
b1001 (
1.
1-
16
15
1%
b1101 $
b1101 '
b1011 #
b1011 &
#40
11
b1111 !
b1111 (
14
10
12
b1111 $
b1111 '
b1111 #
b1111 &
