/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module fabric_test_feedback(\$abc$10228$auto$rtlil.cc:2506:Not$1430 , \$auto$clkbufmap.cc:266:execute$68022 , \$auto$clkbufmap.cc:298:execute$68028 , \$auto$clkbufmap.cc:298:execute$68031 , \$auto$rs_design_edit.cc:1024:execute$68787 , \$auto$rs_design_edit.cc:1024:execute$68788 , \$auto$rs_design_edit.cc:1024:execute$68789 , \$auto$rs_design_edit.cc:1024:execute$68790 , \$auto$rs_design_edit.cc:1024:execute$68791 , \$auto$rs_design_edit.cc:1024:execute$68792 , \$auto$rs_design_edit.cc:1024:execute$68793 , \$auto$rs_design_edit.cc:1024:execute$68794 , \$auto$rs_design_edit.cc:1024:execute$68795 , \$auto$rs_design_edit.cc:1024:execute$68796 , \$auto$rs_design_edit.cc:1024:execute$68797 , \$auto$rs_design_edit.cc:1024:execute$68798 , \$auto$rs_design_edit.cc:1024:execute$68799 , \$auto$rs_design_edit.cc:1024:execute$68800 , \$auto$rs_design_edit.cc:1024:execute$68801 , \$auto$rs_design_edit.cc:1024:execute$68802 , \$auto$rs_design_edit.cc:1024:execute$68803 
, \$auto$rs_design_edit.cc:776:check_undriven_IO$68804 , \$iopadmap$clk_in , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[3] , \$iopadmap$phy_rxer , \$iopadmap$reset , \EthernetModule_inst.RxModule_inst.start , \EthernetModule_inst.RxModule_inst.start_intra , \EthernetModule_inst.RxModule_inst.test1 , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \EthernetModule_inst.TxModule_inst.phy_txd[1] , \EthernetModule_inst.TxModule_inst.phy_txd[2] , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \EthernetModule_inst.TxModule_inst.phy_txen , \EthernetModule_inst.TxModule_inst.reset , \EthernetModule_inst.clk_10K , \EthernetModule_inst.initModule_inst.phy_reset , phy_rxen, phy_txclk
);
  input \$abc$10228$auto$rtlil.cc:2506:Not$1430 ;
  output \$auto$clkbufmap.cc:266:execute$68022 ;
  input \$auto$clkbufmap.cc:298:execute$68028 ;
  input \$auto$clkbufmap.cc:298:execute$68031 ;
  output \$auto$rs_design_edit.cc:1024:execute$68787 ;
  output \$auto$rs_design_edit.cc:1024:execute$68788 ;
  output \$auto$rs_design_edit.cc:1024:execute$68789 ;
  output \$auto$rs_design_edit.cc:1024:execute$68790 ;
  output \$auto$rs_design_edit.cc:1024:execute$68791 ;
  output \$auto$rs_design_edit.cc:1024:execute$68792 ;
  output \$auto$rs_design_edit.cc:1024:execute$68793 ;
  output \$auto$rs_design_edit.cc:1024:execute$68794 ;
  output \$auto$rs_design_edit.cc:1024:execute$68795 ;
  output \$auto$rs_design_edit.cc:1024:execute$68796 ;
  output \$auto$rs_design_edit.cc:1024:execute$68797 ;
  output \$auto$rs_design_edit.cc:1024:execute$68798 ;
  output \$auto$rs_design_edit.cc:1024:execute$68799 ;
  output \$auto$rs_design_edit.cc:1024:execute$68800 ;
  output \$auto$rs_design_edit.cc:1024:execute$68801 ;
  output \$auto$rs_design_edit.cc:1024:execute$68802 ;
  output \$auto$rs_design_edit.cc:1024:execute$68803 ;
  output \$auto$rs_design_edit.cc:776:check_undriven_IO$68804 ;
  input \$iopadmap$clk_in ;
  input \$iopadmap$phy_rxd[0] ;
  input \$iopadmap$phy_rxd[1] ;
  input \$iopadmap$phy_rxd[2] ;
  input \$iopadmap$phy_rxd[3] ;
  input \$iopadmap$phy_rxer ;
  input \$iopadmap$reset ;
  output \EthernetModule_inst.RxModule_inst.start ;
  output \EthernetModule_inst.RxModule_inst.start_intra ;
  output \EthernetModule_inst.RxModule_inst.test1 ;
  output \EthernetModule_inst.TxModule_inst.phy_txd[0] ;
  output \EthernetModule_inst.TxModule_inst.phy_txd[1] ;
  output \EthernetModule_inst.TxModule_inst.phy_txd[2] ;
  output \EthernetModule_inst.TxModule_inst.phy_txd[3] ;
  output \EthernetModule_inst.TxModule_inst.phy_txen ;
  output \EthernetModule_inst.TxModule_inst.reset ;
  input \EthernetModule_inst.clk_10K ;
  output \EthernetModule_inst.initModule_inst.phy_reset ;
  inout phy_rxen;
  inout phy_txclk;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] ;
  wire \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[0] ;
  wire \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[1] ;
  wire \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[2] ;
  wire \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[3] ;
  wire \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ;
  wire \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217.20-217.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218.20-218.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219.20-219.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220.20-220.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y ;
  wire \$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ;
  wire \$abc$10228$auto$rtlil.cc:2506:Not$1425 ;
  wire \$abc$10228$auto$rtlil.cc:2506:Not$1430 ;
  wire \$abc$10228$auto$rtlil.cc:2510:ReduceOr$1428 ;
  wire \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] ;
  wire \$abc$10228$li0_li0 ;
  wire \$abc$10228$li1_li1 ;
  wire \$abc$10228$li2_li2 ;
  wire \$abc$10228$li3_li3 ;
  wire \$abc$10228$li4_li4 ;
  wire \$abc$10228$li5_li5 ;
  wire \$abc$10228$li6_li6 ;
  wire \$abc$10228$li7_li7 ;
  wire \$abc$10228$li8_li8 ;
  wire \$abc$10391$li00_li00 ;
  wire \$abc$10391$li01_li01 ;
  wire \$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo00 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo01 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo02 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo03 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo04 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo05 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo06 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo07 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo08 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo09 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo10 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo11 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo12 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo13 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo14 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo15 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo16 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo17 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo18 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo19 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo20 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo21 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo22 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo23 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo24 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo25 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo26 ;
  (* keep = 32'h00000001 *)
  wire \$abc$10576$lo27 ;
  wire \$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179 ;
  wire \$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181 ;
  wire \$abc$10728$new_n197_ ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[0] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[1] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[2] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[3] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[4] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[5] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[6] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[7] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[8] ;
  wire \$abc$10814$auto$rtlil.cc:2613:Mux$1423[9] ;
  wire \$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236 ;
  wire \$abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[0] ;
  wire \$abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[1] ;
  wire \$abc$10997$flatten\EthernetModule_inst.\RxModule_inst.$procmux$563_Y[1] ;
  wire \$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ;
  wire \$abc$11168$auto$rtlil.cc:2613:Mux$1501 ;
  wire \$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201 ;
  wire \$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482 ;
  wire \$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221 ;
  wire \$abc$11316$auto$rtlil.cc:2510:ReduceOr$1433 ;
  wire \$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$11330$lo0 ;
  wire \$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244 ;
  wire \$abc$11355$li0_li0 ;
  wire \$abc$11355$li1_li1 ;
  wire \$abc$11355$li2_li2 ;
  wire \$abc$11355$li3_li3 ;
  wire \$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257 ;
  wire \$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260 ;
  wire \$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141 ;
  wire \$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133 ;
  wire \$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247 ;
  wire \$abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[2] ;
  wire \$abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[3] ;
  wire \$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207 ;
  wire \$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ;
  wire \$abc$11732$li000_li000 ;
  wire \$abc$11732$li001_li001 ;
  wire \$abc$11732$li002_li002 ;
  wire \$abc$11732$li003_li003 ;
  wire \$abc$11732$li004_li004 ;
  wire \$abc$11732$li005_li005 ;
  wire \$abc$11732$li006_li006 ;
  wire \$abc$11732$li007_li007 ;
  wire \$abc$11732$li008_li008 ;
  wire \$abc$11732$li009_li009 ;
  wire \$abc$11732$li010_li010 ;
  wire \$abc$11732$li011_li011 ;
  wire \$abc$11732$li012_li012 ;
  wire \$abc$11732$li013_li013 ;
  wire \$abc$11732$li014_li014 ;
  wire \$abc$11732$li015_li015 ;
  wire \$abc$11732$li016_li016 ;
  wire \$abc$11732$li017_li017 ;
  wire \$abc$11732$li018_li018 ;
  wire \$abc$11732$li019_li019 ;
  wire \$abc$11732$li020_li020 ;
  wire \$abc$11732$li021_li021 ;
  wire \$abc$11732$li022_li022 ;
  wire \$abc$11732$li023_li023 ;
  wire \$abc$11732$li024_li024 ;
  wire \$abc$11732$li025_li025 ;
  wire \$abc$11732$li026_li026 ;
  wire \$abc$11732$li027_li027 ;
  wire \$abc$11732$li028_li028 ;
  wire \$abc$11732$li029_li029 ;
  wire \$abc$11732$li030_li030 ;
  wire \$abc$11732$li031_li031 ;
  wire \$abc$11732$li032_li032 ;
  wire \$abc$11732$li033_li033 ;
  wire \$abc$11732$li034_li034 ;
  wire \$abc$11732$li035_li035 ;
  wire \$abc$11732$li036_li036 ;
  wire \$abc$11732$li037_li037 ;
  wire \$abc$11732$li038_li038 ;
  wire \$abc$11732$li039_li039 ;
  wire \$abc$11732$li040_li040 ;
  wire \$abc$11732$li041_li041 ;
  wire \$abc$11732$li042_li042 ;
  wire \$abc$11732$li043_li043 ;
  wire \$abc$11732$li044_li044 ;
  wire \$abc$11732$li045_li045 ;
  wire \$abc$11732$li046_li046 ;
  wire \$abc$11732$li047_li047 ;
  wire \$abc$11732$li048_li048 ;
  wire \$abc$11732$li049_li049 ;
  wire \$abc$11732$li050_li050 ;
  wire \$abc$11732$li051_li051 ;
  wire \$abc$11732$li052_li052 ;
  wire \$abc$11732$li053_li053 ;
  wire \$abc$11732$li054_li054 ;
  wire \$abc$11732$li055_li055 ;
  wire \$abc$11732$li056_li056 ;
  wire \$abc$11732$li057_li057 ;
  wire \$abc$11732$li058_li058 ;
  wire \$abc$11732$li059_li059 ;
  wire \$abc$11732$li060_li060 ;
  wire \$abc$11732$li061_li061 ;
  wire \$abc$11732$li062_li062 ;
  wire \$abc$11732$li063_li063 ;
  wire \$abc$11732$li064_li064 ;
  wire \$abc$11732$li065_li065 ;
  wire \$abc$11732$li066_li066 ;
  wire \$abc$11732$li067_li067 ;
  wire \$abc$11732$li068_li068 ;
  wire \$abc$11732$li069_li069 ;
  wire \$abc$11732$li070_li070 ;
  wire \$abc$11732$li071_li071 ;
  wire \$abc$11732$li072_li072 ;
  wire \$abc$11732$li073_li073 ;
  wire \$abc$11732$li074_li074 ;
  wire \$abc$11732$li075_li075 ;
  wire \$abc$11732$li076_li076 ;
  wire \$abc$11732$li077_li077 ;
  wire \$abc$11732$li078_li078 ;
  wire \$abc$11732$li079_li079 ;
  wire \$abc$11732$li080_li080 ;
  wire \$abc$11732$li081_li081 ;
  wire \$abc$11732$li082_li082 ;
  wire \$abc$11732$li083_li083 ;
  wire \$abc$11732$li084_li084 ;
  wire \$abc$11732$li085_li085 ;
  wire \$abc$11732$li086_li086 ;
  wire \$abc$11732$li087_li087 ;
  wire \$abc$11732$li088_li088 ;
  wire \$abc$11732$li089_li089 ;
  wire \$abc$11732$li090_li090 ;
  wire \$abc$11732$li091_li091 ;
  wire \$abc$11732$li092_li092 ;
  wire \$abc$11732$li093_li093 ;
  wire \$abc$11732$li094_li094 ;
  wire \$abc$11732$li095_li095 ;
  wire \$abc$11732$li096_li096 ;
  wire \$abc$11732$li097_li097 ;
  wire \$abc$11732$li098_li098 ;
  wire \$abc$11732$li099_li099 ;
  wire \$abc$11732$li100_li100 ;
  wire \$abc$11732$li101_li101 ;
  wire \$abc$11732$li102_li102 ;
  wire \$abc$11732$li103_li103 ;
  wire \$abc$11732$li104_li104 ;
  wire \$abc$11732$li105_li105 ;
  wire \$abc$11732$li106_li106 ;
  wire \$abc$11732$li107_li107 ;
  wire \$abc$11732$li108_li108 ;
  wire \$abc$11732$li109_li109 ;
  wire \$abc$11732$li110_li110 ;
  wire \$abc$11732$li111_li111 ;
  wire \$abc$11732$li112_li112 ;
  wire \$abc$11732$li113_li113 ;
  wire \$abc$11732$li114_li114 ;
  wire \$abc$11732$li115_li115 ;
  wire \$abc$11732$li116_li116 ;
  wire \$abc$11732$li117_li117 ;
  wire \$abc$11732$li118_li118 ;
  wire \$abc$11732$li119_li119 ;
  wire \$abc$11732$li120_li120 ;
  wire \$abc$11732$li121_li121 ;
  wire \$abc$11732$li122_li122 ;
  wire \$abc$11732$li123_li123 ;
  wire \$abc$11732$li124_li124 ;
  wire \$abc$11732$li125_li125 ;
  wire \$abc$11732$li126_li126 ;
  wire \$abc$11732$li127_li127 ;
  wire \$abc$11732$li128_li128 ;
  wire \$abc$11732$li129_li129 ;
  wire \$abc$11732$li130_li130 ;
  wire \$abc$11732$li131_li131 ;
  wire \$abc$11732$li132_li132 ;
  wire \$abc$11732$li133_li133 ;
  wire \$abc$11732$li134_li134 ;
  wire \$abc$11732$li135_li135 ;
  wire \$abc$11732$li136_li136 ;
  wire \$abc$11732$li137_li137 ;
  wire \$abc$11732$li138_li138 ;
  wire \$abc$11732$li139_li139 ;
  wire \$abc$11732$li140_li140 ;
  wire \$abc$11732$li141_li141 ;
  wire \$abc$11732$li142_li142 ;
  wire \$abc$11732$li143_li143 ;
  wire \$abc$11732$li144_li144 ;
  wire \$abc$11732$li145_li145 ;
  wire \$abc$11732$li146_li146 ;
  wire \$abc$11732$li147_li147 ;
  wire \$abc$11732$li148_li148 ;
  wire \$abc$11732$li149_li149 ;
  wire \$abc$11732$li150_li150 ;
  wire \$abc$11732$li151_li151 ;
  wire \$abc$11732$li152_li152 ;
  wire \$abc$11732$li153_li153 ;
  wire \$abc$11732$li154_li154 ;
  wire \$abc$11732$li155_li155 ;
  wire \$abc$11732$li156_li156 ;
  wire \$abc$11732$li157_li157 ;
  wire \$abc$11732$li158_li158 ;
  wire \$abc$11732$li159_li159 ;
  wire \$abc$11732$li160_li160 ;
  wire \$abc$11732$li161_li161 ;
  wire \$abc$11732$li162_li162 ;
  wire \$abc$11732$li163_li163 ;
  wire \$abc$11732$li164_li164 ;
  wire \$abc$11732$li165_li165 ;
  wire \$abc$11732$li166_li166 ;
  wire \$abc$11732$li167_li167 ;
  wire \$abc$11732$li168_li168 ;
  wire \$abc$11732$li169_li169 ;
  wire \$abc$11732$li170_li170 ;
  wire \$abc$11732$li171_li171 ;
  wire \$abc$11732$li172_li172 ;
  wire \$abc$11732$li173_li173 ;
  wire \$abc$11732$li174_li174 ;
  wire \$abc$11732$li175_li175 ;
  wire \$abc$11732$li176_li176 ;
  wire \$abc$11732$li177_li177 ;
  wire \$abc$11732$li178_li178 ;
  wire \$abc$11732$li179_li179 ;
  wire \$abc$11732$li180_li180 ;
  wire \$abc$11732$li181_li181 ;
  wire \$abc$11732$li182_li182 ;
  wire \$abc$11732$li183_li183 ;
  wire \$abc$11732$li184_li184 ;
  wire \$abc$11732$li185_li185 ;
  wire \$abc$11732$li186_li186 ;
  wire \$abc$11732$li187_li187 ;
  wire \$abc$11732$li188_li188 ;
  wire \$abc$11732$li189_li189 ;
  wire \$abc$11732$li190_li190 ;
  wire \$abc$11732$li191_li191 ;
  wire \$abc$11732$li192_li192 ;
  wire \$abc$11732$li193_li193 ;
  wire \$abc$11732$li194_li194 ;
  wire \$abc$11732$li195_li195 ;
  wire \$abc$12326$abc$8277$new_n1136_ ;
  wire \$abc$12326$abc$8277$new_n1310_ ;
  wire \$abc$12326$abc$8277$new_n1342_ ;
  wire \$abc$12326$abc$8277$new_n1374_ ;
  wire \$abc$12326$abc$8277$new_n1407_ ;
  wire \$abc$12326$abc$8277$new_n1439_ ;
  wire \$abc$12326$abc$8277$new_n1472_ ;
  wire \$abc$12326$abc$8277$new_n1505_ ;
  wire \$abc$12326$li00_li00 ;
  wire \$abc$12326$li01_li01 ;
  wire \$abc$12326$li02_li02 ;
  wire \$abc$12326$li03_li03 ;
  wire \$abc$12326$li04_li04 ;
  wire \$abc$12326$li05_li05 ;
  wire \$abc$12326$li06_li06 ;
  wire \$abc$12326$li07_li07 ;
  wire \$abc$12326$li08_li08 ;
  wire \$abc$12326$li09_li09 ;
  wire \$abc$12326$li10_li10 ;
  wire \$abc$12326$li11_li11 ;
  wire \$abc$12326$li12_li12 ;
  wire \$abc$12326$li13_li13 ;
  wire \$abc$12326$li14_li14 ;
  wire \$abc$12326$li15_li15 ;
  wire \$abc$12326$li16_li16 ;
  wire \$abc$12326$li17_li17 ;
  wire \$abc$12326$li18_li18 ;
  wire \$abc$12326$li19_li19 ;
  wire \$abc$12326$li20_li20 ;
  wire \$abc$12326$li21_li21 ;
  wire \$abc$12326$li22_li22 ;
  wire \$abc$12326$li23_li23 ;
  wire \$abc$12326$li24_li24 ;
  wire \$abc$12326$li25_li25 ;
  wire \$abc$12326$li26_li26 ;
  wire \$abc$12326$li27_li27 ;
  wire \$abc$12326$li28_li28 ;
  wire \$abc$12326$li29_li29 ;
  wire \$abc$12326$li30_li30 ;
  wire \$abc$12326$li31_li31 ;
  wire \$abc$12326$li32_li32 ;
  wire \$abc$12326$li33_li33 ;
  wire \$abc$12326$li34_li34 ;
  wire \$abc$12326$li35_li35 ;
  wire \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[0] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[10] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[11] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[1] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[2] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[3] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[4] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[5] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[6] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[7] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[8] ;
  wire \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[9] ;
  wire \$abc$12682$li00_li00 ;
  wire \$abc$12682$li01_li01 ;
  wire \$abc$12682$li02_li02 ;
  wire \$abc$12682$li03_li03 ;
  wire \$abc$12682$li04_li04 ;
  wire \$abc$12682$li05_li05 ;
  wire \$abc$12682$li06_li06 ;
  wire \$abc$12682$li07_li07 ;
  wire \$abc$12682$li08_li08 ;
  wire \$abc$12682$li09_li09 ;
  wire \$abc$12682$li10_li10 ;
  wire \$abc$12682$li11_li11 ;
  wire \$abc$12682$li12_li12 ;
  wire \$abc$12682$li13_li13 ;
  wire \$abc$12682$li14_li14 ;
  wire \$abc$12682$li15_li15 ;
  wire \$abc$12682$li16_li16 ;
  wire \$abc$12682$li17_li17 ;
  wire \$abc$12682$li18_li18 ;
  wire \$abc$12682$li19_li19 ;
  wire \$abc$12682$li20_li20 ;
  wire \$abc$12873$li01_li01 ;
  wire \$abc$12873$li04_li04 ;
  wire \$abc$12873$li05_li05 ;
  wire \$abc$12873$li06_li06 ;
  wire \$abc$12873$li07_li07 ;
  wire \$abc$12873$li08_li08 ;
  wire \$abc$12873$li09_li09 ;
  wire \$abc$12873$li10_li10 ;
  wire \$abc$12873$li11_li11 ;
  wire \$abc$12873$li12_li12 ;
  wire \$abc$12873$li13_li13 ;
  wire \$abc$12873$li14_li14 ;
  wire \$abc$12873$li15_li15 ;
  wire \$abc$12873$li16_li16 ;
  wire \$abc$12873$li17_li17 ;
  wire \$abc$12873$li18_li18 ;
  wire \$abc$13036$li00_li00 ;
  wire \$abc$13036$li01_li01 ;
  wire \$abc$13036$li02_li02 ;
  wire \$abc$13036$li03_li03 ;
  wire \$abc$13036$li04_li04 ;
  wire \$abc$13036$li05_li05 ;
  wire \$abc$13036$li06_li06 ;
  wire \$abc$13036$li07_li07 ;
  wire \$abc$13036$li08_li08 ;
  wire \$abc$13036$li09_li09 ;
  wire \$abc$13036$li10_li10 ;
  wire \$abc$13036$li11_li11 ;
  wire \$abc$13036$li12_li12 ;
  wire \$abc$13036$li13_li13 ;
  wire \$abc$13036$li14_li14 ;
  wire \$abc$13036$li15_li15 ;
  wire \$abc$13036$li16_li16 ;
  wire \$abc$13036$li17_li17 ;
  wire \$abc$13036$li18_li18 ;
  wire \$abc$13036$li19_li19 ;
  wire \$abc$13036$li20_li20 ;
  wire \$abc$13036$li21_li21 ;
  wire \$abc$13036$li22_li22 ;
  wire \$abc$13036$li23_li23 ;
  wire \$abc$13036$li24_li24 ;
  wire \$abc$13036$li25_li25 ;
  wire \$abc$13036$li26_li26 ;
  wire \$abc$13036$li27_li27 ;
  wire \$abc$13036$li28_li28 ;
  wire \$abc$13036$li29_li29 ;
  wire \$abc$13036$li30_li30 ;
  wire \$abc$13036$li31_li31 ;
  wire \$abc$13205$abc$8277$new_n1143_ ;
  wire \$abc$13205$abc$8277$new_n1151_ ;
  wire \$abc$13205$abc$8277$new_n1159_ ;
  wire \$abc$13205$abc$8277$new_n1167_ ;
  wire \$abc$13205$abc$8277$new_n1175_ ;
  wire \$abc$13205$abc$8277$new_n1183_ ;
  wire \$abc$13205$abc$8277$new_n1191_ ;
  wire \$abc$13205$abc$8277$new_n1199_ ;
  wire \$abc$13205$abc$8277$new_n1207_ ;
  wire \$abc$13205$abc$8277$new_n1215_ ;
  wire \$abc$13205$abc$8277$new_n1223_ ;
  wire \$abc$13205$abc$8277$new_n1231_ ;
  wire \$abc$13205$abc$8277$new_n1239_ ;
  wire \$abc$13205$abc$8277$new_n1247_ ;
  wire \$abc$13205$abc$8277$new_n1255_ ;
  wire \$abc$13205$abc$8277$new_n1263_ ;
  wire \$abc$13205$abc$8277$new_n1271_ ;
  wire \$abc$13205$abc$8277$new_n1279_ ;
  wire \$abc$13205$abc$8277$new_n1287_ ;
  wire \$abc$13205$abc$8277$new_n1295_ ;
  wire \$abc$13324$li0_li0 ;
  wire \$abc$13324$li1_li1 ;
  wire \$abc$13324$li2_li2 ;
  wire \$abc$13405$li0_li0 ;
  wire \$abc$13405$li1_li1 ;
  wire \$abc$13405$li2_li2 ;
  wire \$abc$13405$li3_li3 ;
  wire \$abc$13405$li4_li4 ;
  wire \$abc$13405$li5_li5 ;
  wire \$abc$13405$li6_li6 ;
  wire \$abc$13405$li7_li7 ;
  wire \$abc$13405$li8_li8 ;
  wire \$abc$13405$li9_li9 ;
  wire \$abc$13592$li0_li0 ;
  wire \$abc$13592$li1_li1 ;
  wire \$abc$13592$li2_li2 ;
  wire \$abc$13922$li00_li00 ;
  wire \$abc$13922$li02_li02 ;
  wire \$abc$13922$li03_li03 ;
  wire \$abc$13922$li04_li04 ;
  wire \$abc$13922$li05_li05 ;
  wire \$abc$13922$li06_li06 ;
  wire \$abc$13922$li07_li07 ;
  wire \$abc$13922$li08_li08 ;
  wire \$abc$13922$li09_li09 ;
  wire \$abc$13922$li10_li10 ;
  wire \$abc$13922$li11_li11 ;
  wire \$abc$13922$li12_li12 ;
  wire \$abc$13922$li13_li13 ;
  wire \$abc$13922$li14_li14 ;
  wire \$abc$13922$li15_li15 ;
  wire \$abc$13922$li16_li16 ;
  wire \$abc$13922$li17_li17 ;
  wire \$abc$13922$li18_li18 ;
  wire \$abc$13922$li19_li19 ;
  wire \$abc$13922$li20_li20 ;
  wire \$abc$13922$li21_li21 ;
  wire \$abc$13922$li22_li22 ;
  wire \$abc$13922$li23_li23 ;
  wire \$abc$13922$li24_li24 ;
  wire \$abc$13922$li25_li25 ;
  wire \$abc$14146$li0_li0 ;
  wire \$abc$14146$li1_li1 ;
  wire \$abc$14146$li2_li2 ;
  wire \$abc$14146$li3_li3 ;
  wire \$abc$14146$li4_li4 ;
  wire \$abc$14146$li5_li5 ;
  wire \$abc$14146$li6_li6 ;
  wire \$abc$14146$li7_li7 ;
  wire \$abc$14193$li0_li0 ;
  wire \$abc$14193$li1_li1 ;
  wire \$abc$14193$li2_li2 ;
  wire \$abc$14193$li3_li3 ;
  wire \$abc$14193$li4_li4 ;
  wire \$abc$14193$li5_li5 ;
  wire \$abc$14193$li6_li6 ;
  wire \$abc$14271$li0_li0 ;
  wire \$abc$14271$li1_li1 ;
  wire \$abc$14271$li2_li2 ;
  wire \$abc$14271$li3_li3 ;
  wire \$abc$14470$li0_li0 ;
  wire \$abc$14470$li1_li1 ;
  wire \$abc$14470$li2_li2 ;
  wire \$abc$14470$li3_li3 ;
  wire \$abc$14470$li4_li4 ;
  wire \$abc$14710$li0_li0 ;
  wire \$abc$14710$li1_li1 ;
  wire \$abc$14728$li0_li0 ;
  wire \$abc$14728$li1_li1 ;
  wire \$abc$14728$li2_li2 ;
  wire \$abc$14728$li3_li3 ;
  wire \$abc$14809$li0_li0 ;
  wire \$abc$14809$li1_li1 ;
  wire \$abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521 ;
  wire \$abc$14834$li0_li0 ;
  wire \$abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641 ;
  wire \$abc$14842$li0_li0 ;
  wire \$abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581 ;
  wire \$abc$14850$li0_li0 ;
  wire \$abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461 ;
  wire \$abc$14858$li0_li0 ;
  wire \$abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491 ;
  wire \$abc$14880$li0_li0 ;
  wire \$abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551 ;
  wire \$abc$14886$li0_li0 ;
  wire \$abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671 ;
  wire \$abc$14892$li0_li0 ;
  wire \$abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611 ;
  wire \$abc$14898$li0_li0 ;
  wire \$abc$14904$li0_li0 ;
  wire \$abc$67295$auto$rtlil.cc:2715:NotGate$41423 ;
  wire \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] ;
  wire \$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] ;
  wire \$abc$67295$new_new_n1179__ ;
  wire \$abc$67295$new_new_n1180__ ;
  wire \$abc$67295$new_new_n1182__ ;
  wire \$abc$67295$new_new_n1184__ ;
  wire \$abc$67295$new_new_n1186__ ;
  wire \$abc$67295$new_new_n1189__ ;
  wire \$abc$67295$new_new_n1190__ ;
  wire \$abc$67295$new_new_n1193__ ;
  wire \$abc$67295$new_new_n1194__ ;
  wire \$abc$67295$new_new_n1195__ ;
  wire \$abc$67295$new_new_n1214__ ;
  wire \$abc$67295$new_new_n1224__ ;
  wire \$abc$67295$new_new_n1225__ ;
  wire \$abc$67295$new_new_n1226__ ;
  wire \$abc$67295$new_new_n1227__ ;
  wire \$abc$67295$new_new_n1228__ ;
  wire \$abc$67295$new_new_n1229__ ;
  wire \$abc$67295$new_new_n1231__ ;
  wire \$abc$67295$new_new_n1232__ ;
  wire \$abc$67295$new_new_n1234__ ;
  wire \$abc$67295$new_new_n1239__ ;
  wire \$abc$67295$new_new_n1240__ ;
  wire \$abc$67295$new_new_n1241__ ;
  wire \$abc$67295$new_new_n1243__ ;
  wire \$abc$67295$new_new_n1244__ ;
  wire \$abc$67295$new_new_n1245__ ;
  wire \$abc$67295$new_new_n1246__ ;
  wire \$abc$67295$new_new_n1247__ ;
  wire \$abc$67295$new_new_n1248__ ;
  wire \$abc$67295$new_new_n1252__ ;
  wire \$abc$67295$new_new_n1253__ ;
  wire \$abc$67295$new_new_n1256__ ;
  wire \$abc$67295$new_new_n1260__ ;
  wire \$abc$67295$new_new_n1261__ ;
  wire \$abc$67295$new_new_n1262__ ;
  wire \$abc$67295$new_new_n1265__ ;
  wire \$abc$67295$new_new_n1266__ ;
  wire \$abc$67295$new_new_n1272__ ;
  wire \$abc$67295$new_new_n1274__ ;
  wire \$abc$67295$new_new_n1275__ ;
  wire \$abc$67295$new_new_n1276__ ;
  wire \$abc$67295$new_new_n1282__ ;
  wire \$abc$67295$new_new_n1283__ ;
  wire \$abc$67295$new_new_n1284__ ;
  wire \$abc$67295$new_new_n1285__ ;
  wire \$abc$67295$new_new_n1286__ ;
  wire \$abc$67295$new_new_n1287__ ;
  wire \$abc$67295$new_new_n1294__ ;
  wire \$abc$67295$new_new_n1296__ ;
  wire \$abc$67295$new_new_n1302__ ;
  wire \$abc$67295$new_new_n1304__ ;
  wire \$abc$67295$new_new_n1319__ ;
  wire \$abc$67295$new_new_n1321__ ;
  wire \$abc$67295$new_new_n1322__ ;
  wire \$abc$67295$new_new_n1323__ ;
  wire \$abc$67295$new_new_n1326__ ;
  wire \$abc$67295$new_new_n1334__ ;
  wire \$abc$67295$new_new_n1339__ ;
  wire \$abc$67295$new_new_n1364__ ;
  wire \$abc$67295$new_new_n1365__ ;
  wire \$abc$67295$new_new_n1371__ ;
  wire \$abc$67295$new_new_n1381__ ;
  wire \$abc$67295$new_new_n1382__ ;
  wire \$abc$67295$new_new_n1385__ ;
  wire \$abc$67295$new_new_n1386__ ;
  wire \$abc$67295$new_new_n1390__ ;
  wire \$abc$67295$new_new_n1415__ ;
  wire \$abc$67295$new_new_n1416__ ;
  wire \$abc$67295$new_new_n1425__ ;
  wire \$abc$67295$new_new_n1426__ ;
  wire \$abc$67295$new_new_n1427__ ;
  wire \$abc$67295$new_new_n1449__ ;
  wire \$abc$67295$new_new_n1450__ ;
  wire \$abc$67295$new_new_n1459__ ;
  wire \$abc$67295$new_new_n1468__ ;
  wire \$abc$67295$new_new_n1469__ ;
  wire \$abc$67295$new_new_n1470__ ;
  wire \$abc$67295$new_new_n1480__ ;
  wire \$abc$67295$new_new_n1481__ ;
  wire \$abc$67295$new_new_n1482__ ;
  wire \$abc$67295$new_new_n1486__ ;
  wire \$abc$67295$new_new_n1489__ ;
  wire \$abc$67295$new_new_n1490__ ;
  wire \$abc$67295$new_new_n1508__ ;
  wire \$abc$67295$new_new_n1509__ ;
  wire \$abc$67295$new_new_n1512__ ;
  wire \$abc$67295$new_new_n1513__ ;
  wire \$abc$67295$new_new_n1517__ ;
  wire \$abc$67295$new_new_n1518__ ;
  wire \$abc$67295$new_new_n1535__ ;
  wire \$abc$67295$new_new_n1536__ ;
  wire \$abc$67295$new_new_n1548__ ;
  wire \$abc$67295$new_new_n1549__ ;
  wire \$abc$67295$new_new_n1592__ ;
  wire \$abc$67295$new_new_n1593__ ;
  wire \$abc$67295$new_new_n1616__ ;
  wire \$abc$67295$new_new_n1617__ ;
  wire \$abc$67295$new_new_n1639__ ;
  wire \$abc$67295$new_new_n1640__ ;
  wire \$abc$67295$new_new_n1658__ ;
  wire \$abc$67295$new_new_n1659__ ;
  wire \$abc$67295$new_new_n1665__ ;
  wire \$abc$67295$new_new_n1666__ ;
  wire \$abc$67295$new_new_n1677__ ;
  wire \$abc$67295$new_new_n1678__ ;
  wire \$abc$67295$new_new_n1680__ ;
  wire \$abc$67295$new_new_n1681__ ;
  wire \$abc$67295$new_new_n1683__ ;
  wire \$abc$67295$new_new_n1684__ ;
  wire \$abc$67295$new_new_n1690__ ;
  wire \$abc$67295$new_new_n1691__ ;
  wire \$abc$67295$new_new_n1693__ ;
  wire \$abc$67295$new_new_n1694__ ;
  wire \$abc$67295$new_new_n1698__ ;
  wire \$abc$67295$new_new_n1703__ ;
  wire \$abc$67295$new_new_n1717__ ;
  wire \$abc$67295$new_new_n1734__ ;
  wire \$abc$67295$new_new_n1735__ ;
  wire \$abc$67295$new_new_n1740__ ;
  wire \$abc$67295$new_new_n1744__ ;
  wire \$abc$67295$new_new_n1745__ ;
  wire \$abc$67295$new_new_n1751__ ;
  wire \$abc$67295$new_new_n1752__ ;
  wire \$abc$67295$new_new_n1761__ ;
  wire \$abc$67295$new_new_n1762__ ;
  wire \$abc$67295$new_new_n1764__ ;
  wire \$abc$67295$new_new_n1765__ ;
  wire \$abc$67295$new_new_n1767__ ;
  wire \$abc$67295$new_new_n1768__ ;
  wire \$abc$67295$new_new_n1770__ ;
  wire \$abc$67295$new_new_n1771__ ;
  wire \$abc$67295$new_new_n1773__ ;
  wire \$abc$67295$new_new_n1774__ ;
  wire \$abc$67295$new_new_n1776__ ;
  wire \$abc$67295$new_new_n1777__ ;
  wire \$abc$67295$new_new_n1779__ ;
  wire \$abc$67295$new_new_n1780__ ;
  wire \$abc$67295$new_new_n1782__ ;
  wire \$abc$67295$new_new_n1783__ ;
  wire \$abc$67295$new_new_n1785__ ;
  wire \$abc$67295$new_new_n1786__ ;
  wire \$abc$67295$new_new_n1790__ ;
  wire \$abc$67295$new_new_n1791__ ;
  wire \$abc$67295$new_new_n1792__ ;
  wire \$abc$67295$new_new_n1793__ ;
  wire \$abc$67295$new_new_n1794__ ;
  wire \$abc$67295$new_new_n1795__ ;
  wire \$abc$67295$new_new_n1796__ ;
  wire \$abc$67295$new_new_n1797__ ;
  wire \$abc$67295$new_new_n1800__ ;
  wire \$abc$67295$new_new_n1806__ ;
  wire \$abc$67295$new_new_n1807__ ;
  wire \$abc$67295$new_new_n1809__ ;
  wire \$abc$67295$new_new_n1810__ ;
  wire \$abc$67295$new_new_n1812__ ;
  wire \$abc$67295$new_new_n1813__ ;
  wire \$abc$67295$new_new_n1832__ ;
  wire \$abc$67295$new_new_n1839__ ;
  wire \$abc$67295$new_new_n1840__ ;
  wire \$abc$67295$new_new_n1842__ ;
  wire \$abc$67295$new_new_n1843__ ;
  wire \$abc$67295$new_new_n1845__ ;
  wire \$abc$67295$new_new_n1846__ ;
  wire \$abc$67295$new_new_n1848__ ;
  wire \$abc$67295$new_new_n1849__ ;
  wire \$abc$67295$new_new_n1851__ ;
  wire \$abc$67295$new_new_n1852__ ;
  wire \$abc$67295$new_new_n1854__ ;
  wire \$abc$67295$new_new_n1855__ ;
  wire \$abc$67295$new_new_n1857__ ;
  wire \$abc$67295$new_new_n1858__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:14.20-14.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire \$auto$alumacc.cc:485:replace_alu$1313.CO[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.CO[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.X[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.Y[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.Y[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.Y[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.Y[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.Y[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.Y[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.16-104.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto$alumacc.cc:485:replace_alu$1371.Y[8] ;
  wire \$auto$clkbufmap.cc:266:execute$68022 ;
  wire \$auto$clkbufmap.cc:298:execute$68028 ;
  wire \$auto$clkbufmap.cc:298:execute$68031 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$41421 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68787 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68788 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68789 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68790 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68791 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68792 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68793 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68794 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68795 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68796 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68797 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68798 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68799 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68800 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68801 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68802 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68803 ;
  wire \$auto$rs_design_edit.cc:776:check_undriven_IO$68804 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.108-104.133|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:93.23-93.24" *)
  wire \$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.108-104.133|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:93.23-93.24" *)
  wire \$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.108-104.133|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:93.23-93.24" *)
  wire \$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104.108-104.133|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/techmap.v:93.23-93.24" *)
  wire \$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[3] ;
  wire \$iopadmap$clk_in ;
  wire \$iopadmap$phy_rxd[0] ;
  wire \$iopadmap$phy_rxd[1] ;
  wire \$iopadmap$phy_rxd[2] ;
  wire \$iopadmap$phy_rxd[3] ;
  wire \$iopadmap$phy_rxer ;
  wire \$iopadmap$reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:65.22-65.23" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:65.22-65.23" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:65.22-65.23" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:65.22-65.23" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:69.23-69.24" *)
  wire \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69" *)
  (* unused_bits = "0" *)
  wire \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[32] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[33] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[34] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[35] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[36] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18" *)
  (* unused_bits = "0" *)
  wire \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[37] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25" *)
  (* unused_bits = "0" *)
  wire \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0" *)
  wire \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[9] ;
  (* hdlname = "EthernetModule_inst RxModule_inst bad_da" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:103.6-103.12|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.bad_da ;
  (* hdlname = "EthernetModule_inst RxModule_inst cycle" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:90.11-90.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.cycle[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst cycle" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:90.11-90.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.cycle[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.delay_cnt[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.delay_cnt[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.delay_cnt[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.delay_cnt[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ffIDX" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:101.72-101.77|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ffIDX[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ffIDX" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:101.72-101.77|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ffIDX[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ffIDX" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:101.72-101.77|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ffIDX[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[4] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[5] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[6] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[7] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_d" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:82.11-82.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_d[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_d" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:82.11-82.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_d[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_d" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:82.11-82.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_d[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_data" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:39.9-39.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_data ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[4] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[5] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[6] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[7] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:99.22-99.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_idx[8] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_state" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109.11-109.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_state[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_state" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109.11-109.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_state[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[10] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[11] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[12] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[13] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[14] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[15] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[16] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[17] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[18] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[19] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[20] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[21] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[22] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[23] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[4] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[5] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[6] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[7] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[8] ;
  (* hdlname = "EthernetModule_inst RxModule_inst frameid" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:42.48-42.55|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.frameid[9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[0][9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[1][9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[2][9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[3][9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[4][9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[5][9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[6][9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.RxModule_inst.frameid_buf[7][9] ;
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_cnt[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_cnt[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_cnt[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_cnt[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst gap_len_ctl" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:89.11-89.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_len_ctl[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst gap_len_ctl" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:89.11-89.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_len_ctl[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[4] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[5] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[6] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[7] ;
  (* hdlname = "EthernetModule_inst RxModule_inst nibble_idx" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:98.26-98.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.nibble_idx[8] ;
  (* hdlname = "EthernetModule_inst RxModule_inst queue_empty" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:104.6-104.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.queue_empty ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxIDX" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:101.65-101.70|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxIDX[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxIDX" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:101.65-101.70|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxIDX[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxIDX" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:101.65-101.70|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxIDX[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxState" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106.11-106.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxState[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxState" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106.11-106.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxState[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxState" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:106.11-106.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxState[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[10] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[11] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[4] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[5] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[6] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[7] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[8] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:94.76-94.101|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[9] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[10] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[11] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[2] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[4] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[5] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[6] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[7] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[8] ;
  (* hdlname = "EthernetModule_inst RxModule_inst rxdata_buf_writer_address" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:93.77-93.102|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[9] ;
  (* hdlname = "EthernetModule_inst RxModule_inst start" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:46.9-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* hdlname = "EthernetModule_inst RxModule_inst start" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:46.9-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.start ;
  (* hdlname = "EthernetModule_inst RxModule_inst start_intra" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85.6-85.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* hdlname = "EthernetModule_inst RxModule_inst start_intra" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85.6-85.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.start_intra ;
  (* hdlname = "EthernetModule_inst RxModule_inst test1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:47.9-47.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* hdlname = "EthernetModule_inst RxModule_inst test1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:47.9-47.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.test1 ;
  (* hdlname = "EthernetModule_inst TxModule_inst Enable_Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:75.6-75.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.Enable_Crc ;
  (* hdlname = "EthernetModule_inst TxModule_inst Initialize_Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:75.18-75.32|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.Initialize_Crc ;
  (* hdlname = "EthernetModule_inst TxModule_inst cycle" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:81.11-81.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.cycle[0] ;
  (* hdlname = "EthernetModule_inst TxModule_inst cycle" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:81.11-81.16|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.cycle[1] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ffIDX" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:82.6-82.11|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ffIDX ;
  (* hdlname = "EthernetModule_inst TxModule_inst ffIDX1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:82.13-82.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ffIDX1 ;
  (* hdlname = "EthernetModule_inst TxModule_inst ffIDX2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:82.21-82.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ffIDX2 ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_d" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:84.11-84.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_d[0] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_d" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:84.11-84.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_d[1] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_d" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:84.11-84.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_d[2] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[0] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[1] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[2] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[3] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[4] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[5] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[6] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[7] ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:83.22-83.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.ff_idx[8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[0][9] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][10] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][11] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][12] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][13] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][14] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][15] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][16] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][17] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][18] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][19] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][20] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][21] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][22] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][23] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][8] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.frameid_buf[1][9] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[0] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[1] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[2] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[3] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[4] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[5] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[6] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[7] ;
  (* hdlname = "EthernetModule_inst TxModule_inst nibble_idx" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:72.26-72.36|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.nibble_idx[8] ;
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txd[0] ;
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txd[1] ;
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txd[2] ;
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txd[3] ;
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txen" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:59.9-59.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txen" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:59.9-59.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txen ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[0] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[100] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[101] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[102] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[103] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[104] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[105] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[106] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[107] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[108] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[109] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[10] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[110] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[111] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[112] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[113] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[114] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[115] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[116] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[117] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[118] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[119] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[11] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[120] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[121] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[122] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[123] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[124] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[125] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[126] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[127] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[128] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[129] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[12] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[130] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[131] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[132] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[133] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[134] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[135] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[136] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[137] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[138] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[139] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[13] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[140] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[141] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[142] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[143] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[144] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[145] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[146] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[147] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[148] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[149] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[14] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[150] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[151] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[152] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[153] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[154] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[155] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[156] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[157] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[158] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[159] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[15] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[160] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[161] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[162] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[163] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[164] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[165] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[166] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[167] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[168] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[169] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[16] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[170] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[171] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[172] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[173] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[174] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[175] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[176] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[177] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[178] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[179] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[17] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[180] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[181] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[182] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[183] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[184] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[185] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[186] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[187] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[188] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[189] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[18] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[190] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[191] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[192] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[193] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[194] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[195] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[196] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[197] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[198] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[199] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[19] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[1] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[20] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[21] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[22] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[23] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[24] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[25] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[26] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[27] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[28] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[29] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[2] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[30] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[31] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[32] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[33] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[34] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[35] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[36] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[37] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[38] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[39] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[3] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[40] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[41] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[42] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[43] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[44] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[45] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[46] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[47] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[48] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[49] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[4] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[50] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[51] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[52] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[53] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[54] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[55] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[56] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[57] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[58] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[59] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[5] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[60] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[61] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[62] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[63] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[64] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[65] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[66] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[67] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[68] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[69] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[6] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[70] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[71] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[72] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[73] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[74] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[75] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[76] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[77] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[78] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[79] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[7] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[80] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[81] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[82] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[83] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[84] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[85] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[86] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[87] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[88] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[89] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[8] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[90] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[91] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[92] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[93] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[94] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[95] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[96] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[97] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[98] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[99] ;
  (* hdlname = "EthernetModule_inst TxModule_inst preaddlt" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:67.171-67.179|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.preaddlt[9] ;
  (* hdlname = "EthernetModule_inst TxModule_inst reset" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:45.19-45.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* hdlname = "EthernetModule_inst TxModule_inst reset" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:45.19-45.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.reset ;
  (* hdlname = "EthernetModule_inst TxModule_inst txIDX" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:80.7-80.12|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txIDX ;
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.txState[0] ;
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.txState[1] ;
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.txState[2] ;
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.txState[3] ;
  (* keep = 32'h00000001 *)
  wire \EthernetModule_inst.TxModule_inst.txState[4] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[0] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[10] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[11] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[12] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[13] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[14] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[15] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[16] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[17] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[18] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[19] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[1] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[20] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[21] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[22] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[23] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[24] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[25] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[26] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[27] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[28] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[29] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[2] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[30] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[31] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[3] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[4] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[5] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[6] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[7] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[8] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txcrc Crc" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:260.13-261.47|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/CRC_Module.v:9.15-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.txcrc.Crc[9] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[0] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[1] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[2] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[3] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[4] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[5] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[6] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[7] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[8] ;
  (* hdlname = "EthernetModule_inst TxModule_inst txdata_buf_reader_address" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:70.20-70.45|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[9] ;
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22" *)
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22" *)
  wire \EthernetModule_inst.clk_10K ;
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[0] ;
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[1] ;
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[2] ;
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[3] ;
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[4] ;
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[5] ;
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[6] ;
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.phy_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  wire phy_rxen;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  wire phy_txclk;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11733  (
    .C(phy_txclk),
    .D(\$abc$11732$li000_li000 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11734  (
    .C(phy_txclk),
    .D(\$abc$11732$li001_li001 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11735  (
    .C(phy_txclk),
    .D(\$abc$11732$li002_li002 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11736  (
    .C(phy_txclk),
    .D(\$abc$11732$li003_li003 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11737  (
    .C(phy_txclk),
    .D(\$abc$11732$li004_li004 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11738  (
    .C(phy_txclk),
    .D(\$abc$11732$li005_li005 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11739  (
    .C(phy_txclk),
    .D(\$abc$11732$li006_li006 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11740  (
    .C(phy_txclk),
    .D(\$abc$11732$li007_li007 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11741  (
    .C(phy_txclk),
    .D(\$abc$11732$li008_li008 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11742  (
    .C(phy_txclk),
    .D(\$abc$11732$li009_li009 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11743  (
    .C(phy_txclk),
    .D(\$abc$11732$li010_li010 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11744  (
    .C(phy_txclk),
    .D(\$abc$11732$li011_li011 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11745  (
    .C(phy_txclk),
    .D(\$abc$11732$li012_li012 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11746  (
    .C(phy_txclk),
    .D(\$abc$11732$li013_li013 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11747  (
    .C(phy_txclk),
    .D(\$abc$11732$li014_li014 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11748  (
    .C(phy_txclk),
    .D(\$abc$11732$li015_li015 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11749  (
    .C(phy_txclk),
    .D(\$abc$11732$li016_li016 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11750  (
    .C(phy_txclk),
    .D(\$abc$11732$li017_li017 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11751  (
    .C(phy_txclk),
    .D(\$abc$11732$li018_li018 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11752  (
    .C(phy_txclk),
    .D(\$abc$11732$li019_li019 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11753  (
    .C(phy_txclk),
    .D(\$abc$11732$li020_li020 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11754  (
    .C(phy_txclk),
    .D(\$abc$11732$li021_li021 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11755  (
    .C(phy_txclk),
    .D(\$abc$11732$li022_li022 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11756  (
    .C(phy_txclk),
    .D(\$abc$11732$li023_li023 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11757  (
    .C(phy_txclk),
    .D(\$abc$11732$li024_li024 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11758  (
    .C(phy_txclk),
    .D(\$abc$11732$li025_li025 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11759  (
    .C(phy_txclk),
    .D(\$abc$11732$li026_li026 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11760  (
    .C(phy_txclk),
    .D(\$abc$11732$li027_li027 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11761  (
    .C(phy_txclk),
    .D(\$abc$11732$li028_li028 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11762  (
    .C(phy_txclk),
    .D(\$abc$11732$li029_li029 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11763  (
    .C(phy_txclk),
    .D(\$abc$11732$li030_li030 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11764  (
    .C(phy_txclk),
    .D(\$abc$11732$li031_li031 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11765  (
    .C(phy_txclk),
    .D(\$abc$11732$li032_li032 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[32] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11766  (
    .C(phy_txclk),
    .D(\$abc$11732$li033_li033 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[33] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11767  (
    .C(phy_txclk),
    .D(\$abc$11732$li034_li034 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[34] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11768  (
    .C(phy_txclk),
    .D(\$abc$11732$li035_li035 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[35] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11769  (
    .C(phy_txclk),
    .D(\$abc$11732$li036_li036 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[36] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11770  (
    .C(phy_txclk),
    .D(\$abc$11732$li037_li037 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[37] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11771  (
    .C(phy_txclk),
    .D(\$abc$11732$li038_li038 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[38] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11772  (
    .C(phy_txclk),
    .D(\$abc$11732$li039_li039 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[39] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11773  (
    .C(phy_txclk),
    .D(\$abc$11732$li040_li040 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[40] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11774  (
    .C(phy_txclk),
    .D(\$abc$11732$li041_li041 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[41] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11775  (
    .C(phy_txclk),
    .D(\$abc$11732$li042_li042 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[42] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11776  (
    .C(phy_txclk),
    .D(\$abc$11732$li043_li043 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[43] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11777  (
    .C(phy_txclk),
    .D(\$abc$11732$li044_li044 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[44] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11778  (
    .C(phy_txclk),
    .D(\$abc$11732$li045_li045 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[45] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11779  (
    .C(phy_txclk),
    .D(\$abc$11732$li046_li046 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[46] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11780  (
    .C(phy_txclk),
    .D(\$abc$11732$li047_li047 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[47] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11781  (
    .C(phy_txclk),
    .D(\$abc$11732$li048_li048 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[48] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11782  (
    .C(phy_txclk),
    .D(\$abc$11732$li049_li049 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[49] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11783  (
    .C(phy_txclk),
    .D(\$abc$11732$li050_li050 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[50] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11784  (
    .C(phy_txclk),
    .D(\$abc$11732$li051_li051 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[51] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11785  (
    .C(phy_txclk),
    .D(\$abc$11732$li052_li052 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[52] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11786  (
    .C(phy_txclk),
    .D(\$abc$11732$li053_li053 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[53] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11787  (
    .C(phy_txclk),
    .D(\$abc$11732$li054_li054 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[54] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11788  (
    .C(phy_txclk),
    .D(\$abc$11732$li055_li055 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[55] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11789  (
    .C(phy_txclk),
    .D(\$abc$11732$li056_li056 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[56] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11790  (
    .C(phy_txclk),
    .D(\$abc$11732$li057_li057 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[57] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11791  (
    .C(phy_txclk),
    .D(\$abc$11732$li058_li058 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[58] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11792  (
    .C(phy_txclk),
    .D(\$abc$11732$li059_li059 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[59] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11793  (
    .C(phy_txclk),
    .D(\$abc$11732$li060_li060 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[60] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11794  (
    .C(phy_txclk),
    .D(\$abc$11732$li061_li061 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[61] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11795  (
    .C(phy_txclk),
    .D(\$abc$11732$li062_li062 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[62] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11796  (
    .C(phy_txclk),
    .D(\$abc$11732$li063_li063 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[63] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11797  (
    .C(phy_txclk),
    .D(\$abc$11732$li064_li064 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[64] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11798  (
    .C(phy_txclk),
    .D(\$abc$11732$li065_li065 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[65] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11799  (
    .C(phy_txclk),
    .D(\$abc$11732$li066_li066 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[66] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11800  (
    .C(phy_txclk),
    .D(\$abc$11732$li067_li067 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[67] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11801  (
    .C(phy_txclk),
    .D(\$abc$11732$li068_li068 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[68] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11802  (
    .C(phy_txclk),
    .D(\$abc$11732$li069_li069 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[69] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11803  (
    .C(phy_txclk),
    .D(\$abc$11732$li070_li070 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[70] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11804  (
    .C(phy_txclk),
    .D(\$abc$11732$li071_li071 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[71] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11805  (
    .C(phy_txclk),
    .D(\$abc$11732$li072_li072 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[72] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11806  (
    .C(phy_txclk),
    .D(\$abc$11732$li073_li073 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[73] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11807  (
    .C(phy_txclk),
    .D(\$abc$11732$li074_li074 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[74] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11808  (
    .C(phy_txclk),
    .D(\$abc$11732$li075_li075 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[75] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11809  (
    .C(phy_txclk),
    .D(\$abc$11732$li076_li076 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[76] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11810  (
    .C(phy_txclk),
    .D(\$abc$11732$li077_li077 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[77] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11811  (
    .C(phy_txclk),
    .D(\$abc$11732$li078_li078 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[78] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11812  (
    .C(phy_txclk),
    .D(\$abc$11732$li079_li079 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[79] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11813  (
    .C(phy_txclk),
    .D(\$abc$11732$li080_li080 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[80] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11814  (
    .C(phy_txclk),
    .D(\$abc$11732$li081_li081 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[81] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11815  (
    .C(phy_txclk),
    .D(\$abc$11732$li082_li082 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[82] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11816  (
    .C(phy_txclk),
    .D(\$abc$11732$li083_li083 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[83] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11817  (
    .C(phy_txclk),
    .D(\$abc$11732$li084_li084 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[84] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11818  (
    .C(phy_txclk),
    .D(\$abc$11732$li085_li085 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[85] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11819  (
    .C(phy_txclk),
    .D(\$abc$11732$li086_li086 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[86] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11820  (
    .C(phy_txclk),
    .D(\$abc$11732$li087_li087 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[87] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11821  (
    .C(phy_txclk),
    .D(\$abc$11732$li088_li088 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[88] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11822  (
    .C(phy_txclk),
    .D(\$abc$11732$li089_li089 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[89] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11823  (
    .C(phy_txclk),
    .D(\$abc$11732$li090_li090 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[90] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11824  (
    .C(phy_txclk),
    .D(\$abc$11732$li091_li091 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[91] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11825  (
    .C(phy_txclk),
    .D(\$abc$11732$li092_li092 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[92] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11826  (
    .C(phy_txclk),
    .D(\$abc$11732$li093_li093 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[93] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11827  (
    .C(phy_txclk),
    .D(\$abc$11732$li094_li094 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[94] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11828  (
    .C(phy_txclk),
    .D(\$abc$11732$li095_li095 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[95] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11829  (
    .C(phy_txclk),
    .D(\$abc$11732$li096_li096 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[96] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11830  (
    .C(phy_txclk),
    .D(\$abc$11732$li097_li097 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[97] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11831  (
    .C(phy_txclk),
    .D(\$abc$11732$li098_li098 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[98] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11832  (
    .C(phy_txclk),
    .D(\$abc$11732$li099_li099 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[99] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11833  (
    .C(phy_txclk),
    .D(\$abc$11732$li100_li100 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[100] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11834  (
    .C(phy_txclk),
    .D(\$abc$11732$li101_li101 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[101] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11835  (
    .C(phy_txclk),
    .D(\$abc$11732$li102_li102 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[102] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11836  (
    .C(phy_txclk),
    .D(\$abc$11732$li103_li103 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[103] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11837  (
    .C(phy_txclk),
    .D(\$abc$11732$li104_li104 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[104] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11838  (
    .C(phy_txclk),
    .D(\$abc$11732$li105_li105 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[105] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11839  (
    .C(phy_txclk),
    .D(\$abc$11732$li106_li106 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[106] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11840  (
    .C(phy_txclk),
    .D(\$abc$11732$li107_li107 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[107] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11841  (
    .C(phy_txclk),
    .D(\$abc$11732$li108_li108 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[108] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11842  (
    .C(phy_txclk),
    .D(\$abc$11732$li109_li109 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[109] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11843  (
    .C(phy_txclk),
    .D(\$abc$11732$li110_li110 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[110] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11844  (
    .C(phy_txclk),
    .D(\$abc$11732$li111_li111 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[111] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11845  (
    .C(phy_txclk),
    .D(\$abc$11732$li112_li112 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[112] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11846  (
    .C(phy_txclk),
    .D(\$abc$11732$li113_li113 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[113] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11847  (
    .C(phy_txclk),
    .D(\$abc$11732$li114_li114 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[114] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11848  (
    .C(phy_txclk),
    .D(\$abc$11732$li115_li115 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[115] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11849  (
    .C(phy_txclk),
    .D(\$abc$11732$li116_li116 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[116] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11850  (
    .C(phy_txclk),
    .D(\$abc$11732$li117_li117 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[117] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11851  (
    .C(phy_txclk),
    .D(\$abc$11732$li118_li118 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[118] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11852  (
    .C(phy_txclk),
    .D(\$abc$11732$li119_li119 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[119] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11853  (
    .C(phy_txclk),
    .D(\$abc$11732$li120_li120 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[120] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11854  (
    .C(phy_txclk),
    .D(\$abc$11732$li121_li121 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[121] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11855  (
    .C(phy_txclk),
    .D(\$abc$11732$li122_li122 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[122] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11856  (
    .C(phy_txclk),
    .D(\$abc$11732$li123_li123 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[123] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11857  (
    .C(phy_txclk),
    .D(\$abc$11732$li124_li124 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[124] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11858  (
    .C(phy_txclk),
    .D(\$abc$11732$li125_li125 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[125] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11859  (
    .C(phy_txclk),
    .D(\$abc$11732$li126_li126 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[126] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11860  (
    .C(phy_txclk),
    .D(\$abc$11732$li127_li127 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[127] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11861  (
    .C(phy_txclk),
    .D(\$abc$11732$li128_li128 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[128] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11862  (
    .C(phy_txclk),
    .D(\$abc$11732$li129_li129 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[129] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11863  (
    .C(phy_txclk),
    .D(\$abc$11732$li130_li130 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[130] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11864  (
    .C(phy_txclk),
    .D(\$abc$11732$li131_li131 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[131] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11865  (
    .C(phy_txclk),
    .D(\$abc$11732$li132_li132 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[132] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11866  (
    .C(phy_txclk),
    .D(\$abc$11732$li133_li133 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[133] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11867  (
    .C(phy_txclk),
    .D(\$abc$11732$li134_li134 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[134] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11868  (
    .C(phy_txclk),
    .D(\$abc$11732$li135_li135 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[135] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11869  (
    .C(phy_txclk),
    .D(\$abc$11732$li136_li136 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[136] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11870  (
    .C(phy_txclk),
    .D(\$abc$11732$li137_li137 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[137] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11871  (
    .C(phy_txclk),
    .D(\$abc$11732$li138_li138 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[138] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11872  (
    .C(phy_txclk),
    .D(\$abc$11732$li139_li139 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[139] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11873  (
    .C(phy_txclk),
    .D(\$abc$11732$li140_li140 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[140] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11874  (
    .C(phy_txclk),
    .D(\$abc$11732$li141_li141 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[141] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11875  (
    .C(phy_txclk),
    .D(\$abc$11732$li142_li142 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[142] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11876  (
    .C(phy_txclk),
    .D(\$abc$11732$li143_li143 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[143] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11877  (
    .C(phy_txclk),
    .D(\$abc$11732$li144_li144 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[144] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11878  (
    .C(phy_txclk),
    .D(\$abc$11732$li145_li145 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[145] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11879  (
    .C(phy_txclk),
    .D(\$abc$11732$li146_li146 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[146] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11880  (
    .C(phy_txclk),
    .D(\$abc$11732$li147_li147 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[147] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11881  (
    .C(phy_txclk),
    .D(\$abc$11732$li148_li148 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[148] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11882  (
    .C(phy_txclk),
    .D(\$abc$11732$li149_li149 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[149] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11883  (
    .C(phy_txclk),
    .D(\$abc$11732$li150_li150 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[150] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11884  (
    .C(phy_txclk),
    .D(\$abc$11732$li151_li151 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[151] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11885  (
    .C(phy_txclk),
    .D(\$abc$11732$li152_li152 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[152] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11886  (
    .C(phy_txclk),
    .D(\$abc$11732$li153_li153 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[153] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11887  (
    .C(phy_txclk),
    .D(\$abc$11732$li154_li154 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[154] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11888  (
    .C(phy_txclk),
    .D(\$abc$11732$li155_li155 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[155] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11889  (
    .C(phy_txclk),
    .D(\$abc$11732$li156_li156 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[156] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11890  (
    .C(phy_txclk),
    .D(\$abc$11732$li157_li157 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[157] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11891  (
    .C(phy_txclk),
    .D(\$abc$11732$li158_li158 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[158] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11892  (
    .C(phy_txclk),
    .D(\$abc$11732$li159_li159 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[159] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11893  (
    .C(phy_txclk),
    .D(\$abc$11732$li160_li160 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[160] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11894  (
    .C(phy_txclk),
    .D(\$abc$11732$li161_li161 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[161] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11895  (
    .C(phy_txclk),
    .D(\$abc$11732$li162_li162 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[162] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11896  (
    .C(phy_txclk),
    .D(\$abc$11732$li163_li163 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[163] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11897  (
    .C(phy_txclk),
    .D(\$abc$11732$li164_li164 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[164] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11898  (
    .C(phy_txclk),
    .D(\$abc$11732$li165_li165 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[165] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11899  (
    .C(phy_txclk),
    .D(\$abc$11732$li166_li166 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[166] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11900  (
    .C(phy_txclk),
    .D(\$abc$11732$li167_li167 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[167] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11901  (
    .C(phy_txclk),
    .D(\$abc$11732$li168_li168 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[168] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11902  (
    .C(phy_txclk),
    .D(\$abc$11732$li169_li169 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[169] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11903  (
    .C(phy_txclk),
    .D(\$abc$11732$li170_li170 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[170] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11904  (
    .C(phy_txclk),
    .D(\$abc$11732$li171_li171 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[171] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11905  (
    .C(phy_txclk),
    .D(\$abc$11732$li172_li172 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[172] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11906  (
    .C(phy_txclk),
    .D(\$abc$11732$li173_li173 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[173] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11907  (
    .C(phy_txclk),
    .D(\$abc$11732$li174_li174 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[174] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11908  (
    .C(phy_txclk),
    .D(\$abc$11732$li175_li175 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[175] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11909  (
    .C(phy_txclk),
    .D(\$abc$11732$li176_li176 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[176] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11910  (
    .C(phy_txclk),
    .D(\$abc$11732$li177_li177 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[177] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11911  (
    .C(phy_txclk),
    .D(\$abc$11732$li178_li178 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[178] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11912  (
    .C(phy_txclk),
    .D(\$abc$11732$li179_li179 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[179] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11913  (
    .C(phy_txclk),
    .D(\$abc$11732$li180_li180 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[180] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11914  (
    .C(phy_txclk),
    .D(\$abc$11732$li181_li181 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[181] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11915  (
    .C(phy_txclk),
    .D(\$abc$11732$li182_li182 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[182] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11916  (
    .C(phy_txclk),
    .D(\$abc$11732$li183_li183 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[183] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11917  (
    .C(phy_txclk),
    .D(\$abc$11732$li184_li184 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[184] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11918  (
    .C(phy_txclk),
    .D(\$abc$11732$li185_li185 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[185] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11919  (
    .C(phy_txclk),
    .D(\$abc$11732$li186_li186 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[186] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11920  (
    .C(phy_txclk),
    .D(\$abc$11732$li187_li187 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[187] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11921  (
    .C(phy_txclk),
    .D(\$abc$11732$li188_li188 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[188] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11922  (
    .C(phy_txclk),
    .D(\$abc$11732$li189_li189 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[189] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11923  (
    .C(phy_txclk),
    .D(\$abc$11732$li190_li190 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[190] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11924  (
    .C(phy_txclk),
    .D(\$abc$11732$li191_li191 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[191] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11925  (
    .C(phy_txclk),
    .D(\$abc$11732$li192_li192 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[192] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11926  (
    .C(phy_txclk),
    .D(\$abc$11732$li193_li193 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[193] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11927  (
    .C(phy_txclk),
    .D(\$abc$11732$li194_li194 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[194] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$11732$auto$blifparse.cc:377:parse_blif$11928  (
    .C(phy_txclk),
    .D(\$abc$11732$li195_li195 ),
    .E(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[195] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12327  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li00_li00 ),
    .E(1'h1),
    .Q(\$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12328  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li01_li01 ),
    .E(1'h1),
    .Q(\$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12329  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li02_li02 ),
    .E(1'h1),
    .Q(\$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12330  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li03_li03 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12331  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li04_li04 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12332  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li05_li05 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12333  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li06_li06 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12334  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li07_li07 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12335  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li08_li08 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12336  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li09_li09 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12337  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li10_li10 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12338  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li11_li11 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12339  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li12_li12 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12340  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li13_li13 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12341  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li14_li14 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12342  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li15_li15 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12343  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li16_li16 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12344  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li17_li17 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12345  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li18_li18 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12346  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li19_li19 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12347  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li20_li20 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12348  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li21_li21 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12349  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li22_li22 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12350  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li23_li23 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12351  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li24_li24 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12352  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li25_li25 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12353  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li26_li26 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12354  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li27_li27 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12355  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li28_li28 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12356  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li29_li29 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12357  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li30_li30 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12358  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li31_li31 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12359  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li32_li32 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12360  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li33_li33 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12361  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li34_li34 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$12326$auto$blifparse.cc:377:parse_blif$12362  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$12326$li35_li35 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.nibble_idx[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12683  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li00_li00 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12684  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li01_li01 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12685  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li02_li02 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12686  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li03_li03 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12687  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li04_li04 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12688  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li05_li05 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12689  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li06_li06 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12690  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li07_li07 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12691  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li08_li08 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_idx[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12692  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li09_li09 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12693  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li10_li10 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12694  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li11_li11 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12695  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li12_li12 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12696  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li13_li13 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12697  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li14_li14 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12698  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li15_li15 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12699  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li16_li16 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12700  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li17_li17 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12701  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li18_li18 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12702  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li19_li19 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$12682$auto$blifparse.cc:377:parse_blif$12703  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$12682$li20_li20 ),
    .E(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 ),
    .Q(\EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12874  (
    .C(phy_txclk),
    .D(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.Enable_Crc ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12875  (
    .C(phy_txclk),
    .D(\$abc$12873$li01_li01 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.Initialize_Crc ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12876  (
    .C(phy_txclk),
    .D(\EthernetModule_inst.TxModule_inst.ffIDX ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.ffIDX1 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12877  (
    .C(phy_txclk),
    .D(\EthernetModule_inst.TxModule_inst.ffIDX1 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.ffIDX2 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12878  (
    .C(phy_txclk),
    .D(\$abc$12873$li04_li04 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12879  (
    .C(phy_txclk),
    .D(\$abc$12873$li05_li05 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12880  (
    .C(phy_txclk),
    .D(\$abc$12873$li06_li06 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12881  (
    .C(phy_txclk),
    .D(\$abc$12873$li07_li07 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12882  (
    .C(phy_txclk),
    .D(\$abc$12873$li08_li08 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12883  (
    .C(phy_txclk),
    .D(\$abc$12873$li09_li09 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12884  (
    .C(phy_txclk),
    .D(\$abc$12873$li10_li10 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12885  (
    .C(phy_txclk),
    .D(\$abc$12873$li11_li11 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12886  (
    .C(phy_txclk),
    .D(\$abc$12873$li12_li12 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.nibble_idx[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12887  (
    .C(phy_txclk),
    .D(\$abc$12873$li13_li13 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.phy_txen ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12888  (
    .C(phy_txclk),
    .D(\$abc$12873$li14_li14 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.txState[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12889  (
    .C(phy_txclk),
    .D(\$abc$12873$li15_li15 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.txState[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12890  (
    .C(phy_txclk),
    .D(\$abc$12873$li16_li16 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.txState[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12891  (
    .C(phy_txclk),
    .D(\$abc$12873$li17_li17 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.txState[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$12873$auto$blifparse.cc:377:parse_blif$12892  (
    .C(phy_txclk),
    .D(\$abc$12873$li18_li18 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.txState[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13037  (
    .C(phy_txclk),
    .D(\$abc$13036$li00_li00 ),
    .E(1'h1),
    .Q(\$abc$10576$lo00 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13038  (
    .C(phy_txclk),
    .D(\$abc$13036$li01_li01 ),
    .E(1'h1),
    .Q(\$abc$10576$lo01 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13039  (
    .C(phy_txclk),
    .D(\$abc$13036$li02_li02 ),
    .E(1'h1),
    .Q(\$abc$10576$lo02 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13040  (
    .C(phy_txclk),
    .D(\$abc$13036$li03_li03 ),
    .E(1'h1),
    .Q(\$abc$10576$lo03 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13041  (
    .C(phy_txclk),
    .D(\$abc$13036$li04_li04 ),
    .E(1'h1),
    .Q(\$abc$10576$lo04 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13042  (
    .C(phy_txclk),
    .D(\$abc$13036$li05_li05 ),
    .E(1'h1),
    .Q(\$abc$10576$lo05 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13043  (
    .C(phy_txclk),
    .D(\$abc$13036$li06_li06 ),
    .E(1'h1),
    .Q(\$abc$10576$lo06 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13044  (
    .C(phy_txclk),
    .D(\$abc$13036$li07_li07 ),
    .E(1'h1),
    .Q(\$abc$10576$lo07 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13045  (
    .C(phy_txclk),
    .D(\$abc$13036$li08_li08 ),
    .E(1'h1),
    .Q(\$abc$10576$lo08 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13046  (
    .C(phy_txclk),
    .D(\$abc$13036$li09_li09 ),
    .E(1'h1),
    .Q(\$abc$10576$lo09 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13047  (
    .C(phy_txclk),
    .D(\$abc$13036$li10_li10 ),
    .E(1'h1),
    .Q(\$abc$10576$lo10 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13048  (
    .C(phy_txclk),
    .D(\$abc$13036$li11_li11 ),
    .E(1'h1),
    .Q(\$abc$10576$lo11 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13049  (
    .C(phy_txclk),
    .D(\$abc$13036$li12_li12 ),
    .E(1'h1),
    .Q(\$abc$10576$lo12 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13050  (
    .C(phy_txclk),
    .D(\$abc$13036$li13_li13 ),
    .E(1'h1),
    .Q(\$abc$10576$lo13 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13051  (
    .C(phy_txclk),
    .D(\$abc$13036$li14_li14 ),
    .E(1'h1),
    .Q(\$abc$10576$lo14 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13052  (
    .C(phy_txclk),
    .D(\$abc$13036$li15_li15 ),
    .E(1'h1),
    .Q(\$abc$10576$lo15 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13053  (
    .C(phy_txclk),
    .D(\$abc$13036$li16_li16 ),
    .E(1'h1),
    .Q(\$abc$10576$lo16 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13054  (
    .C(phy_txclk),
    .D(\$abc$13036$li17_li17 ),
    .E(1'h1),
    .Q(\$abc$10576$lo17 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13055  (
    .C(phy_txclk),
    .D(\$abc$13036$li18_li18 ),
    .E(1'h1),
    .Q(\$abc$10576$lo18 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13056  (
    .C(phy_txclk),
    .D(\$abc$13036$li19_li19 ),
    .E(1'h1),
    .Q(\$abc$10576$lo19 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13057  (
    .C(phy_txclk),
    .D(\$abc$13036$li20_li20 ),
    .E(1'h1),
    .Q(\$abc$10576$lo20 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13058  (
    .C(phy_txclk),
    .D(\$abc$13036$li21_li21 ),
    .E(1'h1),
    .Q(\$abc$10576$lo21 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13059  (
    .C(phy_txclk),
    .D(\$abc$13036$li22_li22 ),
    .E(1'h1),
    .Q(\$abc$10576$lo22 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13060  (
    .C(phy_txclk),
    .D(\$abc$13036$li23_li23 ),
    .E(1'h1),
    .Q(\$abc$10576$lo23 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13061  (
    .C(phy_txclk),
    .D(\$abc$13036$li24_li24 ),
    .E(1'h1),
    .Q(\$abc$10576$lo24 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13062  (
    .C(phy_txclk),
    .D(\$abc$13036$li25_li25 ),
    .E(1'h1),
    .Q(\$abc$10576$lo25 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13063  (
    .C(phy_txclk),
    .D(\$abc$13036$li26_li26 ),
    .E(1'h1),
    .Q(\$abc$10576$lo26 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13064  (
    .C(phy_txclk),
    .D(\$abc$13036$li27_li27 ),
    .E(1'h1),
    .Q(\$abc$10576$lo27 ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13065  (
    .C(phy_txclk),
    .D(\$abc$13036$li28_li28 ),
    .E(1'h1),
    .Q(\$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13066  (
    .C(phy_txclk),
    .D(\$abc$13036$li29_li29 ),
    .E(1'h1),
    .Q(\$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13067  (
    .C(phy_txclk),
    .D(\$abc$13036$li30_li30 ),
    .E(1'h1),
    .Q(\$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$13036$auto$blifparse.cc:377:parse_blif$13068  (
    .C(phy_txclk),
    .D(\$abc$13036$li31_li31 ),
    .E(1'h1),
    .Q(\$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y ),
    .R(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13206  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1143_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13207  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1151_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13208  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1159_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13209  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1167_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13210  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1175_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13211  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1183_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13212  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1191_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13213  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1199_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13214  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1207_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13215  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1215_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13216  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1223_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13217  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1231_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13218  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1239_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13219  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1247_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13220  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1255_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13221  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1263_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13222  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1271_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13223  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1279_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13224  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1287_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13205$auto$blifparse.cc:377:parse_blif$13225  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1295_ ),
    .E(\$abc$12326$abc$8277$new_n1505_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13324$auto$blifparse.cc:377:parse_blif$13325  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13324$li0_li0 ),
    .E(\$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181 ),
    .Q(\EthernetModule_inst.RxModule_inst.ffIDX[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13324$auto$blifparse.cc:377:parse_blif$13326  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13324$li1_li1 ),
    .E(\$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181 ),
    .Q(\EthernetModule_inst.RxModule_inst.ffIDX[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13324$auto$blifparse.cc:377:parse_blif$13327  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13324$li2_li2 ),
    .E(\$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181 ),
    .Q(\EthernetModule_inst.RxModule_inst.ffIDX[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13406  (
    .C(phy_txclk),
    .D(\$abc$13405$li0_li0 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13407  (
    .C(phy_txclk),
    .D(\$abc$13405$li1_li1 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13408  (
    .C(phy_txclk),
    .D(\$abc$13405$li2_li2 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13409  (
    .C(phy_txclk),
    .D(\$abc$13405$li3_li3 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13410  (
    .C(phy_txclk),
    .D(\$abc$13405$li4_li4 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13411  (
    .C(phy_txclk),
    .D(\$abc$13405$li5_li5 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13412  (
    .C(phy_txclk),
    .D(\$abc$13405$li6_li6 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13413  (
    .C(phy_txclk),
    .D(\$abc$13405$li7_li7 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13414  (
    .C(phy_txclk),
    .D(\$abc$13405$li8_li8 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$13405$auto$blifparse.cc:377:parse_blif$13415  (
    .C(phy_txclk),
    .D(\$abc$13405$li9_li9 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 ),
    .Q(\EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13494  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1143_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13495  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1151_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13496  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1159_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13497  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1167_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13498  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1175_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13499  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1183_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13500  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1191_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13501  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1199_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13502  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1207_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13503  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1215_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13504  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1223_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13505  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1231_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13506  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1239_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13507  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1247_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13508  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1255_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13509  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1263_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13510  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1271_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13511  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1279_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13512  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1287_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13493$auto$blifparse.cc:377:parse_blif$13513  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1295_ ),
    .E(\$abc$12326$abc$8277$new_n1439_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$13592$auto$blifparse.cc:377:parse_blif$13593  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13592$li0_li0 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.rxState[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$13592$auto$blifparse.cc:377:parse_blif$13594  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13592$li1_li1 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.rxState[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$13592$auto$blifparse.cc:377:parse_blif$13595  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13592$li2_li2 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.RxModule_inst.rxState[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13651  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1143_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13652  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1151_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13653  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1159_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13654  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1167_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13655  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1175_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13656  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1183_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13657  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1191_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13658  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1199_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13659  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1207_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13660  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1215_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13661  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1223_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13662  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1231_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13663  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1239_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13664  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1247_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13665  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1255_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13666  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1263_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13667  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1271_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13668  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1279_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13669  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1287_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13650$auto$blifparse.cc:377:parse_blif$13670  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1295_ ),
    .E(\$abc$12326$abc$8277$new_n1374_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13749  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1143_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13750  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1151_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13751  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1159_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13752  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1167_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13753  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1175_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13754  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1183_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13755  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1191_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13756  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1199_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13757  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1207_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13758  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1215_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13759  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1223_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13760  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1231_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13761  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1239_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13762  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1247_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13763  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1255_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13764  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1263_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13765  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1271_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13766  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1279_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13767  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1287_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13748$auto$blifparse.cc:377:parse_blif$13768  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1295_ ),
    .E(\$abc$12326$abc$8277$new_n1310_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13847  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li0_li0 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13848  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li1_li1 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13849  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li2_li2 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13850  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li3_li3 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13851  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li4_li4 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13852  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li5_li5 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13853  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li6_li6 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13854  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li7_li7 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$13846$auto$blifparse.cc:377:parse_blif$13855  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10228$li8_li8 ),
    .E(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_idx[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13923  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li00_li00 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_d[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13924  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10997$flatten\EthernetModule_inst.\RxModule_inst.$procmux$563_Y[1] ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_d[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13925  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li02_li02 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13926  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li03_li03 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13927  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li04_li04 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13928  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li05_li05 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13929  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li06_li06 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13930  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li07_li07 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13931  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li08_li08 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13932  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li09_li09 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13933  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li10_li10 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13934  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li11_li11 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13935  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li12_li12 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13936  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li13_li13 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13937  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li14_li14 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13938  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li15_li15 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13939  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li16_li16 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13940  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li17_li17 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13941  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li18_li18 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13942  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li19_li19 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13943  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li20_li20 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13944  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li21_li21 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13945  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li22_li22 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13946  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li23_li23 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13947  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li24_li24 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:415.12-415.67" *)
  DFFNRE \$abc$13922$auto$blifparse.cc:377:parse_blif$13948  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$13922$li25_li25 ),
    .E(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14003  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[0] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14004  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[1] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14005  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[2] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14006  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[3] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14007  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[4] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14008  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[5] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14009  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[6] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14010  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[7] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14011  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[8] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14012  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[9] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14013  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[10] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14014  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[11] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14015  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[12] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14016  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[13] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14017  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[14] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14018  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[15] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14019  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[16] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14020  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[17] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14021  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[18] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14022  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[19] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14023  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[20] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14024  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[21] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14025  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[22] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14002$auto$blifparse.cc:377:parse_blif$14026  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[23] ),
    .E(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[1][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14100$auto$blifparse.cc:377:parse_blif$14101  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] ),
    .E(\$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236 ),
    .Q(\EthernetModule_inst.RxModule_inst.bad_da ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14146$auto$blifparse.cc:377:parse_blif$14147  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14146$li0_li0 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_cnt[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14146$auto$blifparse.cc:377:parse_blif$14148  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14146$li1_li1 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_cnt[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14146$auto$blifparse.cc:377:parse_blif$14149  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14146$li2_li2 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_cnt[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14146$auto$blifparse.cc:377:parse_blif$14150  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14146$li3_li3 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_cnt[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14146$auto$blifparse.cc:377:parse_blif$14151  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14146$li4_li4 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_cnt[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14146$auto$blifparse.cc:377:parse_blif$14152  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14146$li5_li5 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_cnt[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14146$auto$blifparse.cc:377:parse_blif$14153  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14146$li6_li6 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_cnt[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14146$auto$blifparse.cc:377:parse_blif$14154  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14146$li7_li7 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_cnt[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14193$auto$blifparse.cc:377:parse_blif$14194  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$14193$li0_li0 ),
    .E(\$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[0] ),
    .R(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14193$auto$blifparse.cc:377:parse_blif$14195  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$14193$li1_li1 ),
    .E(\$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[1] ),
    .R(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14193$auto$blifparse.cc:377:parse_blif$14196  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$14193$li2_li2 ),
    .E(\$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[2] ),
    .R(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14193$auto$blifparse.cc:377:parse_blif$14197  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$14193$li3_li3 ),
    .E(\$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[3] ),
    .R(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14193$auto$blifparse.cc:377:parse_blif$14198  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$14193$li4_li4 ),
    .E(\$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[4] ),
    .R(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14193$auto$blifparse.cc:377:parse_blif$14199  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$14193$li5_li5 ),
    .E(\$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[5] ),
    .R(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14193$auto$blifparse.cc:377:parse_blif$14200  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$14193$li6_li6 ),
    .E(\$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[6] ),
    .R(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14234$auto$blifparse.cc:377:parse_blif$14235  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$iopadmap$phy_rxd[0] ),
    .E(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] ),
    .Q(\EthernetModule_inst.RxModule_inst.rxIDX[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14234$auto$blifparse.cc:377:parse_blif$14236  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$iopadmap$phy_rxd[1] ),
    .E(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] ),
    .Q(\EthernetModule_inst.RxModule_inst.rxIDX[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14234$auto$blifparse.cc:377:parse_blif$14237  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$iopadmap$phy_rxd[2] ),
    .E(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] ),
    .Q(\EthernetModule_inst.RxModule_inst.rxIDX[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14271$auto$blifparse.cc:377:parse_blif$14272  (
    .C(phy_txclk),
    .D(\$abc$14271$li0_li0 ),
    .E(\$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482 ),
    .Q(\EthernetModule_inst.TxModule_inst.phy_txd[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14271$auto$blifparse.cc:377:parse_blif$14273  (
    .C(phy_txclk),
    .D(\$abc$14271$li1_li1 ),
    .E(\$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482 ),
    .Q(\EthernetModule_inst.TxModule_inst.phy_txd[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14271$auto$blifparse.cc:377:parse_blif$14274  (
    .C(phy_txclk),
    .D(\$abc$14271$li2_li2 ),
    .E(\$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482 ),
    .Q(\EthernetModule_inst.TxModule_inst.phy_txd[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14271$auto$blifparse.cc:377:parse_blif$14275  (
    .C(phy_txclk),
    .D(\$abc$14271$li3_li3 ),
    .E(\$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482 ),
    .Q(\EthernetModule_inst.TxModule_inst.phy_txd[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14302$auto$blifparse.cc:377:parse_blif$14303  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 ),
    .E(\$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221 ),
    .Q(\EthernetModule_inst.RxModule_inst.start ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14332  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[0] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14333  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[1] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14334  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[2] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14335  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[3] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14336  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[4] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14337  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[5] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14338  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[6] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14339  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[7] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14340  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[8] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14341  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[9] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14342  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[10] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14343  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[11] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14344  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[12] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14345  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[13] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14346  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[14] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14347  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[15] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14348  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[16] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14349  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[17] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14350  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[18] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14351  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[19] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14352  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[20] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14353  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[21] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14354  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[22] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$14331$auto$blifparse.cc:377:parse_blif$14355  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.frameid[23] ),
    .E(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y ),
    .Q(\EthernetModule_inst.TxModule_inst.frameid_buf[0][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14406  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1143_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14407  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1151_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14408  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1159_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14409  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1167_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14410  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1175_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14411  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1183_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14412  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1191_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14413  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1199_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14414  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1207_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14415  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1215_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14416  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1223_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14417  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1231_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14418  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1239_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14419  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1247_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14420  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1255_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14421  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1263_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14422  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1271_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14423  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1279_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14424  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1287_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14405$auto$blifparse.cc:377:parse_blif$14425  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1295_ ),
    .E(\$abc$12326$abc$8277$new_n1136_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14470$auto$blifparse.cc:377:parse_blif$14471  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14470$li0_li0 ),
    .E(\$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_data ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14470$auto$blifparse.cc:377:parse_blif$14472  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14470$li1_li1 ),
    .E(\$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201 ),
    .Q(\EthernetModule_inst.RxModule_inst.gap_cnt[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14470$auto$blifparse.cc:377:parse_blif$14473  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14470$li2_li2 ),
    .E(\$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201 ),
    .Q(\EthernetModule_inst.RxModule_inst.gap_cnt[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14470$auto$blifparse.cc:377:parse_blif$14474  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14470$li3_li3 ),
    .E(\$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201 ),
    .Q(\EthernetModule_inst.RxModule_inst.gap_cnt[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14470$auto$blifparse.cc:377:parse_blif$14475  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14470$li4_li4 ),
    .E(\$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201 ),
    .Q(\EthernetModule_inst.RxModule_inst.gap_cnt[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14499  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1143_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14500  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1151_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14501  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1159_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14502  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1167_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14503  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1175_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14504  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1183_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14505  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1191_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14506  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1199_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14507  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1207_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14508  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1215_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14509  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1223_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14510  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1231_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14511  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1239_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14512  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1247_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14513  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1255_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14514  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1263_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14515  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1271_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14516  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1279_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14517  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1287_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14498$auto$blifparse.cc:377:parse_blif$14518  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1295_ ),
    .E(\$abc$12326$abc$8277$new_n1342_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14562  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1143_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14563  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1151_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14564  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1159_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14565  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1167_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14566  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1175_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14567  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1183_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14568  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1191_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14569  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1199_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14570  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1207_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14571  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1215_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14572  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1223_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14573  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1231_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14574  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1239_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14575  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1247_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14576  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1255_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14577  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1263_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14578  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1271_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14579  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1279_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14580  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1287_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14561$auto$blifparse.cc:377:parse_blif$14581  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1295_ ),
    .E(\$abc$12326$abc$8277$new_n1472_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14625  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1143_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14626  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1151_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14627  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1159_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14628  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1167_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14629  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1175_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14630  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1183_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14631  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1191_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14632  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1199_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14633  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1207_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14634  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1215_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14635  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1223_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14636  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1231_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14637  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1239_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14638  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1247_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14639  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1255_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14640  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1263_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14641  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1271_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14642  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1279_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14643  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1287_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14624$auto$blifparse.cc:377:parse_blif$14644  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$13205$abc$8277$new_n1295_ ),
    .E(\$abc$12326$abc$8277$new_n1407_ ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14687$auto$blifparse.cc:377:parse_blif$14688  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.TxModule_inst.txIDX ),
    .E(\$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133 ),
    .Q(\EthernetModule_inst.TxModule_inst.ffIDX ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14710$auto$blifparse.cc:377:parse_blif$14711  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14710$li0_li0 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_state[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14710$auto$blifparse.cc:377:parse_blif$14712  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14710$li1_li1 ),
    .E(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_state[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14728$auto$blifparse.cc:377:parse_blif$14729  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14728$li0_li0 ),
    .E(\$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179 ),
    .Q(\EthernetModule_inst.RxModule_inst.cycle[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14728$auto$blifparse.cc:377:parse_blif$14730  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14728$li1_li1 ),
    .E(\$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179 ),
    .Q(\EthernetModule_inst.RxModule_inst.cycle[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14728$auto$blifparse.cc:377:parse_blif$14731  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14728$li2_li2 ),
    .E(\$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179 ),
    .Q(\EthernetModule_inst.RxModule_inst.delay_cnt[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14728$auto$blifparse.cc:377:parse_blif$14732  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14728$li3_li3 ),
    .E(\$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179 ),
    .Q(\EthernetModule_inst.RxModule_inst.delay_cnt[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14749$auto$blifparse.cc:377:parse_blif$14750  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(1'h1),
    .E(\$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244 ),
    .Q(\EthernetModule_inst.RxModule_inst.start_intra ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$14765$auto$blifparse.cc:377:parse_blif$14766  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10391$li00_li00 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.cycle[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$14765$auto$blifparse.cc:377:parse_blif$14767  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10391$li01_li01 ),
    .E(1'h1),
    .Q(\EthernetModule_inst.TxModule_inst.cycle[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14782$auto$blifparse.cc:377:parse_blif$14783  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$67295$auto$rtlil.cc:2715:NotGate$41423 ),
    .E(\$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130 ),
    .Q(\$auto$ff.cc:740:flip_bits$41421 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14795$auto$blifparse.cc:377:parse_blif$14796  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$10728$new_n197_ ),
    .E(\$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260 ),
    .Q(\EthernetModule_inst.RxModule_inst.queue_empty ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14809$auto$blifparse.cc:377:parse_blif$14810  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14809$li0_li0 ),
    .E(\$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257 ),
    .Q(\EthernetModule_inst.RxModule_inst.gap_len_ctl[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14809$auto$blifparse.cc:377:parse_blif$14811  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$14809$li1_li1 ),
    .E(\$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257 ),
    .Q(\EthernetModule_inst.RxModule_inst.gap_len_ctl[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14820$auto$blifparse.cc:377:parse_blif$14821  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.RxModule_inst.ff_data ),
    .E(\$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_d[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14820$auto$blifparse.cc:377:parse_blif$14822  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.TxModule_inst.ff_d[2] ),
    .E(\$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_d[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14820$auto$blifparse.cc:377:parse_blif$14823  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\EthernetModule_inst.TxModule_inst.ff_d[1] ),
    .E(\$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141 ),
    .Q(\EthernetModule_inst.TxModule_inst.ff_d[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14834$auto$blifparse.cc:377:parse_blif$14835  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14834$li0_li0 ),
    .E(\$abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[5][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14842$auto$blifparse.cc:377:parse_blif$14843  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14842$li0_li0 ),
    .E(\$abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[1][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14850$auto$blifparse.cc:377:parse_blif$14851  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14850$li0_li0 ),
    .E(\$abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[3][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14858$auto$blifparse.cc:377:parse_blif$14859  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14858$li0_li0 ),
    .E(\$abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[7][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14866$auto$blifparse.cc:377:parse_blif$14867  (
    .C(phy_txclk),
    .D(\$abc$11355$li0_li0 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[196] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14866$auto$blifparse.cc:377:parse_blif$14868  (
    .C(phy_txclk),
    .D(\$abc$11355$li1_li1 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[197] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14866$auto$blifparse.cc:377:parse_blif$14869  (
    .C(phy_txclk),
    .D(\$abc$11355$li2_li2 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[198] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14866$auto$blifparse.cc:377:parse_blif$14870  (
    .C(phy_txclk),
    .D(\$abc$11355$li3_li3 ),
    .E(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156 ),
    .Q(\EthernetModule_inst.TxModule_inst.preaddlt[199] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14880$auto$blifparse.cc:377:parse_blif$14881  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14880$li0_li0 ),
    .E(\$abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[6][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14886$auto$blifparse.cc:377:parse_blif$14887  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14886$li0_li0 ),
    .E(\$abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[4][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14892$auto$blifparse.cc:377:parse_blif$14893  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14892$li0_li0 ),
    .E(\$abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[0][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14898$auto$blifparse.cc:377:parse_blif$14899  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14898$li0_li0 ),
    .E(\$abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611 ),
    .Q(\EthernetModule_inst.RxModule_inst.frameid_buf[2][23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$14904$auto$blifparse.cc:377:parse_blif$14905  (
    .C(\$auto$clkbufmap.cc:298:execute$68031 ),
    .D(\$abc$14904$li0_li0 ),
    .E(\$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247 ),
    .Q(\EthernetModule_inst.RxModule_inst.test1 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:405.12-405.66" *)
  DFFNRE \$abc$14909$auto$blifparse.cc:377:parse_blif$14910  (
    .C(\$auto$clkbufmap.cc:298:execute$68028 ),
    .D(\$abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[3] ),
    .E(\$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207 ),
    .Q(\EthernetModule_inst.RxModule_inst.ff_d[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfef0000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67296  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[6] , \EthernetModule_inst.initModule_inst.init_cnt[5] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$67295$new_new_n1179__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67297  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[0] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[4]  }),
    .Y(\$abc$67295$new_new_n1180__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67298  (
    .A({ \$abc$67295$new_new_n1180__ , \$abc$67295$new_new_n1179__  }),
    .Y(\$abc$67295$auto$rtlil.cc:2715:NotGate$41423 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67299  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[5] , \EthernetModule_inst.TxModule_inst.ff_idx[4] , \EthernetModule_inst.TxModule_inst.ff_idx[3]  }),
    .Y(\$abc$67295$new_new_n1182__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67300  (
    .A({ \EthernetModule_inst.RxModule_inst.start , \EthernetModule_inst.TxModule_inst.cycle[0]  }),
    .Y(\$abc$10391$li00_li00 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67301  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[0] , \EthernetModule_inst.TxModule_inst.ff_idx[2] , \EthernetModule_inst.TxModule_inst.ff_idx[6] , \EthernetModule_inst.TxModule_inst.ff_idx[7]  }),
    .Y(\$abc$67295$new_new_n1184__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67302  (
    .A({ \$abc$67295$new_new_n1184__ , \$abc$10391$li00_li00 , \$abc$67295$new_new_n1182__ , \EthernetModule_inst.TxModule_inst.cycle[1] , \EthernetModule_inst.TxModule_inst.ff_idx[8] , \EthernetModule_inst.TxModule_inst.ffIDX  }),
    .Y(\$abc$67295$techmap$techmap50724$abc$14331$auto$blifparse.cc:377:parse_blif$14355.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67303  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[0] , \EthernetModule_inst.initModule_inst.init_cnt[5] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[4]  }),
    .Y(\$abc$67295$new_new_n1186__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67304  (
    .A({ \$abc$67295$new_new_n1186__ , \EthernetModule_inst.initModule_inst.init_cnt[6]  }),
    .Y(\$abc$67295$techmap$techmap41744$abc$14193$auto$blifparse.cc:377:parse_blif$14199.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$41510_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67305  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$11168$auto$rtlil.cc:2613:Mux$1501 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67306  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[8] , \EthernetModule_inst.RxModule_inst.ff_idx[5] , \EthernetModule_inst.RxModule_inst.ff_idx[7] , \EthernetModule_inst.RxModule_inst.ff_idx[6] , \EthernetModule_inst.RxModule_inst.ff_idx[4] , \EthernetModule_inst.RxModule_inst.ff_idx[3]  }),
    .Y(\$abc$67295$new_new_n1189__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67307  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[2] , \EthernetModule_inst.RxModule_inst.ff_idx[1] , \EthernetModule_inst.RxModule_inst.ff_idx[0] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$67295$new_new_n1190__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1c00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67308  (
    .A({ \$abc$11168$auto$rtlil.cc:2613:Mux$1501 , \$abc$67295$new_new_n1190__ , \EthernetModule_inst.RxModule_inst.ff_idx[3] , \$abc$67295$new_new_n1189__  }),
    .Y(\$abc$12682$li03_li03 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67309  (
    .A({ \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.frameid_buf[1][21] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][21]  }),
    .Y(\$abc$11355$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67310  (
    .A({ \EthernetModule_inst.RxModule_inst.rxState[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[1]  }),
    .Y(\$abc$67295$new_new_n1193__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67311  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$67295$new_new_n1194__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67312  (
    .A({ phy_rxen, \EthernetModule_inst.RxModule_inst.rxState[0] , \EthernetModule_inst.RxModule_inst.rxState[1] , \$iopadmap$phy_rxer  }),
    .Y(\$abc$67295$new_new_n1195__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0700000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67313  (
    .A({ \$abc$67295$new_new_n1195__ , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \$abc$67295$new_new_n1193__ , \$abc$67295$new_new_n1194__  }),
    .Y(\$abc$12326$abc$8277$new_n1374_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67314  (
    .A({ phy_rxen, \$iopadmap$phy_rxer  }),
    .Y(\$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67315  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \$abc$67295$new_new_n1194__ , \$abc$67295$new_new_n1193__ , \EthernetModule_inst.RxModule_inst.rxState[0]  }),
    .Y(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff4000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67316  (
    .A({ \$abc$12326$abc$8277$new_n1374_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$14850$auto$opt_dff.cc:195:make_patterns_logic$11581 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff400000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67317  (
    .A({ \$iopadmap$phy_rxd[3] , \$abc$12326$abc$8277$new_n1374_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$14850$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67318  (
    .A({ phy_rxen, \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \$iopadmap$phy_rxer  }),
    .Y(\$abc$12326$li28_li28 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67319  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[0] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$12682$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67320  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[146] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li142_li142 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67321  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.cycle[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$14728$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67322  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[29] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li025_li025 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67323  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[148] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li144_li144 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67324  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[28] , \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2]  }),
    .Y(\$abc$11732$li024_li024 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67325  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[27] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li023_li023 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67326  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[3] , \EthernetModule_inst.RxModule_inst.ff_cnt[1] , \EthernetModule_inst.RxModule_inst.ff_cnt[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[2]  }),
    .Y(\$abc$14146$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67327  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[151] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li147_li147 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67328  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[26] , \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2]  }),
    .Y(\$abc$11732$li022_li022 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67329  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$14728$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67330  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[25] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li021_li021 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f0f0f0f0f7f)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67331  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[3] , \EthernetModule_inst.TxModule_inst.ff_idx[5] , \EthernetModule_inst.TxModule_inst.ff_idx[4] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.ff_idx[2] , \EthernetModule_inst.TxModule_inst.ff_idx[1]  }),
    .Y(\$abc$67295$new_new_n1214__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40ffbf00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67332  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[8] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.ff_idx[6] , \EthernetModule_inst.TxModule_inst.ff_idx[7] , \$abc$67295$new_new_n1214__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.Y[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67333  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[194] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][14] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][14]  }),
    .Y(\$abc$11732$li190_li190 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67334  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[24] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li020_li020 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67335  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[116] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li112_li112 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67336  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[21] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li017_li017 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67337  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[163] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li159_li159 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff8ffff00070000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67338  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[5] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.ff_idx[4] , \EthernetModule_inst.TxModule_inst.ff_idx[3] , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[2]  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.Y[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67339  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[22] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li018_li018 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67340  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[195] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][15] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][15]  }),
    .Y(\$abc$11732$li191_li191 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7eeffbbffdfff7df)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67341  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[8] , \EthernetModule_inst.RxModule_inst.ff_idx[6] , \EthernetModule_inst.RxModule_inst.ff_idx[7] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0]  }),
    .Y(\$abc$67295$new_new_n1224__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h377f033301133fff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67342  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ff_idx[4] , \EthernetModule_inst.RxModule_inst.ff_idx[5] , \EthernetModule_inst.RxModule_inst.ff_idx[3]  }),
    .Y(\$abc$67295$new_new_n1225__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h70)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67343  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.ffIDX[2]  }),
    .Y(\$abc$67295$new_new_n1226__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffbebeffffd7d7ff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67344  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ff_idx[4] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ff_idx[5] , \EthernetModule_inst.RxModule_inst.ff_idx[3]  }),
    .Y(\$abc$67295$new_new_n1227__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffccfcc0013f33ff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67345  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.ff_idx[7] , \EthernetModule_inst.RxModule_inst.ff_idx[8] , \EthernetModule_inst.RxModule_inst.ff_idx[6]  }),
    .Y(\$abc$67295$new_new_n1228__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haffaeebb00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67346  (
    .A({ \$abc$67295$new_new_n1228__ , \$abc$67295$new_new_n1227__ , \$abc$67295$new_new_n1226__ , \$abc$67295$new_new_n1225__ , \$abc$67295$new_new_n1190__ , \$abc$67295$new_new_n1224__  }),
    .Y(\$abc$67295$new_new_n1229__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67347  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[0]  }),
    .Y(\$abc$10728$new_n197_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67348  (
    .A({ \$abc$10728$new_n197_ , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[6] , \$abc$67295$new_new_n1226__  }),
    .Y(\$abc$67295$new_new_n1231__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67349  (
    .A({ \$abc$67295$new_new_n1190__ , \$abc$67295$new_new_n1189__  }),
    .Y(\$abc$67295$new_new_n1232__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67350  (
    .A({ \$abc$67295$new_new_n1232__ , \$abc$67295$new_new_n1229__ , \$abc$67295$new_new_n1231__  }),
    .Y(\$abc$12682$li18_li18 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67351  (
    .A({ \EthernetModule_inst.TxModule_inst.nibble_idx[3] , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[2] , \EthernetModule_inst.TxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$67295$new_new_n1234__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0708000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67352  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[4] , \$abc$67295$new_new_n1179__ , \EthernetModule_inst.TxModule_inst.nibble_idx[5] , \EthernetModule_inst.TxModule_inst.txState[0] , \$abc$67295$new_new_n1234__ , \EthernetModule_inst.TxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$12873$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67353  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[20] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li016_li016 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67354  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[19] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li015_li015 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67355  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[180] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][0] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][0]  }),
    .Y(\$abc$11732$li176_li176 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffe1fffffff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67356  (
    .A({ \EthernetModule_inst.RxModule_inst.gap_cnt[3] , \EthernetModule_inst.RxModule_inst.gap_cnt[2] , \EthernetModule_inst.RxModule_inst.gap_cnt[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[0] , \EthernetModule_inst.RxModule_inst.gap_len_ctl[1] , \EthernetModule_inst.RxModule_inst.gap_len_ctl[0]  }),
    .Y(\$abc$67295$new_new_n1239__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67357  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_cnt[1] , \EthernetModule_inst.RxModule_inst.ff_cnt[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[6] , \EthernetModule_inst.RxModule_inst.ff_cnt[3] , \EthernetModule_inst.RxModule_inst.ff_cnt[2] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$67295$new_new_n1240__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67358  (
    .A({ \$abc$67295$new_new_n1240__ , \EthernetModule_inst.RxModule_inst.ff_cnt[7] , \EthernetModule_inst.RxModule_inst.ff_cnt[4] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[5]  }),
    .Y(\$abc$67295$new_new_n1241__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff40)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67359  (
    .A({ \$abc$67295$new_new_n1241__ , \EthernetModule_inst.RxModule_inst.ff_state[1] , \$abc$67295$new_new_n1239__ , \EthernetModule_inst.RxModule_inst.ff_state[0]  }),
    .Y(\$abc$14710$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67360  (
    .A({ \$abc$67295$new_new_n1190__ , \$abc$67295$new_new_n1226__ , \$abc$67295$new_new_n1227__ , \$abc$67295$new_new_n1224__  }),
    .Y(\$abc$67295$new_new_n1243__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67361  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[8] , \EthernetModule_inst.RxModule_inst.ffIDX[1]  }),
    .Y(\$abc$67295$new_new_n1244__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67362  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0]  }),
    .Y(\$abc$67295$new_new_n1245__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7887)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67363  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[6] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ffIDX[0]  }),
    .Y(\$abc$67295$new_new_n1246__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0ffb0044f0fff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67364  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ff_idx[7] , \$abc$67295$new_new_n1245__ , \$abc$67295$new_new_n1244__ , \$abc$67295$new_new_n1225__ , \$abc$67295$new_new_n1246__  }),
    .Y(\$abc$67295$new_new_n1247__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcaffffff0a000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67365  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1190__ , \$abc$67295$new_new_n1189__ , \$abc$10728$new_n197_ , \$abc$67295$new_new_n1245__ , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[8]  }),
    .Y(\$abc$67295$new_new_n1248__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67366  (
    .A({ \$abc$67295$new_new_n1248__ , \$abc$67295$new_new_n1232__ , \$abc$67295$new_new_n1247__ , \$abc$67295$new_new_n1243__  }),
    .Y(\$abc$12682$li20_li20 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h001f)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67367  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0]  }),
    .Y(\$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40ff0000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67368  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \EthernetModule_inst.RxModule_inst.ff_state[0] , \$abc$67295$new_new_n1189__ , \$abc$67295$new_new_n1190__ , \$abc$10728$new_n197_  }),
    .Y(\$abc$10728$auto$opt_dff.cc:220:make_patterns_logic$1181 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67369  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][14]  }),
    .Y(\$abc$67295$new_new_n1252__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67370  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][14]  }),
    .Y(\$abc$67295$new_new_n1253__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67371  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1253__ , \$abc$67295$new_new_n1252__  }),
    .Y(\$abc$13205$abc$8277$new_n1223_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67372  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[196] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][16] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][16]  }),
    .Y(\$abc$11732$li192_li192 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67373  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_cnt[1] , \EthernetModule_inst.RxModule_inst.ff_cnt[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[3] , \EthernetModule_inst.RxModule_inst.ff_cnt[2]  }),
    .Y(\$abc$67295$new_new_n1256__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67374  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[6] , \$abc$67295$new_new_n1256__ , \EthernetModule_inst.RxModule_inst.ff_cnt[4] , \EthernetModule_inst.RxModule_inst.ff_cnt[5]  }),
    .Y(\$abc$14146$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67375  (
    .A({ \EthernetModule_inst.RxModule_inst.start , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[0]  }),
    .Y(\$abc$10228$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67376  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[184] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][4] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][4]  }),
    .Y(\$abc$11732$li180_li180 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'heee81777)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67377  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[0] , \$abc$67295$new_new_n1190__ , \EthernetModule_inst.RxModule_inst.ff_idx[3] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ff_idx[4]  }),
    .Y(\$abc$67295$new_new_n1260__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbf0040ff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67378  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ff_idx[5] , \$abc$67295$new_new_n1190__ , \$abc$67295$new_new_n1189__ , \$abc$67295$new_new_n1245__  }),
    .Y(\$abc$67295$new_new_n1261__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67379  (
    .A({ \$abc$67295$new_new_n1189__ , \$abc$67295$new_new_n1190__ , \$abc$10728$new_n197_  }),
    .Y(\$abc$67295$new_new_n1262__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'haa3c)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67380  (
    .A({ \$abc$67295$new_new_n1262__ , \$abc$67295$new_new_n1261__ , \$abc$67295$new_new_n1260__ , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[2]  }),
    .Y(\$abc$12682$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaa0ff0cccccccc)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67381  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \$abc$67295$new_new_n1262__ , \$abc$67295$new_new_n1261__ , \$abc$67295$new_new_n1260__ , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[5] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[2]  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67382  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][20]  }),
    .Y(\$abc$67295$new_new_n1265__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67383  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][20]  }),
    .Y(\$abc$67295$new_new_n1266__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67384  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1266__ , \$abc$67295$new_new_n1265__  }),
    .Y(\$abc$13922$li22_li22 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67385  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[4] , \$abc$67295$new_new_n1179__ , \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[1] , \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.txState[2]  }),
    .Y(\$abc$12873$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0aacc00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67386  (
    .A({ \$abc$12873$li13_li13 , \EthernetModule_inst.TxModule_inst.txState[1] , \EthernetModule_inst.TxModule_inst.txState[4] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y , \EthernetModule_inst.TxModule_inst.preaddlt[0] , \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[0]  }),
    .Y(\$abc$14271$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf40)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67387  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[1] , \EthernetModule_inst.RxModule_inst.ff_idx[0] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$12682$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67388  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[1] , \$abc$12682$li10_li10  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67389  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$67295$new_new_n1272__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67390  (
    .A({ \$abc$67295$new_new_n1272__ , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \EthernetModule_inst.RxModule_inst.bad_da , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[2]  }),
    .Y(\$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff0bfffffff400)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67391  (
    .A({ \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$67295$new_new_n1274__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000007f00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67392  (
    .A({ \EthernetModule_inst.RxModule_inst.rxState[0] , \EthernetModule_inst.RxModule_inst.rxState[2] , \EthernetModule_inst.RxModule_inst.rxState[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[4] , \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[3]  }),
    .Y(\$abc$67295$new_new_n1275__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67393  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \$abc$67295$new_new_n1275__ , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.nibble_idx[6]  }),
    .Y(\$abc$67295$new_new_n1276__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000feff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67394  (
    .A({ \$abc$11341$auto$opt_dff.cc:220:make_patterns_logic$1244 , \$abc$67295$new_new_n1276__ , \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \$iopadmap$phy_rxd[1] , \$abc$67295$new_new_n1274__ , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$10901$auto$opt_dff.cc:220:make_patterns_logic$1236 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67395  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[139] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li135_li135 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67396  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[23] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li019_li019 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67397  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[172] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li168_li168 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67398  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[193] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][13] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][13]  }),
    .Y(\$abc$11732$li189_li189 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcc7f01ff1f00ff07)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67399  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$67295$new_new_n1282__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67400  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$67295$new_new_n1283__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000f513)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67401  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$67295$new_new_n1284__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he7733ead)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67402  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[7]  }),
    .Y(\$abc$67295$new_new_n1285__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h017f7f01ff0303ff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67403  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[4] , \EthernetModule_inst.RxModule_inst.nibble_idx[3]  }),
    .Y(\$abc$67295$new_new_n1286__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ff00ff8fff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67404  (
    .A({ \$abc$67295$new_new_n1286__ , \$abc$67295$new_new_n1285__ , \$abc$67295$new_new_n1282__ , \$abc$67295$new_new_n1284__ , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1283__  }),
    .Y(\$abc$67295$new_new_n1287__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he11e9e61)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67405  (
    .A({ \$abc$67295$new_new_n1287__ , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.rxIDX[2]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfe0080ff01007fff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67406  (
    .A({ \EthernetModule_inst.TxModule_inst.nibble_idx[3] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[2] , \EthernetModule_inst.TxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$13405$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67407  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \$abc$67295$new_new_n1232__ , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[9] , \$abc$67295$new_new_n1229__ , \$abc$67295$new_new_n1231__  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67408  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[197] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][17] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][17]  }),
    .Y(\$abc$11732$li193_li193 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8ff0700)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67409  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[4] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.ff_idx[3] , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[2]  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.Y[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67410  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[5] , \EthernetModule_inst.initModule_inst.init_cnt[0] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[4]  }),
    .Y(\$abc$14193$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h80007fff00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67411  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$67295$new_new_n1294__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67412  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \$abc$67295$new_new_n1294__ , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$12326$li35_li35 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67413  (
    .A({ \EthernetModule_inst.TxModule_inst.phy_txd[2] , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y  }),
    .Y(\$abc$67295$new_new_n1296__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007dd700008228)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67414  (
    .A({ \$abc$10576$lo04 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1296__ , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li08_li08 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67415  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[179] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li175_li175 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67416  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[48] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li044_li044 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67417  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[1] , \EthernetModule_inst.RxModule_inst.ff_cnt[0]  }),
    .Y(\$abc$14146$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67418  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4]  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67419  (
    .A({ \EthernetModule_inst.TxModule_inst.nibble_idx[3] , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[2] , \EthernetModule_inst.TxModule_inst.nibble_idx[0] , \EthernetModule_inst.TxModule_inst.nibble_idx[5] , \EthernetModule_inst.TxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$67295$new_new_n1302__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67420  (
    .A({ \$auto$alumacc.cc:485:replace_alu$1313.CO[6] , \EthernetModule_inst.TxModule_inst.nibble_idx[8] , \EthernetModule_inst.TxModule_inst.txState[0] , \$abc$67295$new_new_n1302__ , \EthernetModule_inst.TxModule_inst.nibble_idx[7] , \EthernetModule_inst.TxModule_inst.nibble_idx[6]  }),
    .Y(\$abc$12873$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeeaaa00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67421  (
    .A({ \EthernetModule_inst.TxModule_inst.nibble_idx[4] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[2] , \EthernetModule_inst.TxModule_inst.nibble_idx[0] , \EthernetModule_inst.TxModule_inst.nibble_idx[3]  }),
    .Y(\$abc$67295$new_new_n1304__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3c55)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67422  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[4] , \$abc$67295$new_new_n1304__ , \EthernetModule_inst.TxModule_inst.nibble_idx[5] , \EthernetModule_inst.TxModule_inst.ffIDX  }),
    .Y(\$abc$13405$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67423  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[114] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li110_li110 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff404040)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67424  (
    .A({ \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.ff_idx[8] , \EthernetModule_inst.TxModule_inst.ff_idx[6] , \EthernetModule_inst.TxModule_inst.ff_idx[7] , \$abc$67295$new_new_n1214__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.CO[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67425  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[32] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li028_li028 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67426  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[31] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li027_li027 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67427  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[30] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li026_li026 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67428  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[160] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li156_li156 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h87780000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67429  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[6] , \EthernetModule_inst.TxModule_inst.ffIDX , \$abc$67295$new_new_n1304__ , \EthernetModule_inst.TxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$13405$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67430  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[4]  }),
    .Y(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67431  (
    .A({ \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[6] , \$abc$13405$li6_li6  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67432  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[0] , \EthernetModule_inst.initModule_inst.init_cnt[1]  }),
    .Y(\$abc$14193$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67433  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.txState[0]  }),
    .Y(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0700000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67434  (
    .A({ \$abc$67295$new_new_n1195__ , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \$abc$67295$new_new_n1193__ , \$abc$67295$new_new_n1194__  }),
    .Y(\$abc$12326$abc$8277$new_n1472_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff400000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67435  (
    .A({ \$iopadmap$phy_rxd[1] , \$abc$12326$abc$8277$new_n1472_ , \EthernetModule_inst.RxModule_inst.frameid_buf[6][21] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$12326$li22_li22 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67436  (
    .A({ \EthernetModule_inst.TxModule_inst.phy_txd[1] , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y  }),
    .Y(\$abc$67295$new_new_n1319__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007dd700008228)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67437  (
    .A({ \$abc$10576$lo00 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1319__ , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li04_li04 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67438  (
    .A({ \EthernetModule_inst.TxModule_inst.nibble_idx[0] , \EthernetModule_inst.TxModule_inst.nibble_idx[5] , \EthernetModule_inst.TxModule_inst.nibble_idx[7] , \EthernetModule_inst.TxModule_inst.nibble_idx[2]  }),
    .Y(\$abc$67295$new_new_n1321__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67439  (
    .A({ \$abc$67295$new_new_n1321__ , \EthernetModule_inst.TxModule_inst.nibble_idx[8] , \EthernetModule_inst.TxModule_inst.nibble_idx[6] , \EthernetModule_inst.TxModule_inst.nibble_idx[1]  }),
    .Y(\$abc$67295$new_new_n1322__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67440  (
    .A({ \$abc$67295$new_new_n1321__ , \EthernetModule_inst.TxModule_inst.nibble_idx[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[8] , \EthernetModule_inst.TxModule_inst.nibble_idx[6] , \EthernetModule_inst.TxModule_inst.nibble_idx[3] , \EthernetModule_inst.TxModule_inst.nibble_idx[1]  }),
    .Y(\$abc$67295$new_new_n1323__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfbfbf0000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67441  (
    .A({ \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 , \$abc$67295$new_new_n1323__ , \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[3] , \$abc$67295$new_new_n1322__ , \EthernetModule_inst.TxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$12873$li18_li18 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67442  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[14] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li010_li010 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67443  (
    .A({ \EthernetModule_inst.RxModule_inst.start , \$abc$67295$new_new_n1184__ , \EthernetModule_inst.TxModule_inst.ff_idx[8] , \EthernetModule_inst.TxModule_inst.ff_idx[5] , \EthernetModule_inst.TxModule_inst.ff_idx[4] , \EthernetModule_inst.TxModule_inst.ff_idx[3]  }),
    .Y(\$abc$67295$new_new_n1326__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67444  (
    .A({ \EthernetModule_inst.RxModule_inst.start , \EthernetModule_inst.TxModule_inst.cycle[0] , \$abc$67295$new_new_n1326__  }),
    .Y(\$abc$11408$auto$opt_dff.cc:220:make_patterns_logic$1133 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7000000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67445  (
    .A({ \$abc$67295$new_new_n1195__ , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1193__ , \$abc$67295$new_new_n1194__  }),
    .Y(\$abc$12326$abc$8277$new_n1505_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff8000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67446  (
    .A({ \$abc$12326$abc$8277$new_n1505_ , \$iopadmap$phy_rxd[0] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$14858$auto$opt_dff.cc:195:make_patterns_logic$11461 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff800000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67447  (
    .A({ \$iopadmap$phy_rxd[3] , \$abc$12326$abc$8277$new_n1505_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$14858$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67448  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$13405$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h827d)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67449  (
    .A({ \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[0] , \EthernetModule_inst.TxModule_inst.txState[4]  }),
    .Y(\$abc$13405$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf1e0ff00ff00ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67450  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[1] , \$abc$13405$li1_li1 , \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.txState[2]  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h013f54c0fec0ab3f)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67451  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ff_idx[4] , \$abc$67295$new_new_n1190__ , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.ff_idx[3] , \$abc$67295$new_new_n1189__  }),
    .Y(\$abc$67295$new_new_n1334__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hc5)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67452  (
    .A({ \$abc$67295$new_new_n1262__ , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[1] , \$abc$67295$new_new_n1334__  }),
    .Y(\$abc$12682$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hcc55f0f0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67453  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \$abc$67295$new_new_n1262__ , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[4] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[1] , \$abc$67295$new_new_n1334__  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h07080000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67454  (
    .A({ phy_rxen, \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \$iopadmap$phy_rxer , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$12326$li29_li29 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67455  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[192] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][12] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][12]  }),
    .Y(\$abc$11732$li188_li188 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h44f0000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67456  (
    .A({ \$abc$67295$new_new_n1189__ , \$abc$67295$new_new_n1190__ , \$abc$10728$new_n197_ , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[7] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1245__  }),
    .Y(\$abc$67295$new_new_n1339__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffccccddf0f0f0f0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67457  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \$abc$67295$new_new_n1243__ , \$abc$67295$new_new_n1247__ , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[10] , \$abc$67295$new_new_n1339__ , \$abc$67295$new_new_n1232__  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007dd700008228)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67458  (
    .A({ \$abc$10576$lo07 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1296__ , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h08310f0cf7cef0f3)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67459  (
    .A({ \$abc$67295$new_new_n1283__ , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1284__ , \EthernetModule_inst.RxModule_inst.nibble_idx[4] , \EthernetModule_inst.RxModule_inst.nibble_idx[3]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000100ffff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67460  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.delay_cnt[3] , \EthernetModule_inst.RxModule_inst.delay_cnt[2] , \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0]  }),
    .Y(\$abc$11316$auto$opt_dff.cc:220:make_patterns_logic$1221 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff0000007f00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67461  (
    .A({ \$iopadmap$phy_rxd[0] , \$abc$12326$abc$8277$new_n1472_ , \EthernetModule_inst.RxModule_inst.frameid_buf[6][20] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li21_li21 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67462  (
    .A({ \EthernetModule_inst.RxModule_inst.start , \EthernetModule_inst.TxModule_inst.ff_idx[2] , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[0]  }),
    .Y(\$abc$10228$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67463  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[40] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li036_li036 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfe00fe00ffff0000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67464  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[11] , \$abc$67295$new_new_n1248__ , \$abc$67295$new_new_n1232__ , \$abc$67295$new_new_n1247__ , \$abc$67295$new_new_n1243__  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf3ff200000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67465  (
    .A({ \$auto$alumacc.cc:485:replace_alu$1313.CO[6] , \EthernetModule_inst.TxModule_inst.txState[1] , \$abc$67295$new_new_n1322__ , \EthernetModule_inst.TxModule_inst.nibble_idx[3] , \EthernetModule_inst.TxModule_inst.nibble_idx[4] , \EthernetModule_inst.TxModule_inst.txState[4]  }),
    .Y(\$abc$12873$li15_li15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67466  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[3] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.gap_cnt[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[0] , \EthernetModule_inst.RxModule_inst.gap_cnt[2]  }),
    .Y(\$abc$14470$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67467  (
    .A({ \$abc$67295$new_new_n1326__ , \EthernetModule_inst.TxModule_inst.ff_idx[0]  }),
    .Y(\$abc$10228$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67468  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[18] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li014_li014 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67469  (
    .A({ phy_rxen, \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \$iopadmap$phy_rxer , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[2]  }),
    .Y(\$abc$12326$li30_li30 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb400)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67470  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[4] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \$abc$12326$li30_li30  }),
    .Y(\$abc$12326$li31_li31 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67471  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[153] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li149_li149 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67472  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[17] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li013_li013 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67473  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[16] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li012_li012 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67474  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[118] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li114_li114 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67475  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[15] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li011_li011 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfef0540f0f0f40f0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67476  (
    .A({ \$abc$67295$new_new_n1190__ , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \$abc$67295$new_new_n1189__ , \EthernetModule_inst.RxModule_inst.ff_idx[3] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[0] , \$abc$10728$new_n197_  }),
    .Y(\$abc$12682$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67477  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[3] , \$abc$12682$li12_li12  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67478  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$11423$auto$opt_dff.cc:220:make_patterns_logic$1207 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67479  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.delay_cnt[3] , \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.delay_cnt[2] , \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0]  }),
    .Y(\$abc$14728$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67480  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[173] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li169_li169 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67481  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[0]  }),
    .Y(\$abc$67295$new_new_n1364__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67482  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$67295$new_new_n1365__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h30edcf9acf123065)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67483  (
    .A({ \$abc$67295$new_new_n1365__ , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1286__ , \$abc$67295$new_new_n1364__ , \$abc$67295$new_new_n1283__ , \$abc$67295$new_new_n1284__  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8e1871cf71e78e30)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67484  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.rxIDX[0]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67485  (
    .A({ \EthernetModule_inst.TxModule_inst.cycle[0] , \EthernetModule_inst.RxModule_inst.start , \EthernetModule_inst.TxModule_inst.cycle[1] , \$abc$67295$new_new_n1326__  }),
    .Y(\$abc$11316$auto$rtlil.cc:2510:ReduceOr$1433 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0700000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67486  (
    .A({ \$abc$67295$new_new_n1195__ , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1193__ , \$abc$67295$new_new_n1194__  }),
    .Y(\$abc$12326$abc$8277$new_n1439_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff400000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67487  (
    .A({ \$iopadmap$phy_rxd[2] , \$abc$12326$abc$8277$new_n1439_ , \EthernetModule_inst.RxModule_inst.frameid_buf[5][22] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li20_li20 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67488  (
    .A({ \$abc$67295$new_new_n1234__ , \EthernetModule_inst.TxModule_inst.nibble_idx[8] , \EthernetModule_inst.TxModule_inst.nibble_idx[7] , \EthernetModule_inst.TxModule_inst.nibble_idx[6] , \EthernetModule_inst.TxModule_inst.nibble_idx[5] , \EthernetModule_inst.TxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$67295$new_new_n1371__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8f880000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67489  (
    .A({ \$auto$alumacc.cc:485:replace_alu$1313.CO[6] , \EthernetModule_inst.TxModule_inst.txState[2] , \$abc$67295$new_new_n1323__ , \$abc$67295$new_new_n1371__ , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$12873$li16_li16 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67490  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[33] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li029_li029 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67491  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[34] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li030_li030 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbfff4000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67492  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[2] , \EthernetModule_inst.RxModule_inst.ff_idx[1] , \EthernetModule_inst.RxModule_inst.ff_idx[0] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$12682$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67493  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[185] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][5] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][5]  }),
    .Y(\$abc$11732$li181_li181 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67494  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[35] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li031_li031 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67495  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[36] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li032_li032 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67496  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[37] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li033_li033 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67497  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[140] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li136_li136 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67498  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][11]  }),
    .Y(\$abc$67295$new_new_n1381__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67499  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][11]  }),
    .Y(\$abc$67295$new_new_n1382__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67500  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1382__ , \$abc$67295$new_new_n1381__  }),
    .Y(\$abc$13205$abc$8277$new_n1199_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h07080000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67501  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[2] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.gap_cnt[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[0]  }),
    .Y(\$abc$14470$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67502  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][21]  }),
    .Y(\$abc$67295$new_new_n1385__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67503  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][21]  }),
    .Y(\$abc$67295$new_new_n1386__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67504  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1386__ , \$abc$67295$new_new_n1385__  }),
    .Y(\$abc$13922$li23_li23 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67505  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[39] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li035_li035 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67506  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[165] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li161_li161 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67507  (
    .A({ \EthernetModule_inst.TxModule_inst.phy_txd[2] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y  }),
    .Y(\$abc$67295$new_new_n1390__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000d77d00002882)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67508  (
    .A({ \$abc$10576$lo05 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1390__ , \EthernetModule_inst.TxModule_inst.phy_txd[1] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67509  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[38] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li034_li034 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67510  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[175] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li171_li171 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67511  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[0] , \EthernetModule_inst.TxModule_inst.txState[0]  }),
    .Y(\$abc$12873$li04_li04 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67512  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[41] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li037_li037 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67513  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[42] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li038_li038 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67514  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[43] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li039_li039 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67515  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[44] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li040_li040 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hca00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67516  (
    .A({ \EthernetModule_inst.TxModule_inst.cycle[1] , \EthernetModule_inst.TxModule_inst.cycle[0] , \EthernetModule_inst.TxModule_inst.ff_d[2] , \EthernetModule_inst.RxModule_inst.ff_data  }),
    .Y(\$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h07080000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67517  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.delay_cnt[2] , \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0]  }),
    .Y(\$abc$14728$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hb4d20000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67518  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[2] , \EthernetModule_inst.TxModule_inst.nibble_idx[0] , \EthernetModule_inst.TxModule_inst.ffIDX  }),
    .Y(\$abc$13405$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf1e0ff00ff00ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67519  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[2] , \$abc$13405$li2_li2 , \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.txState[2]  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67520  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[45] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li041_li041 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67521  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[46] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li042_li042 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67522  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[149] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li145_li145 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67523  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[47] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li043_li043 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8f70)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67524  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[3] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[2]  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.Y[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67525  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[166] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li162_li162 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67526  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[4] , \$abc$67295$new_new_n1179__ , \$abc$67295$new_new_n1302__ , \EthernetModule_inst.TxModule_inst.nibble_idx[6] , \EthernetModule_inst.TxModule_inst.txState[0]  }),
    .Y(\$abc$12873$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67527  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[5] , \$abc$67295$new_new_n1256__ , \EthernetModule_inst.RxModule_inst.ff_cnt[4]  }),
    .Y(\$abc$14146$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67528  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[123] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li119_li119 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ef01ff00f0f0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67529  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[0] , \EthernetModule_inst.RxModule_inst.ff_idx[0] , \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0]  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1ee1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67530  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[2]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67531  (
    .A({ \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.frameid_buf[0][23] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][23]  }),
    .Y(\$abc$11355$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67532  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][17]  }),
    .Y(\$abc$67295$new_new_n1415__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67533  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][17]  }),
    .Y(\$abc$67295$new_new_n1416__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67534  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1416__ , \$abc$67295$new_new_n1415__  }),
    .Y(\$abc$13205$abc$8277$new_n1247_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h07080000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67535  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_idx[2] , \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.ff_idx[1] , \EthernetModule_inst.RxModule_inst.ff_idx[0]  }),
    .Y(\$abc$12682$li02_li02 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67536  (
    .A({ \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.frameid_buf[0][20] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][20]  }),
    .Y(\$abc$11355$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67537  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_idx[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$12682$li00_li00 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67538  (
    .A({ \EthernetModule_inst.TxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.ff_data , \EthernetModule_inst.TxModule_inst.cycle[0]  }),
    .Y(\$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hccaaf000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67539  (
    .A({ \EthernetModule_inst.TxModule_inst.cycle[1] , \EthernetModule_inst.TxModule_inst.cycle[0] , \EthernetModule_inst.RxModule_inst.ff_data , \EthernetModule_inst.TxModule_inst.ff_d[1] , \EthernetModule_inst.TxModule_inst.ff_d[2]  }),
    .Y(\$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67540  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[101] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li097_li097 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67541  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[50] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li046_li046 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67542  (
    .A({ \$abc$67295$new_new_n1225__ , \$abc$67295$new_new_n1190__ , \$abc$67295$new_new_n1227__  }),
    .Y(\$abc$67295$new_new_n1425__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h2fd0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67543  (
    .A({ \$abc$67295$new_new_n1246__ , \$abc$67295$new_new_n1225__ , \$abc$67295$new_new_n1227__ , \$abc$67295$new_new_n1190__  }),
    .Y(\$abc$67295$new_new_n1426__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hc03f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67544  (
    .A({ \$abc$10728$new_n197_ , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[3]  }),
    .Y(\$abc$67295$new_new_n1427__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3a)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67545  (
    .A({ \$abc$67295$new_new_n1232__ , \$abc$67295$new_new_n1427__ , \$abc$67295$new_new_n1426__  }),
    .Y(\$abc$12682$li15_li15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h33aaf0f0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67546  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \$abc$67295$new_new_n1232__ , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[6] , \$abc$67295$new_new_n1427__ , \$abc$67295$new_new_n1426__  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67547  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[142] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li138_li138 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67548  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[49] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li045_li045 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67549  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[0] , \EthernetModule_inst.RxModule_inst.ff_state[0]  }),
    .Y(\$abc$14470$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67550  (
    .A({ \$auto$alumacc.cc:485:replace_alu$1313.CO[6] , \EthernetModule_inst.TxModule_inst.nibble_idx[3] , \EthernetModule_inst.TxModule_inst.txState[0] , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[2] , \EthernetModule_inst.TxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$12873$li07_li07 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67551  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[51] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li047_li047 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0d)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67552  (
    .A({ \$abc$10391$li00_li00 , \EthernetModule_inst.TxModule_inst.cycle[1] , \$abc$67295$new_new_n1326__  }),
    .Y(\$abc$10228$auto$opt_dff.cc:195:make_patterns_logic$1479 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffffff80000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67553  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \$abc$67295$new_new_n1194__ , \$abc$67295$new_new_n1193__ , \EthernetModule_inst.RxModule_inst.rxState[0] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67554  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[174] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li170_li170 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffffff80000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67555  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[2] , \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \$abc$67295$new_new_n1194__ , \$abc$67295$new_new_n1193__ , \EthernetModule_inst.RxModule_inst.rxState[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li02_li02 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000700000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67556  (
    .A({ \$abc$67295$new_new_n1195__ , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1193__ , \$abc$67295$new_new_n1194__  }),
    .Y(\$abc$12326$abc$8277$new_n1136_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67557  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.gap_len_ctl[1] , \EthernetModule_inst.RxModule_inst.gap_len_ctl[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$14809$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67558  (
    .A({ \$abc$67295$new_new_n1326__ , \EthernetModule_inst.TxModule_inst.ff_idx[3] , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[0] , \EthernetModule_inst.TxModule_inst.ff_idx[2]  }),
    .Y(\$abc$10228$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67559  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[162] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li158_li158 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67560  (
    .A({ \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[5] , \$abc$13405$li5_li5  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff4000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67561  (
    .A({ \$abc$12326$abc$8277$new_n1472_ , \$iopadmap$phy_rxd[2] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$14880$auto$opt_dff.cc:195:make_patterns_logic$11491 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff400000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67562  (
    .A({ \$iopadmap$phy_rxd[3] , \$abc$12326$abc$8277$new_n1472_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$14880$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff4000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67563  (
    .A({ \$abc$12326$abc$8277$new_n1439_ , \$iopadmap$phy_rxd[0] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$14834$auto$opt_dff.cc:195:make_patterns_logic$11521 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff400000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67564  (
    .A({ \$iopadmap$phy_rxd[3] , \$abc$12326$abc$8277$new_n1439_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$14834$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67565  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.ff_state[0]  }),
    .Y(\$abc$11240$auto$opt_dff.cc:195:make_patterns_logic$1201 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67566  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][23]  }),
    .Y(\$abc$67295$new_new_n1449__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67567  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][23]  }),
    .Y(\$abc$67295$new_new_n1450__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67568  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1450__ , \$abc$67295$new_new_n1449__  }),
    .Y(\$abc$13922$li25_li25 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67569  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_idx[1] , \EthernetModule_inst.RxModule_inst.ff_idx[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$12682$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67570  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[189] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][9] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][9]  }),
    .Y(\$abc$11732$li185_li185 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67571  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[0]  }),
    .Y(\$abc$11732$abc$9271$auto$opt_dff.cc:220:make_patterns_logic$1163 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67572  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[164] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li160_li160 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67573  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[78] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li074_li074 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67574  (
    .A({ \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.frameid_buf[0][22] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][22]  }),
    .Y(\$abc$11355$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67575  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[191] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][11] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][11]  }),
    .Y(\$abc$11732$li187_li187 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67576  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[2] , \EthernetModule_inst.RxModule_inst.ff_idx[1] , \EthernetModule_inst.RxModule_inst.ff_idx[4] , \EthernetModule_inst.RxModule_inst.ff_idx[5] , \EthernetModule_inst.RxModule_inst.ff_idx[0] , \EthernetModule_inst.RxModule_inst.ff_idx[3]  }),
    .Y(\$abc$67295$new_new_n1459__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67577  (
    .A({ \$abc$11168$auto$rtlil.cc:2613:Mux$1501 , \$abc$67295$new_new_n1459__ , \EthernetModule_inst.RxModule_inst.ff_idx[6]  }),
    .Y(\$abc$12682$li06_li06 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h557f008000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67578  (
    .A({ \$abc$11168$auto$rtlil.cc:2613:Mux$1501 , \EthernetModule_inst.RxModule_inst.ff_idx[5] , \$abc$67295$new_new_n1189__ , \EthernetModule_inst.RxModule_inst.ff_idx[4] , \EthernetModule_inst.RxModule_inst.ff_idx[3] , \$abc$67295$new_new_n1190__  }),
    .Y(\$abc$12682$li05_li05 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67579  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[2] , \$abc$12682$li11_li11  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67580  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.ff_state[0]  }),
    .Y(\$abc$11168$auto$opt_dff.cc:195:make_patterns_logic$1211 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67581  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ffIDX  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.X[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67582  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[145] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li141_li141 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67583  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[0]  }),
    .Y(\$abc$14146$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67584  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[137] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li133_li133 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h708f)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67585  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[7] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0]  }),
    .Y(\$abc$67295$new_new_n1468__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555f033aaaa0fcc)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67586  (
    .A({ \$abc$67295$new_new_n1468__ , \$abc$67295$new_new_n1246__ , \$abc$67295$new_new_n1227__ , \$abc$67295$new_new_n1225__ , \$abc$67295$new_new_n1190__ , \EthernetModule_inst.RxModule_inst.ff_idx[6]  }),
    .Y(\$abc$67295$new_new_n1469__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbb0f)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67587  (
    .A({ \$abc$10728$new_n197_ , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[4] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1245__  }),
    .Y(\$abc$67295$new_new_n1470__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67588  (
    .A({ \$abc$67295$new_new_n1232__ , \$abc$67295$new_new_n1470__ , \$abc$67295$new_new_n1469__  }),
    .Y(\$abc$12682$li16_li16 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3355f0f0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67589  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \$abc$67295$new_new_n1232__ , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[7] , \$abc$67295$new_new_n1470__ , \$abc$67295$new_new_n1469__  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffffff80000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67590  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[0] , \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \$abc$67295$new_new_n1194__ , \$abc$67295$new_new_n1193__ , \EthernetModule_inst.RxModule_inst.rxState[0] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$12326$li00_li00 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67591  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[198] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][18] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][18]  }),
    .Y(\$abc$11732$li194_li194 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007dd700008228)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67592  (
    .A({ \$abc$10576$lo06 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1319__ , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67593  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.initModule_inst.init_cnt[0] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[2]  }),
    .Y(\$abc$14193$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67594  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[4] , \EthernetModule_inst.RxModule_inst.ff_cnt[1] , \EthernetModule_inst.RxModule_inst.ff_cnt[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[3] , \EthernetModule_inst.RxModule_inst.ff_cnt[2]  }),
    .Y(\$abc$14146$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67595  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[2] , \EthernetModule_inst.RxModule_inst.ff_cnt[1] , \EthernetModule_inst.RxModule_inst.ff_cnt[0]  }),
    .Y(\$abc$14146$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67596  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[136] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li132_li132 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h817ffee0ffe0077f)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67597  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_idx[8] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ff_idx[7] , \EthernetModule_inst.RxModule_inst.ff_idx[6] , \EthernetModule_inst.RxModule_inst.ffIDX[1]  }),
    .Y(\$abc$67295$new_new_n1480__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h53f3ff00ff00ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67598  (
    .A({ \$abc$67295$new_new_n1190__ , \$abc$67295$new_new_n1189__ , \$abc$67295$new_new_n1480__ , \$abc$10728$new_n197_ , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[5] , \EthernetModule_inst.RxModule_inst.ffIDX[0]  }),
    .Y(\$abc$67295$new_new_n1481__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7eedf33f)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67599  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ff_idx[6] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ff_idx[7] , \EthernetModule_inst.RxModule_inst.ffIDX[0]  }),
    .Y(\$abc$67295$new_new_n1482__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h5775)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67600  (
    .A({ \$abc$67295$new_new_n1425__ , \$abc$67295$new_new_n1224__ , \$abc$67295$new_new_n1482__ , \$abc$67295$new_new_n1481__  }),
    .Y(\$abc$12682$li17_li17 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555f5f55cccccccc)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67601  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \$abc$67295$new_new_n1425__ , \$abc$67295$new_new_n1224__ , \$abc$67295$new_new_n1482__ , \EthernetModule_inst.RxModule_inst.rxdata_buf_reader_address[8] , \$abc$67295$new_new_n1481__  }),
    .Y(\$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67602  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$12873$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7d000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67603  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.ffIDX2 , \EthernetModule_inst.TxModule_inst.ffIDX1 , \EthernetModule_inst.TxModule_inst.txState[0]  }),
    .Y(\$abc$67295$new_new_n1486__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf444)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67604  (
    .A({ \$abc$67295$new_new_n1486__ , \EthernetModule_inst.TxModule_inst.txState[0] , \$abc$12873$li01_li01 , \$abc$67295$new_new_n1371__  }),
    .Y(\$abc$12873$li17_li17 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67605  (
    .A({ \$abc$12682$abc$9865$auto$opt_dff.cc:220:make_patterns_logic$1188 , \$abc$67295$new_new_n1190__ , \$abc$67295$new_new_n1189__  }),
    .Y(\$abc$11384$auto$opt_dff.cc:220:make_patterns_logic$1260 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67606  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][17]  }),
    .Y(\$abc$67295$new_new_n1489__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67607  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][17] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][17]  }),
    .Y(\$abc$67295$new_new_n1490__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67608  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1490__ , \$abc$67295$new_new_n1489__  }),
    .Y(\$abc$13922$li19_li19 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67609  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[152] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li148_li148 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67610  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[52] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li048_li048 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67611  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[53] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li049_li049 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67612  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[54] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li050_li050 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67613  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[55] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li051_li051 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0ccaa00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67614  (
    .A({ \$abc$12873$li13_li13 , \EthernetModule_inst.TxModule_inst.txState[1] , \EthernetModule_inst.TxModule_inst.txState[4] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[1] , \EthernetModule_inst.TxModule_inst.preaddlt[1]  }),
    .Y(\$abc$14271$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67615  (
    .A({ phy_rxen, \$iopadmap$phy_rxer , \EthernetModule_inst.RxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$12326$li27_li27 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff800000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67616  (
    .A({ \$iopadmap$phy_rxd[2] , \$abc$12326$abc$8277$new_n1505_ , \EthernetModule_inst.RxModule_inst.frameid_buf[7][22] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li26_li26 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hc5)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67617  (
    .A({ \EthernetModule_inst.RxModule_inst.queue_empty , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.ffIDX[0]  }),
    .Y(\$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4001000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67618  (
    .A({ \$abc$67295$new_new_n1180__ , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[5] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[6] , \$iopadmap$reset  }),
    .Y(\$abc$11330$auto$opt_dff.cc:220:make_patterns_logic$1130 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0ccaa00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67619  (
    .A({ \$abc$12873$li13_li13 , \EthernetModule_inst.TxModule_inst.txState[1] , \EthernetModule_inst.TxModule_inst.txState[4] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[3] , \EthernetModule_inst.TxModule_inst.preaddlt[3]  }),
    .Y(\$abc$14271$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff800000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67620  (
    .A({ \$iopadmap$phy_rxd[1] , \$abc$12326$abc$8277$new_n1505_ , \EthernetModule_inst.RxModule_inst.frameid_buf[7][21] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li25_li25 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0ccaa00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67621  (
    .A({ \$abc$12873$li13_li13 , \EthernetModule_inst.TxModule_inst.txState[1] , \EthernetModule_inst.TxModule_inst.txState[4] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y , \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[2] , \EthernetModule_inst.TxModule_inst.preaddlt[2]  }),
    .Y(\$abc$14271$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff800000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67622  (
    .A({ \$iopadmap$phy_rxd[0] , \$abc$12326$abc$8277$new_n1505_ , \EthernetModule_inst.RxModule_inst.frameid_buf[7][20] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li24_li24 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff400000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67623  (
    .A({ \$iopadmap$phy_rxd[2] , \$abc$12326$abc$8277$new_n1472_ , \EthernetModule_inst.RxModule_inst.frameid_buf[6][22] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$12326$li23_li23 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfccd)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67624  (
    .A({ \$abc$67295$new_new_n1243__ , \$abc$67295$new_new_n1247__ , \$abc$67295$new_new_n1339__ , \$abc$67295$new_new_n1232__  }),
    .Y(\$abc$12682$li19_li19 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67625  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][20]  }),
    .Y(\$abc$67295$new_new_n1508__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67626  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][20] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][20]  }),
    .Y(\$abc$67295$new_new_n1509__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67627  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1509__ , \$abc$67295$new_new_n1508__  }),
    .Y(\$abc$13205$abc$8277$new_n1271_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67628  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_cnt[7] , \$abc$67295$new_new_n1256__ , \EthernetModule_inst.RxModule_inst.ff_cnt[6] , \EthernetModule_inst.RxModule_inst.ff_cnt[4] , \EthernetModule_inst.RxModule_inst.ff_cnt[5]  }),
    .Y(\$abc$14146$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67629  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][23]  }),
    .Y(\$abc$67295$new_new_n1512__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67630  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][23] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][23]  }),
    .Y(\$abc$67295$new_new_n1513__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67631  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1513__ , \$abc$67295$new_new_n1512__  }),
    .Y(\$abc$13205$abc$8277$new_n1295_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007dd700008228)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67632  (
    .A({ \$abc$10576$lo03 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1319__ , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li07_li07 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67633  (
    .A({ \$abc$11168$auto$rtlil.cc:2613:Mux$1501 , \EthernetModule_inst.RxModule_inst.ff_idx[4] , \$abc$67295$new_new_n1190__ , \EthernetModule_inst.RxModule_inst.ff_idx[3]  }),
    .Y(\$abc$12682$li04_li04 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67634  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][19]  }),
    .Y(\$abc$67295$new_new_n1517__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67635  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][19]  }),
    .Y(\$abc$67295$new_new_n1518__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67636  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1518__ , \$abc$67295$new_new_n1517__  }),
    .Y(\$abc$13922$li21_li21 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67637  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[199] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][19] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][19]  }),
    .Y(\$abc$11732$li195_li195 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000d77d00002882)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67638  (
    .A({ \$abc$10576$lo02 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1390__ , \EthernetModule_inst.TxModule_inst.phy_txd[1] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li06_li06 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67639  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[187] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][7] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][7]  }),
    .Y(\$abc$11732$li183_li183 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67640  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[141] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li137_li137 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67641  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[177] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li173_li173 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67642  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[4] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li000_li000 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67643  (
    .A({ \$abc$67295$new_new_n1184__ , \$abc$10391$li00_li00 , \$abc$67295$new_new_n1182__ , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.cycle[1] , \EthernetModule_inst.TxModule_inst.ff_idx[8]  }),
    .Y(\$abc$10391$memory\EthernetModule_inst.TxModule_inst.frameid_buf$wren[1][0][0]$y$1818 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67644  (
    .A({ \$abc$11168$auto$rtlil.cc:2613:Mux$1501 , \EthernetModule_inst.RxModule_inst.ff_idx[8] , \$abc$67295$new_new_n1232__ , \$abc$67295$new_new_n1459__ , \EthernetModule_inst.RxModule_inst.ff_idx[7] , \EthernetModule_inst.RxModule_inst.ff_idx[6]  }),
    .Y(\$abc$12682$li08_li08 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67645  (
    .A({ \$abc$11168$auto$rtlil.cc:2613:Mux$1501 , \EthernetModule_inst.RxModule_inst.ff_idx[7] , \$abc$67295$new_new_n1459__ , \EthernetModule_inst.RxModule_inst.ff_idx[6]  }),
    .Y(\$abc$12682$li07_li07 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67646  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[11] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li007_li007 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0007000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67647  (
    .A({ \$abc$67295$new_new_n1195__ , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1193__ , \$abc$67295$new_new_n1194__  }),
    .Y(\$abc$12326$abc$8277$new_n1407_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff1000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67648  (
    .A({ \$abc$12326$abc$8277$new_n1407_ , \$iopadmap$phy_rxd[2] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$14886$auto$opt_dff.cc:195:make_patterns_logic$11551 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff100000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67649  (
    .A({ \$iopadmap$phy_rxd[3] , \$abc$12326$abc$8277$new_n1407_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$14886$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67650  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[190] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][10] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][10]  }),
    .Y(\$abc$11732$li186_li186 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67651  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[143] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li139_li139 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67652  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][15]  }),
    .Y(\$abc$67295$new_new_n1535__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67653  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][15]  }),
    .Y(\$abc$67295$new_new_n1536__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67654  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1536__ , \$abc$67295$new_new_n1535__  }),
    .Y(\$abc$13205$abc$8277$new_n1231_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67655  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[167] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li163_li163 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67656  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[5] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li001_li001 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67657  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[6] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li002_li002 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67658  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[7] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li003_li003 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67659  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[8] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li004_li004 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67660  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[9] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li005_li005 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67661  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[10] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li006_li006 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67662  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[176] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li172_li172 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67663  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[12] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li008_li008 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff0000007f00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67664  (
    .A({ \$iopadmap$phy_rxd[1] , \$abc$12326$abc$8277$new_n1439_ , \EthernetModule_inst.RxModule_inst.frameid_buf[5][21] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li19_li19 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67665  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][16]  }),
    .Y(\$abc$67295$new_new_n1548__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67666  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][16]  }),
    .Y(\$abc$67295$new_new_n1549__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67667  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1549__ , \$abc$67295$new_new_n1548__  }),
    .Y(\$abc$13205$abc$8277$new_n1239_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67668  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[0] , \EthernetModule_inst.TxModule_inst.txState[0]  }),
    .Y(\$abc$12873$li05_li05 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67669  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[138] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li134_li134 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hc2)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67670  (
    .A({ \EthernetModule_inst.TxModule_inst.cycle[1] , \$abc$10391$li00_li00 , \$abc$67295$new_new_n1326__  }),
    .Y(\$abc$10391$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff400000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67671  (
    .A({ \$iopadmap$phy_rxd[0] , \$abc$12326$abc$8277$new_n1439_ , \EthernetModule_inst.RxModule_inst.frameid_buf[5][20] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li18_li18 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67672  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[150] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li146_li146 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67673  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[91] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li087_li087 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67674  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[117] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li113_li113 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67675  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[168] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li164_li164 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67676  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[56] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li052_li052 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67677  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[144] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li140_li140 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67678  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[115] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li111_li111 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67679  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[2]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67680  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[119] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li115_li115 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67681  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[120] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li116_li116 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67682  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[186] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][6] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][6]  }),
    .Y(\$abc$11732$li182_li182 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67683  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[121] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li117_li117 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67684  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[169] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li165_li165 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67685  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[122] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li118_li118 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff0100)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67686  (
    .A({ \$abc$12326$abc$8277$new_n1136_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$14892$auto$opt_dff.cc:195:make_patterns_logic$11671 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff010000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67687  (
    .A({ \$iopadmap$phy_rxd[3] , \$abc$12326$abc$8277$new_n1136_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$14892$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0007000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67688  (
    .A({ \$abc$67295$new_new_n1195__ , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \$abc$67295$new_new_n1193__ , \$abc$67295$new_new_n1194__  }),
    .Y(\$abc$12326$abc$8277$new_n1342_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff1000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67689  (
    .A({ \$abc$12326$abc$8277$new_n1342_ , \$iopadmap$phy_rxd[1] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$14898$auto$opt_dff.cc:195:make_patterns_logic$11611 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff100000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67690  (
    .A({ \$iopadmap$phy_rxd[3] , \$abc$12326$abc$8277$new_n1342_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$14898$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67691  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \$abc$67295$new_new_n1294__ , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.nibble_idx[3]  }),
    .Y(\$abc$12326$li32_li32 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67692  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \$abc$67295$new_new_n1294__ , \EthernetModule_inst.RxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$12326$li33_li33 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67693  (
    .A({ \$abc$67295$new_new_n1186__ , \EthernetModule_inst.initModule_inst.init_cnt[6]  }),
    .Y(\$abc$14193$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67694  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \$abc$67295$new_new_n1294__ , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$12326$li34_li34 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67695  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[81] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li077_li077 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67696  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[127] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li123_li123 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67697  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[80] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li076_li076 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67698  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[128] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li124_li124 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67699  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[129] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li125_li125 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67700  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[130] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li126_li126 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67701  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[131] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li127_li127 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67702  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[132] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li128_li128 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67703  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[133] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li129_li129 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67704  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[134] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li130_li130 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67705  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[79] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li075_li075 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67706  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[135] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li131_li131 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67707  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[77] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li073_li073 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67708  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[76] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li072_li072 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67709  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][13]  }),
    .Y(\$abc$67295$new_new_n1592__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67710  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][13]  }),
    .Y(\$abc$67295$new_new_n1593__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67711  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1593__ , \$abc$67295$new_new_n1592__  }),
    .Y(\$abc$13922$li15_li15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67712  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[75] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li071_li071 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67713  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[74] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li070_li070 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67714  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[73] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li069_li069 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67715  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[72] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li068_li068 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67716  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[178] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li174_li174 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67717  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[71] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li067_li067 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67718  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[70] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li066_li066 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67719  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[69] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li065_li065 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67720  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[68] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li064_li064 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67721  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[67] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li063_li063 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67722  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[66] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li062_li062 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67723  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[65] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li061_li061 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67724  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[64] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li060_li060 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67725  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[63] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li059_li059 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67726  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[62] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li058_li058 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67727  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[61] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li057_li057 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67728  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[60] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li056_li056 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67729  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[59] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li055_li055 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67730  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[58] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li054_li054 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67731  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[57] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li053_li053 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000c5fc)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67732  (
    .A({ \$abc$67295$new_new_n1241__ , \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.start_intra , \$abc$67295$new_new_n1239__  }),
    .Y(\$abc$14710$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67733  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][22]  }),
    .Y(\$abc$67295$new_new_n1616__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67734  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][22]  }),
    .Y(\$abc$67295$new_new_n1617__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67735  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1617__ , \$abc$67295$new_new_n1616__  }),
    .Y(\$abc$13922$li24_li24 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0708000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67736  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[2] , \EthernetModule_inst.TxModule_inst.txState[0] , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$12873$li06_li06 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67737  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[103] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li099_li099 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67738  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[102] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li098_li098 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67739  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[0] , \EthernetModule_inst.initModule_inst.init_cnt[1]  }),
    .Y(\$abc$14193$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67740  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[100] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li096_li096 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67741  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[99] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li095_li095 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67742  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[88] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li084_li084 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67743  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[124] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li120_li120 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67744  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[113] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li109_li109 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67745  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[125] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li121_li121 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67746  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[83] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li079_li079 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67747  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[112] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li108_li108 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67748  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[126] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li122_li122 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0aaaaff00cccc)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67749  (
    .A({ \EthernetModule_inst.TxModule_inst.cycle[1] , \EthernetModule_inst.TxModule_inst.cycle[0] , \EthernetModule_inst.TxModule_inst.ff_d[2] , \EthernetModule_inst.TxModule_inst.ff_d[0] , \EthernetModule_inst.RxModule_inst.ff_data , \EthernetModule_inst.TxModule_inst.ff_d[1]  }),
    .Y(\$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67750  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[111] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li107_li107 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67751  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[84] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li080_li080 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67752  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[85] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li081_li081 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hccca)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67753  (
    .A({ \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0] , \EthernetModule_inst.RxModule_inst.ff_d[2] , \$abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[2]  }),
    .Y(\$abc$10997$flatten\EthernetModule_inst.\RxModule_inst.$procmux$563_Y[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67754  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[161] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li157_li157 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67755  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[110] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li106_li106 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67756  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][10]  }),
    .Y(\$abc$67295$new_new_n1639__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67757  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][10]  }),
    .Y(\$abc$67295$new_new_n1640__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67758  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1640__ , \$abc$67295$new_new_n1639__  }),
    .Y(\$abc$13205$abc$8277$new_n1191_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67759  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[109] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li105_li105 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67760  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[108] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li104_li104 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67761  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[107] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li103_li103 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67762  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[106] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li102_li102 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67763  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[105] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li101_li101 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67764  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[104] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li100_li100 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67765  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[188] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][8] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][8]  }),
    .Y(\$abc$11732$li184_li184 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67766  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[98] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li094_li094 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67767  (
    .A({ \EthernetModule_inst.RxModule_inst.rxState[2] , phy_rxen, \$iopadmap$phy_rxer , \EthernetModule_inst.RxModule_inst.rxState[0] , \EthernetModule_inst.RxModule_inst.rxState[1]  }),
    .Y(\$abc$10228$auto$rtlil.cc:2510:ReduceOr$1428 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67768  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[97] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li093_li093 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67769  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[159] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li155_li155 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67770  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[96] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li092_li092 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67771  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[95] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li091_li091 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67772  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[82] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li078_li078 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67773  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[94] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li090_li090 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67774  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[93] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li089_li089 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67775  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][13]  }),
    .Y(\$abc$67295$new_new_n1658__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67776  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][13] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][13]  }),
    .Y(\$abc$67295$new_new_n1659__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67777  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1659__ , \$abc$67295$new_new_n1658__  }),
    .Y(\$abc$13205$abc$8277$new_n1215_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67778  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[92] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li088_li088 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67779  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[86] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li082_li082 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67780  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[13] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li009_li009 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67781  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[87] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li083_li083 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67782  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][22]  }),
    .Y(\$abc$67295$new_new_n1665__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67783  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][22] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][22]  }),
    .Y(\$abc$67295$new_new_n1666__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67784  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1666__ , \$abc$67295$new_new_n1665__  }),
    .Y(\$abc$13205$abc$8277$new_n1287_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67785  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[0] , \EthernetModule_inst.RxModule_inst.ff_state[0]  }),
    .Y(\$abc$14470$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff100000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67786  (
    .A({ \$iopadmap$phy_rxd[2] , \$abc$12326$abc$8277$new_n1407_ , \EthernetModule_inst.RxModule_inst.frameid_buf[4][22] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li17_li17 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67787  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[89] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li085_li085 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67788  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[170] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li166_li166 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67789  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[0] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[2]  }),
    .Y(\$abc$14193$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67790  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[90] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li086_li086 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67791  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[183] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][3] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][3]  }),
    .Y(\$abc$11732$li179_li179 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00000080808080)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67792  (
    .A({ \EthernetModule_inst.RxModule_inst.queue_empty , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ffIDX[1]  }),
    .Y(\$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000bf00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67793  (
    .A({ \$iopadmap$phy_rxd[1] , \$abc$12326$abc$8277$new_n1407_ , \EthernetModule_inst.RxModule_inst.frameid_buf[4][21] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$12326$li16_li16 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67794  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][21]  }),
    .Y(\$abc$67295$new_new_n1677__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67795  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][21] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][21]  }),
    .Y(\$abc$67295$new_new_n1678__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67796  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1678__ , \$abc$67295$new_new_n1677__  }),
    .Y(\$abc$13205$abc$8277$new_n1279_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h333355550f0f00ff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67797  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][12]  }),
    .Y(\$abc$67295$new_new_n1680__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67798  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][12]  }),
    .Y(\$abc$67295$new_new_n1681__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67799  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1681__ , \$abc$67295$new_new_n1680__  }),
    .Y(\$abc$13205$abc$8277$new_n1207_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67800  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][19]  }),
    .Y(\$abc$67295$new_new_n1683__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67801  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][19] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][19]  }),
    .Y(\$abc$67295$new_new_n1684__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67802  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1684__ , \$abc$67295$new_new_n1683__  }),
    .Y(\$abc$13205$abc$8277$new_n1263_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0708000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67803  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[4] , \$abc$67295$new_new_n1179__ , \EthernetModule_inst.TxModule_inst.nibble_idx[7] , \EthernetModule_inst.TxModule_inst.txState[0] , \$abc$67295$new_new_n1302__ , \EthernetModule_inst.TxModule_inst.nibble_idx[6]  }),
    .Y(\$abc$12873$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0007000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67804  (
    .A({ \$abc$67295$new_new_n1195__ , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1193__ , \$abc$67295$new_new_n1194__  }),
    .Y(\$abc$12326$abc$8277$new_n1310_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff1000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67805  (
    .A({ \$abc$12326$abc$8277$new_n1310_ , \$iopadmap$phy_rxd[0] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$14842$auto$opt_dff.cc:195:make_patterns_logic$11641 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff100000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67806  (
    .A({ \$iopadmap$phy_rxd[3] , \$abc$12326$abc$8277$new_n1310_ , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$14842$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67807  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][18]  }),
    .Y(\$abc$67295$new_new_n1690__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67808  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][18]  }),
    .Y(\$abc$67295$new_new_n1691__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67809  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1691__ , \$abc$67295$new_new_n1690__  }),
    .Y(\$abc$13205$abc$8277$new_n1255_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67810  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][18]  }),
    .Y(\$abc$67295$new_new_n1693__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67811  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][18] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][18]  }),
    .Y(\$abc$67295$new_new_n1694__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67812  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1694__ , \$abc$67295$new_new_n1693__  }),
    .Y(\$abc$13922$li20_li20 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1ffee001e0011ffe)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67813  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[4] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[2]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf1e0ff00ff00ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67814  (
    .A({ \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[3] , \$abc$13405$li3_li3 , \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.txState[2]  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001007ffffeff80)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67815  (
    .A({ \EthernetModule_inst.TxModule_inst.nibble_idx[4] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.nibble_idx[3] , \EthernetModule_inst.TxModule_inst.nibble_idx[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[2] , \EthernetModule_inst.TxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$67295$new_new_n1698__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'ha3)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67816  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.ffIDX , \$abc$67295$new_new_n1698__  }),
    .Y(\$abc$13405$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67817  (
    .A({ \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[4] , \$abc$13405$li4_li4  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007dd700008228)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67818  (
    .A({ \$abc$10576$lo01 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1296__ , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li05_li05 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000bf00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67819  (
    .A({ \$iopadmap$phy_rxd[0] , \$abc$12326$abc$8277$new_n1407_ , \EthernetModule_inst.RxModule_inst.frameid_buf[4][20] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li15_li15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67820  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[0] , \EthernetModule_inst.TxModule_inst.ff_idx[5] , \EthernetModule_inst.TxModule_inst.ff_idx[4] , \EthernetModule_inst.TxModule_inst.ff_idx[3] , \EthernetModule_inst.TxModule_inst.ff_idx[2]  }),
    .Y(\$abc$67295$new_new_n1703__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67821  (
    .A({ \$abc$67295$new_new_n1326__ , \EthernetModule_inst.TxModule_inst.ff_idx[8] , \$abc$67295$new_new_n1703__ , \EthernetModule_inst.TxModule_inst.ff_idx[6] , \EthernetModule_inst.TxModule_inst.ff_idx[7]  }),
    .Y(\$abc$10228$li8_li8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff0000007f00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67822  (
    .A({ \$iopadmap$phy_rxd[2] , \$abc$12326$abc$8277$new_n1374_ , \EthernetModule_inst.RxModule_inst.frameid_buf[3][22] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67823  (
    .A({ \EthernetModule_inst.RxModule_inst.start , \EthernetModule_inst.TxModule_inst.ff_idx[7] , \$abc$67295$new_new_n1703__ , \EthernetModule_inst.TxModule_inst.ff_idx[6]  }),
    .Y(\$abc$10228$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff400000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67824  (
    .A({ \$iopadmap$phy_rxd[1] , \$abc$12326$abc$8277$new_n1374_ , \EthernetModule_inst.RxModule_inst.frameid_buf[3][21] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff400000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67825  (
    .A({ \$iopadmap$phy_rxd[0] , \$abc$12326$abc$8277$new_n1374_ , \EthernetModule_inst.RxModule_inst.frameid_buf[3][20] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67826  (
    .A({ \EthernetModule_inst.RxModule_inst.start , \$abc$67295$new_new_n1703__ , \EthernetModule_inst.TxModule_inst.ff_idx[6]  }),
    .Y(\$abc$10228$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h400040004000ffff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67827  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \$abc$67295$new_new_n1240__ , \EthernetModule_inst.RxModule_inst.ff_cnt[7] , \EthernetModule_inst.RxModule_inst.ff_cnt[4] , \EthernetModule_inst.RxModule_inst.ff_cnt[5]  }),
    .Y(\$abc$11372$auto$opt_dff.cc:220:make_patterns_logic$1257 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000bf00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67828  (
    .A({ \$iopadmap$phy_rxd[2] , \$abc$12326$abc$8277$new_n1342_ , \EthernetModule_inst.RxModule_inst.frameid_buf[2][22] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[0]  }),
    .Y(\$abc$12326$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff100000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67829  (
    .A({ \$iopadmap$phy_rxd[1] , \$abc$12326$abc$8277$new_n1342_ , \EthernetModule_inst.RxModule_inst.frameid_buf[2][21] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000bf00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67830  (
    .A({ \$iopadmap$phy_rxd[0] , \$abc$12326$abc$8277$new_n1342_ , \EthernetModule_inst.RxModule_inst.frameid_buf[2][20] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000bf00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67831  (
    .A({ \$iopadmap$phy_rxd[2] , \$abc$12326$abc$8277$new_n1310_ , \EthernetModule_inst.RxModule_inst.frameid_buf[1][22] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li08_li08 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000d77d7dd7)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67832  (
    .A({ \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[2] , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000bf00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67833  (
    .A({ \$iopadmap$phy_rxd[1] , \$abc$12326$abc$8277$new_n1310_ , \EthernetModule_inst.RxModule_inst.frameid_buf[1][21] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li07_li07 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67834  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[5] , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[0] , \EthernetModule_inst.TxModule_inst.ff_idx[4] , \EthernetModule_inst.TxModule_inst.ff_idx[3] , \EthernetModule_inst.TxModule_inst.ff_idx[2]  }),
    .Y(\$abc$67295$new_new_n1717__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67835  (
    .A({ \EthernetModule_inst.RxModule_inst.start , \$abc$67295$new_new_n1717__ , \EthernetModule_inst.TxModule_inst.ff_idx[3] , \$abc$67295$new_new_n1184__ , \EthernetModule_inst.TxModule_inst.ff_idx[8] , \EthernetModule_inst.TxModule_inst.ff_idx[4]  }),
    .Y(\$abc$10228$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff100000ff00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67836  (
    .A({ \$iopadmap$phy_rxd[0] , \$abc$12326$abc$8277$new_n1310_ , \EthernetModule_inst.RxModule_inst.frameid_buf[1][20] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li06_li06 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67837  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.gap_len_ctl[0] , \EthernetModule_inst.RxModule_inst.ff_state[1]  }),
    .Y(\$abc$14809$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000ef00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67838  (
    .A({ \$iopadmap$phy_rxd[2] , \$abc$12326$abc$8277$new_n1136_ , \EthernetModule_inst.RxModule_inst.frameid_buf[0][22] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[1]  }),
    .Y(\$abc$12326$li05_li05 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67839  (
    .A({ \$abc$67295$new_new_n1326__ , \EthernetModule_inst.TxModule_inst.ff_idx[4] , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ff_idx[0] , \EthernetModule_inst.TxModule_inst.ff_idx[3] , \EthernetModule_inst.TxModule_inst.ff_idx[2]  }),
    .Y(\$abc$10228$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000ef00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67840  (
    .A({ \$iopadmap$phy_rxd[1] , \$abc$12326$abc$8277$new_n1136_ , \EthernetModule_inst.RxModule_inst.frameid_buf[0][21] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[0] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li04_li04 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff000000ef00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67841  (
    .A({ \$iopadmap$phy_rxd[0] , \$abc$12326$abc$8277$new_n1136_ , \EthernetModule_inst.RxModule_inst.frameid_buf[0][20] , \$abc$67295$auto$simplemap.cc:339:simplemap_lut$43633[4] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[2]  }),
    .Y(\$abc$12326$li03_li03 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67842  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[171] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li167_li167 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67843  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[182] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][2] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][2]  }),
    .Y(\$abc$11732$li178_li178 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfe00c00000000101)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67844  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1287__ , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.nibble_idx[7]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67845  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[4] , \$abc$67295$new_new_n1179__ , \$abc$67295$new_new_n1234__ , \EthernetModule_inst.TxModule_inst.nibble_idx[4] , \EthernetModule_inst.TxModule_inst.txState[0]  }),
    .Y(\$abc$12873$li08_li08 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67846  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[147] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li143_li143 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0337ffffe8800001)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67847  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[2] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1287__ , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[7]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0ccaa)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67848  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[3] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.ffIDX , \EthernetModule_inst.TxModule_inst.preaddlt[181] , \EthernetModule_inst.TxModule_inst.frameid_buf[0][1] , \EthernetModule_inst.TxModule_inst.frameid_buf[1][1]  }),
    .Y(\$abc$11732$li177_li177 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0137337efec8c881)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67849  (
    .A({ \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$abc$67295$new_new_n1287__ , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[2]  }),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf300f300f300a2a2)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67850  (
    .A({ \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0] , \EthernetModule_inst.RxModule_inst.ff_d[0] , \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_state[1] , \$abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[0]  }),
    .Y(\$abc$14470$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67851  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][16]  }),
    .Y(\$abc$67295$new_new_n1734__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67852  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][16] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][16]  }),
    .Y(\$abc$67295$new_new_n1735__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67853  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1735__ , \$abc$67295$new_new_n1734__  }),
    .Y(\$abc$13922$li18_li18 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf7088f7000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67854  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[6] , \EthernetModule_inst.TxModule_inst.nibble_idx[7] , \EthernetModule_inst.TxModule_inst.ffIDX , \$abc$67295$new_new_n1304__ , \EthernetModule_inst.TxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$13405$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67855  (
    .A({ \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[7] , \$abc$13405$li7_li7  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67856  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[154] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li150_li150 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4200)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67857  (
    .A({ \EthernetModule_inst.TxModule_inst.txState[4] , \EthernetModule_inst.TxModule_inst.nibble_idx[7] , \EthernetModule_inst.TxModule_inst.nibble_idx[6] , \EthernetModule_inst.TxModule_inst.ffIDX  }),
    .Y(\$abc$67295$new_new_n1740__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc0c03f3faa5500ff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67858  (
    .A({ \$abc$67295$new_new_n1740__ , \EthernetModule_inst.TxModule_inst.nibble_idx[8] , \EthernetModule_inst.TxModule_inst.ffIDX , \$abc$67295$new_new_n1304__ , \EthernetModule_inst.TxModule_inst.nibble_idx[5] , \EthernetModule_inst.TxModule_inst.txState[4]  }),
    .Y(\$abc$13405$li8_li8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67859  (
    .A({ \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[8] , \$abc$13405$li8_li8  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67860  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[155] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li151_li151 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67861  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][15]  }),
    .Y(\$abc$67295$new_new_n1744__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67862  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][15] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][15]  }),
    .Y(\$abc$67295$new_new_n1745__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67863  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1745__ , \$abc$67295$new_new_n1744__  }),
    .Y(\$abc$13922$li17_li17 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h003f0000ffc0aa00)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67864  (
    .A({ \EthernetModule_inst.TxModule_inst.ffIDX , \$abc$67295$new_new_n1740__ , \EthernetModule_inst.TxModule_inst.nibble_idx[8] , \$abc$67295$new_new_n1304__ , \EthernetModule_inst.TxModule_inst.nibble_idx[5] , \EthernetModule_inst.TxModule_inst.txState[4]  }),
    .Y(\$abc$13405$li9_li9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67865  (
    .A({ \$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1151 , \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[9] , \$abc$13405$li9_li9  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67866  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[156] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li152_li152 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67867  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[157] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li153_li153 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67868  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][14]  }),
    .Y(\$abc$67295$new_new_n1751__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67869  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][14] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][14]  }),
    .Y(\$abc$67295$new_new_n1752__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67870  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1752__ , \$abc$67295$new_new_n1751__  }),
    .Y(\$abc$13922$li16_li16 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67871  (
    .A({ \EthernetModule_inst.TxModule_inst.preaddlt[158] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.txState[3]  }),
    .Y(\$abc$11732$li154_li154 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h666666660ffff000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67872  (
    .A({ \EthernetModule_inst.RxModule_inst.queue_empty , \EthernetModule_inst.RxModule_inst.ffIDX[2] , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.rxIDX[2]  }),
    .Y(\$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f055cc)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67873  (
    .A({ \$abc$11168$auto$rtlil.cc:2613:Mux$1501 , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[2] , \EthernetModule_inst.RxModule_inst.rxIDX[2] , \$abc$67295$new_new_n1364__  }),
    .Y(\$abc$13324$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h553c)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67874  (
    .A({ \EthernetModule_inst.RxModule_inst.queue_empty , \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.rxIDX[1]  }),
    .Y(\$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'haa3c)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67875  (
    .A({ \$abc$11168$auto$rtlil.cc:2613:Mux$1501 , \EthernetModule_inst.RxModule_inst.rxIDX[1] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[1]  }),
    .Y(\$abc$13324$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4000ffff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67876  (
    .A({ \$abc$67295$new_new_n1486__ , \EthernetModule_inst.TxModule_inst.nibble_idx[4] , \$abc$67295$new_new_n1322__ , \EthernetModule_inst.TxModule_inst.txState[1] , \EthernetModule_inst.TxModule_inst.nibble_idx[3]  }),
    .Y(\$abc$12873$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0fd10f0f)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67877  (
    .A({ \EthernetModule_inst.RxModule_inst.ff_state[0] , \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.rxIDX[0] , \EthernetModule_inst.RxModule_inst.queue_empty , \EthernetModule_inst.RxModule_inst.ffIDX[0]  }),
    .Y(\$abc$13324$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67878  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][4]  }),
    .Y(\$abc$67295$new_new_n1761__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67879  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][4]  }),
    .Y(\$abc$67295$new_new_n1762__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67880  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1762__ , \$abc$67295$new_new_n1761__  }),
    .Y(\$abc$13922$li06_li06 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67881  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][5]  }),
    .Y(\$abc$67295$new_new_n1764__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67882  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][5]  }),
    .Y(\$abc$67295$new_new_n1765__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67883  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1765__ , \$abc$67295$new_new_n1764__  }),
    .Y(\$abc$13922$li07_li07 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67884  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][6]  }),
    .Y(\$abc$67295$new_new_n1767__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67885  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][6]  }),
    .Y(\$abc$67295$new_new_n1768__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67886  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1768__ , \$abc$67295$new_new_n1767__  }),
    .Y(\$abc$13922$li08_li08 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67887  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][7]  }),
    .Y(\$abc$67295$new_new_n1770__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67888  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][7]  }),
    .Y(\$abc$67295$new_new_n1771__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67889  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1771__ , \$abc$67295$new_new_n1770__  }),
    .Y(\$abc$13922$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67890  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][8]  }),
    .Y(\$abc$67295$new_new_n1773__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67891  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][8]  }),
    .Y(\$abc$67295$new_new_n1774__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67892  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1774__ , \$abc$67295$new_new_n1773__  }),
    .Y(\$abc$13922$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67893  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][9]  }),
    .Y(\$abc$67295$new_new_n1776__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67894  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][9]  }),
    .Y(\$abc$67295$new_new_n1777__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67895  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1777__ , \$abc$67295$new_new_n1776__  }),
    .Y(\$abc$13922$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67896  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][10]  }),
    .Y(\$abc$67295$new_new_n1779__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67897  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][10] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][10]  }),
    .Y(\$abc$67295$new_new_n1780__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67898  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1780__ , \$abc$67295$new_new_n1779__  }),
    .Y(\$abc$13922$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67899  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][11]  }),
    .Y(\$abc$67295$new_new_n1782__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67900  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][11] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][11]  }),
    .Y(\$abc$67295$new_new_n1783__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67901  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1783__ , \$abc$67295$new_new_n1782__  }),
    .Y(\$abc$13922$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67902  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][12]  }),
    .Y(\$abc$67295$new_new_n1785__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67903  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][12] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][12]  }),
    .Y(\$abc$67295$new_new_n1786__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67904  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1786__ , \$abc$67295$new_new_n1785__  }),
    .Y(\$abc$13922$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5fff3fff50000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67905  (
    .A({ \EthernetModule_inst.TxModule_inst.txdata_buf_reader_address[0] , \EthernetModule_inst.TxModule_inst.txState[4] , \$abc$67295$new_new_n1179__ , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.TxModule_inst.txState[2] , \EthernetModule_inst.TxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$10814$auto$rtlil.cc:2613:Mux$1423[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67906  (
    .A({ phy_rxen, \EthernetModule_inst.RxModule_inst.rxState[2] , \$iopadmap$phy_rxer , \EthernetModule_inst.RxModule_inst.rxState[0] , \EthernetModule_inst.RxModule_inst.rxState[1]  }),
    .Y(\$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67907  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.nibble_idx[4] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.nibble_idx[5]  }),
    .Y(\$abc$67295$new_new_n1790__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff3ffff000a0000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67908  (
    .A({ \EthernetModule_inst.RxModule_inst.rxState[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \$abc$67295$new_new_n1272__ , \$abc$67295$new_new_n1790__  }),
    .Y(\$abc$67295$new_new_n1791__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67909  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$67295$new_new_n1792__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff0000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67910  (
    .A({ \$abc$11417$auto$opt_dff.cc:220:make_patterns_logic$1247 , \$abc$67295$new_new_n1792__ , \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[0]  }),
    .Y(\$abc$67295$new_new_n1793__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe0002)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67911  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \EthernetModule_inst.RxModule_inst.nibble_idx[8] , \EthernetModule_inst.RxModule_inst.nibble_idx[7] , \EthernetModule_inst.RxModule_inst.nibble_idx[6] , \EthernetModule_inst.RxModule_inst.nibble_idx[3]  }),
    .Y(\$abc$67295$new_new_n1794__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67912  (
    .A({ \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[5] , \EthernetModule_inst.RxModule_inst.nibble_idx[4]  }),
    .Y(\$abc$67295$new_new_n1795__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffefff0c00ffff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67913  (
    .A({ \EthernetModule_inst.RxModule_inst.rxState[0] , \EthernetModule_inst.RxModule_inst.rxState[1] , \$abc$67295$new_new_n1795__ , \EthernetModule_inst.RxModule_inst.nibble_idx[2] , \$abc$67295$new_new_n1794__ , \EthernetModule_inst.RxModule_inst.rxState[2]  }),
    .Y(\$abc$67295$new_new_n1796__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefffffff00000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67914  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[4] , \$abc$67295$new_new_n1193__ , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[3] , \EthernetModule_inst.RxModule_inst.nibble_idx[2]  }),
    .Y(\$abc$67295$new_new_n1797__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00fb000000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67915  (
    .A({ \$abc$67295$new_new_n1797__ , \$abc$67295$new_new_n1796__ , \$abc$67295$new_new_n1793__ , \EthernetModule_inst.RxModule_inst.rxState[1] , \EthernetModule_inst.RxModule_inst.rxState[2] , \$abc$67295$new_new_n1791__  }),
    .Y(\$abc$13592$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf444)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67916  (
    .A({ \$abc$67295$new_new_n1797__ , \EthernetModule_inst.RxModule_inst.rxState[1] , \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \$abc$67295$new_new_n1796__  }),
    .Y(\$abc$13592$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67917  (
    .A({ \EthernetModule_inst.RxModule_inst.rxState[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , \EthernetModule_inst.RxModule_inst.nibble_idx[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[2]  }),
    .Y(\$abc$67295$new_new_n1800__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h307f303000000000)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67918  (
    .A({ \$abc$10228$auto$simplemap.cc:240:simplemap_eqne$3692[0] , \EthernetModule_inst.RxModule_inst.rxState[2] , \EthernetModule_inst.RxModule_inst.rxState[1] , \$abc$67295$new_new_n1800__ , \$abc$67295$new_new_n1797__ , \$abc$67295$new_new_n1272__  }),
    .Y(\$abc$13592$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67919  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[7] , \EthernetModule_inst.TxModule_inst.ff_idx[6] , \$abc$67295$new_new_n1214__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.Y[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67920  (
    .A({ \$abc$67295$new_new_n1214__ , \EthernetModule_inst.TxModule_inst.ff_idx[6]  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.Y[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67921  (
    .A({ \EthernetModule_inst.TxModule_inst.ff_idx[2] , \EthernetModule_inst.TxModule_inst.ff_idx[1] , \EthernetModule_inst.TxModule_inst.ffIDX  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$1371.Y[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hccca)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67922  (
    .A({ \EthernetModule_inst.RxModule_inst.cycle[1] , \EthernetModule_inst.RxModule_inst.cycle[0] , \EthernetModule_inst.RxModule_inst.ff_d[1] , \$abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[1]  }),
    .Y(\$abc$13922$li00_li00 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67923  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][0] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][0] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][0] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][0]  }),
    .Y(\$abc$67295$new_new_n1806__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67924  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][0] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][0] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][0] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][0]  }),
    .Y(\$abc$67295$new_new_n1807__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67925  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1807__ , \$abc$67295$new_new_n1806__  }),
    .Y(\$abc$13922$li02_li02 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67926  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][1] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][1] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][1] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][1]  }),
    .Y(\$abc$67295$new_new_n1809__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67927  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][1] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][1] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][1] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][1]  }),
    .Y(\$abc$67295$new_new_n1810__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67928  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1810__ , \$abc$67295$new_new_n1809__  }),
    .Y(\$abc$13922$li03_li03 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67929  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][2] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][2] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][2] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][2]  }),
    .Y(\$abc$67295$new_new_n1812__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67930  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][2] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][2] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][2] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][2]  }),
    .Y(\$abc$67295$new_new_n1813__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67931  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1813__ , \$abc$67295$new_new_n1812__  }),
    .Y(\$abc$13922$li04_li04 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00007dd7)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67932  (
    .A({ \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1296__ , \EthernetModule_inst.TxModule_inst.phy_txd[1] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li02_li02 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007dd700008228)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67933  (
    .A({ \$abc$10576$lo08 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1296__ , \EthernetModule_inst.TxModule_inst.phy_txd[1] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67934  (
    .A({ \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1390__ , \$abc$67295$new_new_n1319__ , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li03_li03 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67935  (
    .A({ \$abc$10576$lo09 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1390__ , \$abc$67295$new_new_n1319__ , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67936  (
    .A({ \$abc$10576$lo10 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.Enable_Crc , \$abc$67295$new_new_n1319__  }),
    .Y(\$abc$13036$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67937  (
    .A({ \$abc$10576$lo11 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li15_li15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67938  (
    .A({ \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li00_li00 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67939  (
    .A({ \$abc$10576$lo12 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li16_li16 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67940  (
    .A({ \$abc$10576$lo13 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[2] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li17_li17 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67941  (
    .A({ \$abc$10576$lo14 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[1] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li18_li18 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67942  (
    .A({ \$abc$10576$lo15 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li19_li19 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67943  (
    .A({ \$abc$10576$lo16 , \EthernetModule_inst.TxModule_inst.Initialize_Crc  }),
    .Y(\$abc$13036$li20_li20 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67944  (
    .A({ \$abc$10576$lo17 , \EthernetModule_inst.TxModule_inst.Initialize_Crc  }),
    .Y(\$abc$13036$li21_li21 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67945  (
    .A({ \$abc$10576$lo18 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li22_li22 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67946  (
    .A({ \$abc$10576$lo19 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.Enable_Crc , \$abc$67295$new_new_n1296__  }),
    .Y(\$abc$13036$li23_li23 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000d77d00002882)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67947  (
    .A({ \$abc$10576$lo20 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \$abc$67295$new_new_n1390__ , \EthernetModule_inst.TxModule_inst.phy_txd[1] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li24_li24 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67948  (
    .A({ \$abc$10576$lo21 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.Enable_Crc , \$abc$67295$new_new_n1319__  }),
    .Y(\$abc$13036$li25_li25 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h9669ffff)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67949  (
    .A({ \EthernetModule_inst.TxModule_inst.Enable_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \EthernetModule_inst.TxModule_inst.phy_txd[3] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y  }),
    .Y(\$abc$67295$new_new_n1832__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h41)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67950  (
    .A({ \$abc$67295$new_new_n1832__ , \$abc$10576$lo22 , \EthernetModule_inst.TxModule_inst.Initialize_Crc  }),
    .Y(\$abc$13036$li26_li26 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67951  (
    .A({ \$abc$10576$lo23 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[2] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li27_li27 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67952  (
    .A({ \$abc$10576$lo24 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[1] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li28_li28 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0082)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67953  (
    .A({ \$abc$10576$lo25 , \EthernetModule_inst.TxModule_inst.Initialize_Crc , \EthernetModule_inst.TxModule_inst.phy_txd[0] , \$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y , \EthernetModule_inst.TxModule_inst.Enable_Crc  }),
    .Y(\$abc$13036$li29_li29 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67954  (
    .A({ \$abc$10576$lo26 , \EthernetModule_inst.TxModule_inst.Initialize_Crc  }),
    .Y(\$abc$13036$li30_li30 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67955  (
    .A({ \$abc$10576$lo27 , \EthernetModule_inst.TxModule_inst.Initialize_Crc  }),
    .Y(\$abc$13036$li31_li31 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67956  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][4]  }),
    .Y(\$abc$67295$new_new_n1839__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67957  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][4] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][4]  }),
    .Y(\$abc$67295$new_new_n1840__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67958  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1840__ , \$abc$67295$new_new_n1839__  }),
    .Y(\$abc$13205$abc$8277$new_n1143_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67959  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][5]  }),
    .Y(\$abc$67295$new_new_n1842__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67960  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][5] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][5]  }),
    .Y(\$abc$67295$new_new_n1843__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67961  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1843__ , \$abc$67295$new_new_n1842__  }),
    .Y(\$abc$13205$abc$8277$new_n1151_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67962  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][6]  }),
    .Y(\$abc$67295$new_new_n1845__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67963  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][6] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][6]  }),
    .Y(\$abc$67295$new_new_n1846__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67964  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1846__ , \$abc$67295$new_new_n1845__  }),
    .Y(\$abc$13205$abc$8277$new_n1159_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67965  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][7]  }),
    .Y(\$abc$67295$new_new_n1848__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67966  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][7] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][7]  }),
    .Y(\$abc$67295$new_new_n1849__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67967  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1849__ , \$abc$67295$new_new_n1848__  }),
    .Y(\$abc$13205$abc$8277$new_n1167_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67968  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][8]  }),
    .Y(\$abc$67295$new_new_n1851__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67969  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][8] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][8]  }),
    .Y(\$abc$67295$new_new_n1852__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67970  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1852__ , \$abc$67295$new_new_n1851__  }),
    .Y(\$abc$13205$abc$8277$new_n1175_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67971  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][9]  }),
    .Y(\$abc$67295$new_new_n1854__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67972  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[1] , \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][9] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][9]  }),
    .Y(\$abc$67295$new_new_n1855__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67973  (
    .A({ \$\EthernetModule_inst.RxModule_inst.frameid_buf$rdreg[1]$q[2] , \$abc$67295$new_new_n1855__ , \$abc$67295$new_new_n1854__  }),
    .Y(\$abc$13205$abc$8277$new_n1183_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67974  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[3][3] , \EthernetModule_inst.RxModule_inst.frameid_buf[1][3] , \EthernetModule_inst.RxModule_inst.frameid_buf[2][3] , \EthernetModule_inst.RxModule_inst.frameid_buf[0][3]  }),
    .Y(\$abc$67295$new_new_n1857__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff33330f0f5555)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67975  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[1] , \EthernetModule_inst.RxModule_inst.ffIDX[0] , \EthernetModule_inst.RxModule_inst.frameid_buf[7][3] , \EthernetModule_inst.RxModule_inst.frameid_buf[5][3] , \EthernetModule_inst.RxModule_inst.frameid_buf[6][3] , \EthernetModule_inst.RxModule_inst.frameid_buf[4][3]  }),
    .Y(\$abc$67295$new_new_n1858__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h35)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67976  (
    .A({ \EthernetModule_inst.RxModule_inst.ffIDX[2] , \$abc$67295$new_new_n1858__ , \$abc$67295$new_new_n1857__  }),
    .Y(\$abc$13922$li05_li05 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67977  (
    .A(\$auto$ff.cc:740:flip_bits$41421 ),
    .Y(\EthernetModule_inst.initModule_inst.phy_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67978  (
    .A(\$iopadmap$reset ),
    .Y(\$abc$67295$auto$simplemap.cc:339:simplemap_lut$52098[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67979  (
    .A(\EthernetModule_inst.RxModule_inst.ff_state[1] ),
    .Y(\$abc$10728$auto$opt_dff.cc:195:make_patterns_logic$1179 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67980  (
    .A(\$abc$10576$lo22 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[22] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67981  (
    .A(\EthernetModule_inst.RxModule_inst.nibble_idx[1] ),
    .Y(\EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67982  (
    .A(\$abc$10576$lo11 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[11] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67983  (
    .A(\$abc$10576$lo10 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[10] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67984  (
    .A(\EthernetModule_inst.initModule_inst.init_cnt[0] ),
    .Y(\$abc$14193$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67985  (
    .A(\EthernetModule_inst.TxModule_inst.ffIDX ),
    .Y(\EthernetModule_inst.TxModule_inst.txIDX )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67986  (
    .A(\$abc$10576$lo19 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[19] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67987  (
    .A(\$abc$10576$lo09 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67988  (
    .A(\$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:217$322_Y ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[28] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67989  (
    .A(\$abc$10576$lo15 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67990  (
    .A(\$abc$10576$lo05 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67991  (
    .A(\$abc$10576$lo20 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[20] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67992  (
    .A(\$abc$10576$lo08 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67993  (
    .A(\$abc$10576$lo04 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67994  (
    .A(\$abc$10576$lo27 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[27] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67995  (
    .A(\$abc$10576$lo24 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[24] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67996  (
    .A(\$abc$10576$lo25 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[25] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67997  (
    .A(\$abc$10576$lo12 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[12] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67998  (
    .A(\$abc$10576$lo18 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[18] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$67999  (
    .A(\$abc$10576$lo07 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68000  (
    .A(\$abc$10576$lo14 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[14] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68001  (
    .A(\$abc$10576$lo00 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68002  (
    .A(\$abc$10576$lo16 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[16] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68003  (
    .A({ \$abc$10391$li00_li00 , \$abc$67295$new_new_n1326__ , \EthernetModule_inst.TxModule_inst.cycle[1]  }),
    .Y(\$abc$11394$auto$opt_dff.cc:220:make_patterns_logic$1141 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68004  (
    .A(\$abc$10576$lo02 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68005  (
    .A(\$abc$10576$lo03 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68006  (
    .A(\$abc$10059$auto$opt_dff.cc:220:make_patterns_logic$1156 ),
    .Y(\$abc$11267$auto$opt_dff.cc:195:make_patterns_logic$1482 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68007  (
    .A(\$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:219$324_Y ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[30] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68008  (
    .A(\$abc$10576$lo01 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68009  (
    .A(\$abc$10576$lo13 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[13] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68010  (
    .A(\$abc$10576$lo17 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[17] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68011  (
    .A(\$abc$10576$lo21 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[21] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68012  (
    .A(\$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:218$323_Y ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[29] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68013  (
    .A(\$auto$clkbufmap.cc:298:execute$68028 ),
    .Y(\$abc$10228$auto$rtlil.cc:2506:Not$1425 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68014  (
    .A(\$abc$10576$lo06 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68015  (
    .A(\$abc$10576$lo23 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[23] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68016  (
    .A(\$abc$10576$lo26 ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[26] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68017  (
    .A(\$abc$10059$flatten\EthernetModule_inst.\TxModule_inst.$not$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:220$325_Y ),
    .Y(\EthernetModule_inst.TxModule_inst.txcrc.Crc[31] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68018  (
    .A(\$auto$alumacc.cc:485:replace_alu$1313.CO[6] ),
    .Y(\EthernetModule_inst.TxModule_inst.reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68019  (
    .A(phy_txclk),
    .Y(\$auto$clkbufmap.cc:266:execute$68022 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$67295$auto$blifparse.cc:535:parse_blif$68020  (
    .A(\EthernetModule_inst.RxModule_inst.test1 ),
    .Y(\$abc$14904$li0_li0 )
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255.38-255.171|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:133.5-137.4|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2" *)
  (* valid_map = 32'h00000001 *)
  DSP19X2 #(
    .COEFF1_0(10'h000),
    .COEFF1_1(10'h000),
    .COEFF1_2(10'h000),
    .COEFF1_3(10'h000),
    .COEFF2_0(10'h000),
    .COEFF2_1(10'h000),
    .COEFF2_2(10'h000),
    .COEFF2_3(10'h000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("FALSE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249  (
    .A1(10'h025),
    .A2(10'h000),
    .B1({ 5'h00, \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[3] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[2] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[1] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.A[0]  }),
    .B2(9'h000),
    .DLY_B1({ \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[8] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[7] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[6] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[5] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[4] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[3] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[2] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[1] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[0]  }),
    .DLY_B2({ \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[17] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[16] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[15] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[14] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[13] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[12] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[11] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[10] , \$techmap1298$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.dly_b[9]  }),
    .FEEDBACK(3'h0),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z1({ \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[18] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[17] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[16] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[15] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[14] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[13] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[12] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[11] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[10] , \$techmap1295$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[9] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[8] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[7] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[6] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[5] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[4] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[3] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[2] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[1] , \$techmap1280$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.Y[0]  }),
    .Z2({ \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[37] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[36] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[35] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[34] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[33] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[32] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[31] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[30] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[29] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[28] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[27] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[26] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[25] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[24] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[23] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[22] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[21] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[20] , \$techmap1296$flatten\EthernetModule_inst.\RxModule_inst.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:255$249.z[19]  })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000004),
    .READ_WIDTH_A2(32'h00000004),
    .READ_WIDTH_B1(32'h00000004),
    .READ_WIDTH_B2(32'h00000004),
    .WRITE_WIDTH_A1(32'h00000004),
    .WRITE_WIDTH_A2(32'h00000004),
    .WRITE_WIDTH_B1(32'h00000004),
    .WRITE_WIDTH_B2(32'h00000004)
  ) \bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0  (
    .ADDR_A1({ 2'h0, \$abc$10814$auto$rtlil.cc:2613:Mux$1423[9] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[8] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[7] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[6] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[5] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[4] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[3] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[2] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[1] , \$abc$10814$auto$rtlil.cc:2613:Mux$1423[0] , 2'h0 }),
    .ADDR_A2({ \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[11] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[10] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[9] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[8] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[7] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[6] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[5] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[4] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[3] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[2] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[1] , \$abc$12682$abc$9865$auto$rtlil.cc:2613:Mux$1419[0] , 2'h0 }),
    .ADDR_B1({ 2'h0, \$auto$alumacc.cc:485:replace_alu$1371.CO[8] , \$auto$alumacc.cc:485:replace_alu$1371.Y[8] , \$auto$alumacc.cc:485:replace_alu$1371.Y[7] , \$auto$alumacc.cc:485:replace_alu$1371.Y[6] , \$auto$alumacc.cc:485:replace_alu$1371.Y[5] , \$auto$alumacc.cc:485:replace_alu$1371.Y[4] , \$auto$alumacc.cc:485:replace_alu$1371.Y[3] , \$auto$alumacc.cc:485:replace_alu$1371.Y[2] , \$auto$alumacc.cc:485:replace_alu$1371.X[1] , \EthernetModule_inst.TxModule_inst.ff_idx[0] , 2'h0 }),
    .ADDR_B2({ \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[11] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[10] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[9] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[8] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[7] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[6] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[5] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[4] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[3] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[2] , \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[1] , \EthernetModule_inst.RxModule_inst.nibble_idx[0] , 2'h0 }),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \$abc$11316$auto$rtlil.cc:2510:ReduceOr$1433  }),
    .BE_B2({ 1'h0, \$abc$10228$auto$rtlil.cc:2510:ReduceOr$1428  }),
    .CLK_A1(\$abc$10228$auto$rtlil.cc:2506:Not$1430 ),
    .CLK_A2(\$abc$10228$auto$rtlil.cc:2506:Not$1425 ),
    .CLK_B1(\$auto$clkbufmap.cc:298:execute$68028 ),
    .CLK_B2(\$auto$clkbufmap.cc:298:execute$68031 ),
    .RDATA_A1({ \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[15] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[14] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[13] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[12] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[11] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[10] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[9] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[8] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[7] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[6] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[5] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[4] , \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[3] , \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[2] , \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[1] , \$abc$10059$auto$memory_libmap.cc:2027:emit_port$1431[0]  }),
    .RDATA_A2({ \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[15] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[14] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[13] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[12] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[11] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[10] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[9] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[8] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[7] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[6] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[5] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[4] , \$abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[3] , \$abc$11423$auto$memory_libmap.cc:2027:emit_port$1426[2] , \$abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[1] , \$abc$10997$auto$memory_libmap.cc:2027:emit_port$1426[0]  }),
    .RDATA_B1({ \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[15] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[14] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[13] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[12] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[11] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[10] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[9] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[8] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[7] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[6] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[5] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[4] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[3] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[2] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[1] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[0]  }),
    .RDATA_B2({ \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[15] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[14] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[13] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[12] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[11] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[10] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[9] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[8] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[7] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[6] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[5] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[4] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[3] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[2] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[1] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[0]  }),
    .REN_A1(1'h1),
    .REN_A2(1'h1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1({ \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[17] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A1_RDATA[16]  }),
    .RPARITY_A2({ \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[17] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_A2_RDATA[16]  }),
    .RPARITY_B1({ \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[17] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B1_RDATA[16]  }),
    .RPARITY_B2({ \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[17] , \$techmap1450\bram_EthernetModule_inst.TxModule_inst.txdata_buf.0.0_EthernetModule_inst.RxModule_inst.rxdata_buf.0.0.PORT_B2_RDATA[16]  }),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 12'hxxx, \$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[3] , \$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[2] , \$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[1] , \$flatten\EthernetModule_inst.\TxModule_inst.$shr$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:104$298.Y[0]  }),
    .WDATA_B2({ 12'hxxx, \$iopadmap$phy_rxd[3] , \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[1] , \$iopadmap$phy_rxd[0]  }),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\$abc$11316$auto$rtlil.cc:2510:ReduceOr$1433 ),
    .WEN_B2(\$abc$10228$auto$rtlil.cc:2510:ReduceOr$1428 ),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign \EthernetModule_inst.RxModule_inst.rxdata_buf_writer_address[0]  = \EthernetModule_inst.RxModule_inst.nibble_idx[0] ;
  assign \EthernetModule_inst.RxModule_inst.delay_cnt[1]  = \EthernetModule_inst.RxModule_inst.cycle[1] ;
  assign \EthernetModule_inst.RxModule_inst.delay_cnt[0]  = \EthernetModule_inst.RxModule_inst.cycle[0] ;
  assign \$auto$rs_design_edit.cc:1024:execute$68802  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68803  = 1'hx;
  assign \$auto$rs_design_edit.cc:776:check_undriven_IO$68804  = \$iopadmap$clk_in ;
  assign \$auto$rs_design_edit.cc:1024:execute$68795  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68796  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68797  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68787  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68789  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68799  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68798  = 1'h0;
  assign \$auto$rs_design_edit.cc:1024:execute$68800  = 1'h0;
  assign \$auto$rs_design_edit.cc:1024:execute$68790  = 1'h0;
  assign \$auto$rs_design_edit.cc:1024:execute$68791  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68801  = 1'h0;
  assign \$auto$rs_design_edit.cc:1024:execute$68788  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68792  = 1'h0;
  assign \$auto$rs_design_edit.cc:1024:execute$68793  = 1'h1;
  assign \$auto$rs_design_edit.cc:1024:execute$68794  = 1'h1;
endmodule
