/*
 * Copyright 2020-2022 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <dt-bindings/clock/s32g-clock.h>

/dts-v1/;
#include "s32cc.dtsi"
/ {
	model = "NXP S32G";

	soc {
		mc_cgm2: mc_cgm2@44018000 {
			compatible = "nxp,s32cc-mc_cgm2";
			reg = <0x0 0x44018000 0x0 0x3000>;

			assigned-clocks =
				<&plat_clks S32G_CLK_MC_CGM2_MUX0>,
				<&plat_clks S32G_CLK_PFE_PE>;
			assigned-clock-rates =
				<0>,
				<600000000>;
			assigned-clock-parents =
				<&plat_clks S32G_CLK_ACCEL_PLL_PHI1>;
		};
	};
};

&plat_clks {
	clocks = <&plat_clks S32GEN1_CLK_PER>,
		<&plat_clks S32GEN1_CLK_FTM0_REF>,
		<&plat_clks S32GEN1_CLK_FTM1_REF>,
		<&plat_clks S32GEN1_CLK_CAN_PE>,
		<&plat_clks S32GEN1_CLK_XBAR_2X>,
		<&plat_clks S32GEN1_CLK_XBAR>,
		<&plat_clks S32GEN1_CLK_XBAR_DIV2>,
		<&plat_clks S32GEN1_CLK_XBAR_DIV3>,
		<&plat_clks S32GEN1_CLK_XBAR_DIV4>,
		<&plat_clks S32GEN1_CLK_XBAR_DIV6>,
		<&plat_clks S32GEN1_CLK_SPI>,
		<&plat_clks S32GEN1_CLK_QSPI>;

	assigned-clocks =
		<&plat_clks S32GEN1_CLK_FXOSC>,
		<&plat_clks S32GEN1_CLK_FIRC>,
		<&plat_clks S32GEN1_CLK_SIRC>,
		<&plat_clks S32GEN1_CLK_GMAC0_EXT_RX>,
		<&plat_clks S32G_CLK_SERDES1_LANE0_TX>,
		<&plat_clks S32G_CLK_SERDES1_LANE0_CDR>,
		<&plat_clks S32G_CLK_SERDES1_LANE1_TX>,
		<&plat_clks S32G_CLK_SERDES1_LANE1_CDR>,
		<&plat_clks S32GEN1_CLK_SERDES0_LANE0_TX>,
		<&plat_clks S32GEN1_CLK_SERDES0_LANE0_CDR>,
		<&plat_clks S32G_CLK_SERDES0_LANE1_TX>,
		<&plat_clks S32G_CLK_SERDES0_LANE1_CDR>,
		<&plat_clks S32GEN1_CLK_SERDES_REF>;
	assigned-clock-parents =
		<&fxosc 0>,
		<&firc 0>,
		<&sirc 0>,
		<&gmac0_ext_rx 0>,
		<&serdes1_lane0_ext_tx 0>,
		<&serdes1_lane0_ext_cdr 0>,
		<&serdes1_lane1_ext_tx 0>,
		<&serdes1_lane1_ext_cdr 0>,
		<&serdes0_lane0_ext_tx 0>,
		<&serdes0_lane0_ext_cdr 0>,
		<&serdes0_lane1_ext_tx 0>,
		<&serdes0_lane1_ext_cdr 0>;
	assigned-clock-rates =
		<0>, <0>, <0>, <0>,
		<0>, <0>, <0>, <0>,
		<0>, <0>, <0>, <0>,
		<100000000>;
};

&accelpll {
	assigned-clocks =
		<&plat_clks S32GEN1_CLK_ACCEL_PLL_MUX>,
		<&plat_clks S32GEN1_CLK_ACCEL_PLL_VCO>,
		<&plat_clks S32G_CLK_ACCEL_PLL_PHI0>,
		<&plat_clks S32G_CLK_ACCEL_PLL_PHI1>;
	assigned-clock-parents =
		<&plat_clks S32GEN1_CLK_FXOSC>;
	assigned-clock-rates =
		<0>,
		<1800000000>,
		<600000000>,
		<600000000>;
};
