# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 10.1 Build 153 11/29/2010 SJ Full Version
# Date created = 21:46:38  December 28, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C70F896C6
set_global_assignment -name TOP_LEVEL_ENTITY cpu
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 10.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:46:38  DECEMBER 28, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 10.1
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_L4 -to sw[15]
set_location_assignment PIN_L5 -to sw[14]
set_location_assignment PIN_T9 -to sw[13]
set_location_assignment PIN_U9 -to sw[12]
set_location_assignment PIN_V10 -to sw[11]
set_location_assignment PIN_W5 -to sw[10]
set_location_assignment PIN_AE27 -to sw[9]
set_location_assignment PIN_AD24 -to sw[8]
set_location_assignment PIN_AD25 -to sw[7]
set_location_assignment PIN_AC23 -to sw[6]
set_location_assignment PIN_AC24 -to sw[5]
set_location_assignment PIN_AC26 -to sw[4]
set_location_assignment PIN_AC27 -to sw[3]
set_location_assignment PIN_AB25 -to sw[2]
set_location_assignment PIN_AB26 -to sw[1]
set_location_assignment PIN_AA23 -to sw[0]
set_location_assignment PIN_AD9 -to led[15]
set_location_assignment PIN_AC11 -to led[14]
set_location_assignment PIN_AB12 -to led[13]
set_location_assignment PIN_AC12 -to led[12]
set_location_assignment PIN_AB13 -to led[11]
set_location_assignment PIN_AC13 -to led[10]
set_location_assignment PIN_AD14 -to led[9]
set_location_assignment PIN_AH3 -to led[8]
set_location_assignment PIN_AJ2 -to led[7]
set_location_assignment PIN_AJ3 -to led[6]
set_location_assignment PIN_AH4 -to led[5]
set_location_assignment PIN_AK3 -to led[4]
set_location_assignment PIN_AJ4 -to led[3]
set_location_assignment PIN_AJ5 -to led[2]
set_location_assignment PIN_AK5 -to led[1]
set_location_assignment PIN_AJ6 -to led[0]
set_location_assignment PIN_AD8 -to led_code
set_location_assignment PIN_T28 -to button_hlt
set_location_assignment PIN_U30 -to button_next
set_location_assignment PIN_U29 -to button_run
set_location_assignment PIN_AD15 -to clock_50MHz
set_global_assignment -name MISC_FILE "C:/FPGA/test5/test.dpf"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_location_assignment PIN_L7 -to sw_code_edit
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_W27 -to led_clock
set_global_assignment -name VERILOG_FILE reset.v
set_global_assignment -name VERILOG_FILE register.v
set_global_assignment -name VERILOG_FILE mem_data.v
set_global_assignment -name VERILOG_FILE jmp.v
set_global_assignment -name VERILOG_FILE des.v
set_global_assignment -name VERILOG_FILE decoder.v
set_global_assignment -name VERILOG_FILE cpu.v
set_global_assignment -name VERILOG_FILE clock.v
set_global_assignment -name VERILOG_FILE alu.v
set_global_assignment -name VERILOG_FILE mem_code.v
set_location_assignment PIN_T29 -to button_rst
set_global_assignment -name NUM_PARALLEL_PROCESSORS 2
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_W25 -to led_flag[2]
set_location_assignment PIN_W23 -to led_flag[1]
set_location_assignment PIN_Y27 -to led_flag[0]
set_location_assignment PIN_AJ7 -to led_clk
set_location_assignment PIN_L8 -to sw_clk
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top