# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h" --include "../../../../../../Sources" --include "../../../../XBar.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../XBar.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../XBar.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../XBar.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../XBar.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../XBar.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../XBar.ip_user_files/bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
"../../../../XBar.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../../../Sources/General/XBar2.v" \
"../../../../XBar.srcs/sources_1/new/XBAR_TOP_WRAPPER.v" \
"../../../../XBar.srcs/sim_1/new/XBar_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
