#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1db5da0 .scope module, "cpuTest" "cpuTest" 2 2;
 .timescale 0 0;
v0x1f685f0_0 .var "clk", 0 0;
v0x1f68690_0 .var/i "regfAddress", 31 0;
S_0x1c92c60 .scope module, "dut" "cpu" 2 9, 3 10 0, S_0x1db5da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x1f66b40_0 .net "ALUop", 2 0, v0x1e5aab0_0;  1 drivers
v0x1f66c00_0 .net *"_s1", 3 0, L_0x1f691e0;  1 drivers
v0x1f66ce0_0 .net "aluResult", 31 0, L_0x1fb5520;  1 drivers
v0x1f66d80_0 .net "branchALUin", 31 0, L_0x1f79cf0;  1 drivers
v0x1f66e90_0 .net "branchAddress", 31 0, L_0x2034110;  1 drivers
v0x1f66ff0_0 .net "clk", 0 0, v0x1f685f0_0;  1 drivers
v0x1f67090_0 .net "dataOut", 31 0, L_0x1f68b20;  1 drivers
v0x1f671a0_0 .net "dm_we", 0 0, v0x1e5abe0_0;  1 drivers
v0x1f67290_0 .net "instruction", 31 0, L_0x1f690d0;  1 drivers
v0x1f673e0_0 .net "jumpShifted", 27 0, L_0x1f79fc0;  1 drivers
v0x1f67480_0 .net "muxAselect", 0 0, v0x1e5ad70_0;  1 drivers
v0x1f67520_0 .net "muxB_en", 1 0, v0x1e5ae40_0;  1 drivers
v0x1f67610_0 .net "muxWd3_en", 0 0, v0x1e5b000_0;  1 drivers
v0x1f67700_0 .net "opA", 31 0, v0x1e58210_0;  1 drivers
v0x1f67810_0 .net "opB", 31 0, v0x1e58b50_0;  1 drivers
v0x1f67920_0 .net "pcIn", 31 0, v0x1e594e0_0;  1 drivers
v0x1f67a30_0 .net "pcMuxSelect", 1 0, v0x1e5af30_0;  1 drivers
v0x1f67be0_0 .net "pcOut", 31 0, v0x1e5ba90_0;  1 drivers
v0x1f67d10_0 .net "pcPlusFour", 31 0, L_0x1ff5df0;  1 drivers
v0x1f67dd0_0 .net "readOut1", 31 0, L_0x1fb92f0;  1 drivers
v0x1f67e90_0 .net "readOut2", 31 0, L_0x1fb9a20;  1 drivers
v0x1f67f50_0 .net "regWrAddress", 4 0, v0x1e59e70_0;  1 drivers
v0x1f68010_0 .net "regWr_en", 0 0, v0x1e5b2a0_0;  1 drivers
v0x1f680b0_0 .net "regWriteSelectControl", 1 0, v0x1e5b360_0;  1 drivers
v0x1f68170_0 .net "signExtended", 31 0, L_0x1f79800;  1 drivers
v0x1f68230_0 .net "writeData", 31 0, v0x1e5a5d0_0;  1 drivers
v0x1f682f0_0 .net "zeroFlag", 0 0, L_0x1fb6050;  1 drivers
L_0x1f691e0 .part L_0x1ff5df0, 28, 4;
L_0x1f69310 .concat [ 28 4 0 0], L_0x1f79fc0, L_0x1f691e0;
L_0x1f69400 .part L_0x1f690d0, 16, 5;
L_0x1f694a0 .part L_0x1f690d0, 11, 5;
L_0x1f79bb0 .part L_0x1f690d0, 0, 16;
L_0x1f7a100 .part L_0x1f690d0, 0, 26;
L_0x1fbaae0 .part L_0x1f690d0, 21, 5;
L_0x1fbb0c0 .part L_0x1f690d0, 16, 5;
L_0x1fbb3c0 .part L_0x1f690d0, 26, 6;
L_0x1fbb460 .part L_0x1f690d0, 0, 6;
S_0x1e43440 .scope module, "OpALU" "ALU" 3 102, 4 106 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1fb3d60 .functor NOT 1, L_0x1f978a0, C4<0>, C4<0>, C4<0>;
L_0x1f979d0 .functor NOT 1, L_0x1fb56d0, C4<0>, C4<0>, C4<0>;
L_0x1f97a40 .functor NOT 1, L_0x1fb5770, C4<0>, C4<0>, C4<0>;
L_0x1fb5860 .functor AND 1, L_0x1f97a40, L_0x1f979d0, L_0x1fb3d60, C4<1>;
L_0x1fb6120 .functor AND 1, L_0x1f97a40, L_0x1fb6190, C4<1>, C4<1>;
L_0x1fb6280 .functor OR 1, L_0x1fb5860, L_0x1fb6120, C4<0>, C4<0>;
L_0x1fb6390 .functor XOR 1, L_0x1fb3ee0, L_0x1fb6490, C4<0>, C4<0>;
L_0x1fb5df0 .functor AND 1, L_0x1fb6390, L_0x1fb6280, C4<1>, C4<1>;
L_0x1fb5f50 .functor XOR 1, L_0x1fb5df0, L_0x1fb3ff0, C4<0>, C4<0>;
L_0x1fb6050/0/0 .functor OR 1, L_0x1fb6980, L_0x1fb6a20, L_0x1fb6530, L_0x1fb6730;
L_0x1fb6050/0/4 .functor OR 1, L_0x1fb6e70, L_0x1fb6f10, L_0x1fb6b10, L_0x1fb6c00;
L_0x1fb6050/0/8 .functor OR 1, L_0x1fb6cf0, L_0x1fb7330, L_0x1fb6fb0, L_0x1fb6620;
L_0x1fb6050/0/12 .functor OR 1, L_0x1fb7770, L_0x1fb7810, L_0x1fb73d0, L_0x1fb74c0;
L_0x1fb6050/0/16 .functor OR 1, L_0x1fb75b0, L_0x1fb76a0, L_0x1fb7900, L_0x1fb79f0;
L_0x1fb6050/0/20 .functor OR 1, L_0x1fb7ae0, L_0x1fb7bd0, L_0x1fb8100, L_0x1fb81f0;
L_0x1fb6050/0/24 .functor OR 1, L_0x1fb7d10, L_0x1fb7e00, L_0x1fb7ef0, L_0x1fb7fe0;
L_0x1fb6050/0/28 .functor OR 1, L_0x1fb70a0, L_0x1fb7190, L_0x1fb82e0, L_0x1fb83d0;
L_0x1fb6050/1/0 .functor OR 1, L_0x1fb6050/0/0, L_0x1fb6050/0/4, L_0x1fb6050/0/8, L_0x1fb6050/0/12;
L_0x1fb6050/1/4 .functor OR 1, L_0x1fb6050/0/16, L_0x1fb6050/0/20, L_0x1fb6050/0/24, L_0x1fb6050/0/28;
L_0x1fb6050 .functor NOR 1, L_0x1fb6050/1/0, L_0x1fb6050/1/4, C4<0>, C4<0>;
v0x1e537a0_0 .net "Cout", 30 0, L_0x1fb38a0;  1 drivers
v0x1e53840_0 .net *"_s231", 0 0, L_0x1f978a0;  1 drivers
v0x1e538e0_0 .net *"_s233", 0 0, L_0x1fb56d0;  1 drivers
v0x1e53980_0 .net *"_s235", 0 0, L_0x1fb5770;  1 drivers
v0x1e53a20_0 .net *"_s237", 0 0, L_0x1fb6190;  1 drivers
v0x1e53ac0_0 .net *"_s239", 0 0, L_0x1fb6490;  1 drivers
v0x1e53b60_0 .net *"_s241", 0 0, L_0x1fb6980;  1 drivers
v0x1e53c00_0 .net *"_s243", 0 0, L_0x1fb6a20;  1 drivers
v0x1e53ca0_0 .net *"_s245", 0 0, L_0x1fb6530;  1 drivers
v0x1e53d40_0 .net *"_s247", 0 0, L_0x1fb6730;  1 drivers
v0x1e53de0_0 .net *"_s249", 0 0, L_0x1fb6e70;  1 drivers
v0x1e53e80_0 .net *"_s251", 0 0, L_0x1fb6f10;  1 drivers
v0x1e53f20_0 .net *"_s253", 0 0, L_0x1fb6b10;  1 drivers
v0x1e53fc0_0 .net *"_s255", 0 0, L_0x1fb6c00;  1 drivers
v0x1e54060_0 .net *"_s257", 0 0, L_0x1fb6cf0;  1 drivers
v0x1e54100_0 .net *"_s259", 0 0, L_0x1fb7330;  1 drivers
v0x1e541a0_0 .net *"_s261", 0 0, L_0x1fb6fb0;  1 drivers
v0x1e54350_0 .net *"_s263", 0 0, L_0x1fb6620;  1 drivers
v0x1e543f0_0 .net *"_s265", 0 0, L_0x1fb7770;  1 drivers
v0x1e54490_0 .net *"_s267", 0 0, L_0x1fb7810;  1 drivers
v0x1e54530_0 .net *"_s269", 0 0, L_0x1fb73d0;  1 drivers
v0x1e545f0_0 .net *"_s271", 0 0, L_0x1fb74c0;  1 drivers
v0x1e546d0_0 .net *"_s273", 0 0, L_0x1fb75b0;  1 drivers
v0x1e547b0_0 .net *"_s275", 0 0, L_0x1fb76a0;  1 drivers
v0x1e54890_0 .net *"_s277", 0 0, L_0x1fb7900;  1 drivers
v0x1e54970_0 .net *"_s279", 0 0, L_0x1fb79f0;  1 drivers
v0x1e54a50_0 .net *"_s281", 0 0, L_0x1fb7ae0;  1 drivers
v0x1e54b30_0 .net *"_s283", 0 0, L_0x1fb7bd0;  1 drivers
v0x1e54c10_0 .net *"_s285", 0 0, L_0x1fb8100;  1 drivers
v0x1e54cf0_0 .net *"_s287", 0 0, L_0x1fb81f0;  1 drivers
v0x1e54dd0_0 .net *"_s289", 0 0, L_0x1fb7d10;  1 drivers
v0x1e54eb0_0 .net *"_s291", 0 0, L_0x1fb7e00;  1 drivers
v0x1e54f90_0 .net *"_s293", 0 0, L_0x1fb7ef0;  1 drivers
v0x1e54280_0 .net *"_s295", 0 0, L_0x1fb7fe0;  1 drivers
v0x1e55260_0 .net *"_s297", 0 0, L_0x1fb70a0;  1 drivers
v0x1e55340_0 .net *"_s299", 0 0, L_0x1fb7190;  1 drivers
v0x1e55420_0 .net *"_s301", 0 0, L_0x1fb82e0;  1 drivers
v0x1e55500_0 .net *"_s303", 0 0, L_0x1fb83d0;  1 drivers
v0x1e555e0_0 .net "addMode", 0 0, L_0x1fb5860;  1 drivers
v0x1e556a0_0 .net "carryout", 0 0, L_0x1fb3ee0;  1 drivers
v0x1e55740_0 .net "command", 2 0, v0x1e5aab0_0;  alias, 1 drivers
v0x1e55800_0 .net "invertB", 0 0, v0x1c8cef0_0;  1 drivers
v0x1e558a0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  1 drivers
v0x1e55940_0 .net "muxindex", 2 0, v0x1a12fa0_0;  1 drivers
v0x1e559e0_0 .net "ncmd0", 0 0, L_0x1fb3d60;  1 drivers
v0x1e55aa0_0 .net "ncmd1", 0 0, L_0x1f979d0;  1 drivers
v0x1e55b60_0 .net "ncmd2", 0 0, L_0x1f97a40;  1 drivers
v0x1e55c20_0 .net "opOvf", 0 0, L_0x1fb6280;  1 drivers
v0x1e55ce0_0 .net "operandA", 31 0, v0x1e58210_0;  alias, 1 drivers
v0x1e55dc0_0 .net "operandB", 31 0, v0x1e58b50_0;  alias, 1 drivers
v0x1e55ea0_0 .net "overflow", 0 0, L_0x1fb5df0;  1 drivers
v0x1e55f60_0 .net "ovf_internal", 0 0, L_0x1fb6390;  1 drivers
v0x1e56020_0 .net "result", 31 0, L_0x1fb5520;  alias, 1 drivers
v0x1e56100_0 .net "set_in", 0 0, L_0x1fb5f50;  1 drivers
v0x1e561f0_0 .net "set_out", 0 0, L_0x1fb3ff0;  1 drivers
v0x1e56290_0 .net "subSltMode", 0 0, L_0x1fb6120;  1 drivers
v0x1e56350_0 .net "zero", 0 0, L_0x1fb6050;  alias, 1 drivers
L_0x1f7bc80 .part v0x1e58210_0, 1, 1;
L_0x1f7bd20 .part v0x1e58b50_0, 1, 1;
L_0x1f7bdc0 .part L_0x1fb38a0, 0, 1;
L_0x1f7d930 .part v0x1e58210_0, 2, 1;
L_0x1f7da60 .part v0x1e58b50_0, 2, 1;
L_0x1f7db90 .part L_0x1fb38a0, 1, 1;
L_0x1f7f6b0 .part v0x1e58210_0, 3, 1;
L_0x1f7f750 .part v0x1e58b50_0, 3, 1;
L_0x1f7f840 .part L_0x1fb38a0, 2, 1;
L_0x1f812f0 .part v0x1e58210_0, 4, 1;
L_0x1f813f0 .part v0x1e58b50_0, 4, 1;
L_0x1f81490 .part L_0x1fb38a0, 3, 1;
L_0x1f82fa0 .part v0x1e58210_0, 5, 1;
L_0x1f83040 .part v0x1e58b50_0, 5, 1;
L_0x1f83160 .part L_0x1fb38a0, 4, 1;
L_0x1f84a60 .part v0x1e58210_0, 6, 1;
L_0x1f84c10 .part v0x1e58b50_0, 6, 1;
L_0x1f84dc0 .part L_0x1fb38a0, 5, 1;
L_0x1f86860 .part v0x1e58210_0, 7, 1;
L_0x1f86900 .part v0x1e58b50_0, 7, 1;
L_0x1f84e60 .part L_0x1fb38a0, 6, 1;
L_0x1e533f0 .part v0x1e58210_0, 8, 1;
L_0x1f869a0 .part v0x1e58b50_0, 8, 1;
L_0x1e53550 .part L_0x1fb38a0, 7, 1;
L_0x1f8a8f0 .part v0x1e58210_0, 9, 1;
L_0x1f8a990 .part v0x1e58b50_0, 9, 1;
L_0x1f88fe0 .part L_0x1fb38a0, 8, 1;
L_0x1f8c650 .part v0x1e58210_0, 10, 1;
L_0x1f8aa30 .part v0x1e58b50_0, 10, 1;
L_0x1f8c7e0 .part L_0x1fb38a0, 9, 1;
L_0x1f8e2b0 .part v0x1e58210_0, 11, 1;
L_0x1f8e350 .part v0x1e58b50_0, 11, 1;
L_0x1f8c910 .part L_0x1fb38a0, 10, 1;
L_0x1f8ff50 .part v0x1e58210_0, 12, 1;
L_0x1f8e3f0 .part v0x1e58b50_0, 12, 1;
L_0x1f90110 .part L_0x1fb38a0, 11, 1;
L_0x1f91b70 .part v0x1e58210_0, 13, 1;
L_0x1f91c10 .part v0x1e58b50_0, 13, 1;
L_0x1f90240 .part L_0x1fb38a0, 12, 1;
L_0x1f93800 .part v0x1e58210_0, 14, 1;
L_0x1f84b00 .part v0x1e58b50_0, 14, 1;
L_0x1f84cb0 .part L_0x1fb38a0, 13, 1;
L_0x1f95620 .part v0x1e58210_0, 15, 1;
L_0x1f956c0 .part v0x1e58b50_0, 15, 1;
L_0x1f93e10 .part L_0x1fb38a0, 14, 1;
L_0x1f975f0 .part v0x1e58210_0, 16, 1;
L_0x1f95760 .part v0x1e58b50_0, 16, 1;
L_0x1f95800 .part L_0x1fb38a0, 15, 1;
L_0x1f99390 .part v0x1e58210_0, 17, 1;
L_0x1f99430 .part v0x1e58b50_0, 17, 1;
L_0x1f97ab0 .part L_0x1fb38a0, 16, 1;
L_0x1f9aff0 .part v0x1e58210_0, 18, 1;
L_0x1f994d0 .part v0x1e58b50_0, 18, 1;
L_0x1f99570 .part L_0x1fb38a0, 17, 1;
L_0x1f9cca0 .part v0x1e58210_0, 19, 1;
L_0x1f9cd40 .part v0x1e58b50_0, 19, 1;
L_0x1f9b2d0 .part L_0x1fb38a0, 18, 1;
L_0x1f9e990 .part v0x1e58210_0, 20, 1;
L_0x1f9cde0 .part v0x1e58b50_0, 20, 1;
L_0x1f9ce80 .part L_0x1fb38a0, 19, 1;
L_0x1fa0620 .part v0x1e58210_0, 21, 1;
L_0x1fa06c0 .part v0x1e58b50_0, 21, 1;
L_0x1f9ea30 .part L_0x1fb38a0, 20, 1;
L_0x1fa22a0 .part v0x1e58210_0, 22, 1;
L_0x1fa0760 .part v0x1e58b50_0, 22, 1;
L_0x1fa0800 .part L_0x1fb38a0, 21, 1;
L_0x1fa3f60 .part v0x1e58210_0, 23, 1;
L_0x1fa4000 .part v0x1e58b50_0, 23, 1;
L_0x1fa2340 .part L_0x1fb38a0, 22, 1;
L_0x1f884a0 .part v0x1e58210_0, 24, 1;
L_0x1fa40a0 .part v0x1e58b50_0, 24, 1;
L_0x1fa4140 .part L_0x1fb38a0, 23, 1;
L_0x1fa86a0 .part v0x1e58210_0, 25, 1;
L_0x1fa8740 .part v0x1e58b50_0, 25, 1;
L_0x1f88540 .part L_0x1fb38a0, 24, 1;
L_0x1faa3e0 .part v0x1e58210_0, 26, 1;
L_0x1fa87e0 .part v0x1e58b50_0, 26, 1;
L_0x1fa8880 .part L_0x1fb38a0, 25, 1;
L_0x1fac0e0 .part v0x1e58210_0, 27, 1;
L_0x1fac180 .part v0x1e58b50_0, 27, 1;
L_0x1faa480 .part L_0x1fb38a0, 26, 1;
L_0x1fadd80 .part v0x1e58210_0, 28, 1;
L_0x1fac220 .part v0x1e58b50_0, 28, 1;
L_0x1fac2c0 .part L_0x1fb38a0, 27, 1;
L_0x1fafd00 .part v0x1e58210_0, 29, 1;
L_0x1fafda0 .part v0x1e58b50_0, 29, 1;
L_0x1fade20 .part L_0x1fb38a0, 28, 1;
L_0x1fb1940 .part v0x1e58210_0, 30, 1;
L_0x1f938a0 .part v0x1e58b50_0, 30, 1;
L_0x1f93940 .part L_0x1fb38a0, 29, 1;
LS_0x1fb38a0_0_0 .concat8 [ 1 1 1 1], L_0x1fafeb0, L_0x1f7a530, L_0x1f7c220, L_0x1f7df60;
LS_0x1fb38a0_0_4 .concat8 [ 1 1 1 1], L_0x1f7fc60, L_0x1f81910, L_0x1f83470, L_0x1f851d0;
LS_0x1fb38a0_0_8 .concat8 [ 1 1 1 1], L_0x1f86dd0, L_0x1f89220, L_0x1f8af80, L_0x1f8cc20;
LS_0x1fb38a0_0_12 .concat8 [ 1 1 1 1], L_0x1f8e830, L_0x1f904e0, L_0x1f92130, L_0x1f93fe0;
LS_0x1fb38a0_0_16 .concat8 [ 1 1 1 1], L_0x1f95bc0, L_0x1f97d00, L_0x1f99910, L_0x1f9b590;
LS_0x1fb38a0_0_20 .concat8 [ 1 1 1 1], L_0x1f9d280, L_0x1f9ef10, L_0x1fa0b90, L_0x1fa2850;
LS_0x1fb38a0_0_24 .concat8 [ 1 1 1 1], L_0x1fa4440, L_0x1f88ad0, L_0x1fa8d50, L_0x1faa9d0;
LS_0x1fb38a0_0_28 .concat8 [ 1 1 1 0], L_0x1fac670, L_0x1955630, L_0x1fb0270;
LS_0x1fb38a0_1_0 .concat8 [ 4 4 4 4], LS_0x1fb38a0_0_0, LS_0x1fb38a0_0_4, LS_0x1fb38a0_0_8, LS_0x1fb38a0_0_12;
LS_0x1fb38a0_1_4 .concat8 [ 4 4 4 3], LS_0x1fb38a0_0_16, LS_0x1fb38a0_0_20, LS_0x1fb38a0_0_24, LS_0x1fb38a0_0_28;
L_0x1fb38a0 .concat8 [ 16 15 0 0], LS_0x1fb38a0_1_0, LS_0x1fb38a0_1_4;
L_0x1fb3a50 .part v0x1e58210_0, 0, 1;
L_0x1fb24d0 .part v0x1e58b50_0, 0, 1;
LS_0x1fb5520_0_0 .concat8 [ 1 1 1 1], L_0x1fb3650, L_0x1f7ba30, L_0x1f7d6e0, L_0x1f7f460;
LS_0x1fb5520_0_4 .concat8 [ 1 1 1 1], L_0x1f810a0, L_0x1f82d50, L_0x1f84810, L_0x1f86610;
LS_0x1fb5520_0_8 .concat8 [ 1 1 1 1], L_0x1e531a0, L_0x1f8a6a0, L_0x1f8c400, L_0x1f8e060;
LS_0x1fb5520_0_12 .concat8 [ 1 1 1 1], L_0x1f8fd00, L_0x1f91920, L_0x1f935b0, L_0x1f953d0;
LS_0x1fb5520_0_16 .concat8 [ 1 1 1 1], L_0x1f973a0, L_0x1f99140, L_0x1f9ada0, L_0x1f9ca50;
LS_0x1fb5520_0_20 .concat8 [ 1 1 1 1], L_0x1f9e740, L_0x1fa03d0, L_0x1fa2050, L_0x1fa3d10;
LS_0x1fb5520_0_24 .concat8 [ 1 1 1 1], L_0x1f88250, L_0x1fa8450, L_0x1faa190, L_0x1fabe90;
LS_0x1fb5520_0_28 .concat8 [ 1 1 1 1], L_0x1fadb30, L_0x1fafab0, L_0x1fb16f0, L_0x1fb52d0;
LS_0x1fb5520_1_0 .concat8 [ 4 4 4 4], LS_0x1fb5520_0_0, LS_0x1fb5520_0_4, LS_0x1fb5520_0_8, LS_0x1fb5520_0_12;
LS_0x1fb5520_1_4 .concat8 [ 4 4 4 4], LS_0x1fb5520_0_16, LS_0x1fb5520_0_20, LS_0x1fb5520_0_24, LS_0x1fb5520_0_28;
L_0x1fb5520 .concat8 [ 16 16 0 0], LS_0x1fb5520_1_0, LS_0x1fb5520_1_4;
L_0x1fb3af0 .part v0x1e58210_0, 31, 1;
L_0x1fb3b90 .part v0x1e58b50_0, 31, 1;
L_0x1fb3c30 .part L_0x1fb38a0, 30, 1;
L_0x1f978a0 .part v0x1e5aab0_0, 0, 1;
L_0x1fb56d0 .part v0x1e5aab0_0, 1, 1;
L_0x1fb5770 .part v0x1e5aab0_0, 2, 1;
L_0x1fb6190 .part v0x1e5aab0_0, 0, 1;
L_0x1fb6490 .part L_0x1fb38a0, 30, 1;
L_0x1fb6980 .part L_0x1fb5520, 0, 1;
L_0x1fb6a20 .part L_0x1fb5520, 1, 1;
L_0x1fb6530 .part L_0x1fb5520, 2, 1;
L_0x1fb6730 .part L_0x1fb5520, 3, 1;
L_0x1fb6e70 .part L_0x1fb5520, 4, 1;
L_0x1fb6f10 .part L_0x1fb5520, 5, 1;
L_0x1fb6b10 .part L_0x1fb5520, 6, 1;
L_0x1fb6c00 .part L_0x1fb5520, 7, 1;
L_0x1fb6cf0 .part L_0x1fb5520, 8, 1;
L_0x1fb7330 .part L_0x1fb5520, 9, 1;
L_0x1fb6fb0 .part L_0x1fb5520, 10, 1;
L_0x1fb6620 .part L_0x1fb5520, 11, 1;
L_0x1fb7770 .part L_0x1fb5520, 12, 1;
L_0x1fb7810 .part L_0x1fb5520, 13, 1;
L_0x1fb73d0 .part L_0x1fb5520, 14, 1;
L_0x1fb74c0 .part L_0x1fb5520, 15, 1;
L_0x1fb75b0 .part L_0x1fb5520, 16, 1;
L_0x1fb76a0 .part L_0x1fb5520, 17, 1;
L_0x1fb7900 .part L_0x1fb5520, 18, 1;
L_0x1fb79f0 .part L_0x1fb5520, 19, 1;
L_0x1fb7ae0 .part L_0x1fb5520, 20, 1;
L_0x1fb7bd0 .part L_0x1fb5520, 21, 1;
L_0x1fb8100 .part L_0x1fb5520, 22, 1;
L_0x1fb81f0 .part L_0x1fb5520, 23, 1;
L_0x1fb7d10 .part L_0x1fb5520, 24, 1;
L_0x1fb7e00 .part L_0x1fb5520, 25, 1;
L_0x1fb7ef0 .part L_0x1fb5520, 26, 1;
L_0x1fb7fe0 .part L_0x1fb5520, 27, 1;
L_0x1fb70a0 .part L_0x1fb5520, 28, 1;
L_0x1fb7190 .part L_0x1fb5520, 29, 1;
L_0x1fb82e0 .part L_0x1fb5520, 30, 1;
L_0x1fb83d0 .part L_0x1fb5520, 31, 1;
S_0x1cc3020 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x1e43440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f93c00 .functor XOR 1, L_0x1fb24d0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fb0080 .functor NOR 1, L_0x1fb3a50, L_0x1fb24d0, C4<0>, C4<0>;
L_0x1fb1e80 .functor XOR 1, L_0x1fb3a50, L_0x1fb24d0, C4<0>, C4<0>;
L_0x1fb1f40 .functor NAND 1, L_0x1fb3a50, L_0x1fb24d0, C4<1>, C4<1>;
L_0x1fb2040 .functor XOR 1, v0x1c8cfb0_0, L_0x1fb0080, C4<0>, C4<0>;
L_0x1fb27b0 .functor XOR 1, v0x1c8cfb0_0, L_0x1fb1f40, C4<0>, C4<0>;
v0x1d0b130_0 .net "a", 0 0, L_0x1fb3a50;  1 drivers
v0x1d05eb0_0 .net "addSubtract", 0 0, L_0x1fb0010;  1 drivers
v0x1d05f50_0 .net "b", 0 0, L_0x1fb24d0;  1 drivers
v0x1d8c860_0 .net "bOut", 0 0, L_0x1f93c00;  1 drivers
v0x1d87620_0 .net "carryin", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1d876c0_0 .net "carryout", 0 0, L_0x1fafeb0;  1 drivers
v0x1d729f0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1d6d740_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1d6d7e0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d684c0_0 .net "nandOut", 0 0, L_0x1fb27b0;  1 drivers
v0x1d68560_0 .net "nandgate", 0 0, L_0x1fb1f40;  1 drivers
v0x1d538c0_0 .net "norOut", 0 0, L_0x1fb2040;  1 drivers
v0x1d4e610_0 .net "norgate", 0 0, L_0x1fb0080;  1 drivers
v0x1d4e6b0_0 .net "result", 0 0, L_0x1fb3650;  1 drivers
v0x1c2ab30_0 .net "slt", 0 0, L_0x1fb5f50;  alias, 1 drivers
v0x1c49c10_0 .net "xorgate", 0 0, L_0x1fb1e80;  1 drivers
S_0x1cf1b50 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cc3020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f93c70 .functor AND 1, L_0x1fb3a50, L_0x1f93c00, C4<1>, C4<1>;
L_0x1f93ce0 .functor XOR 1, L_0x1fb3a50, L_0x1f93c00, C4<0>, C4<0>;
L_0x1fafe40 .functor AND 1, L_0x1f93ce0, v0x1c8cef0_0, C4<1>, C4<1>;
L_0x1fafeb0 .functor OR 1, L_0x1fafe40, L_0x1f93c70, C4<0>, C4<0>;
L_0x1fb0010 .functor XOR 1, L_0x1f93ce0, v0x1c8cef0_0, C4<0>, C4<0>;
v0x1cd05c0_0 .net "G", 0 0, L_0x1f93c70;  1 drivers
v0x1ce9e60_0 .net "P", 0 0, L_0x1f93ce0;  1 drivers
v0x1c1f420_0 .net "PandCin", 0 0, L_0x1fafe40;  1 drivers
v0x1da1310_0 .net "a", 0 0, L_0x1fb3a50;  alias, 1 drivers
v0x1da1570_0 .net "b", 0 0, L_0x1f93c00;  alias, 1 drivers
v0x1c1b190_0 .net "carryin", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x19f3c10_0 .net "carryout", 0 0, L_0x1fafeb0;  alias, 1 drivers
v0x19a6000_0 .net "sum", 0 0, L_0x1fb0010;  alias, 1 drivers
S_0x1e090e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cc3020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fb28c0 .functor NOT 1, L_0x1fb2930, C4<0>, C4<0>, C4<0>;
L_0x1fb2a20 .functor NOT 1, L_0x1fb2a90, C4<0>, C4<0>, C4<0>;
L_0x1fb2b80 .functor NOT 1, L_0x1fb2bf0, C4<0>, C4<0>, C4<0>;
L_0x1fb2ce0 .functor AND 1, L_0x1fb2b80, L_0x1fb2a20, L_0x1fb28c0, L_0x1fb0010;
L_0x1fb2ed0 .functor AND 1, L_0x1fb2b80, L_0x1fb2a20, L_0x1fb2f40, L_0x1fb1e80;
L_0x1fb2fe0 .functor AND 1, L_0x1fb2b80, L_0x1fb30e0, L_0x1fb28c0, L_0x1fb5f50;
L_0x1fb3180 .functor AND 1, L_0x1fb2b80, L_0x1fb31f0, L_0x1fb32e0, L_0x1fb27b0;
L_0x1fb33d0 .functor AND 1, L_0x1fb3560, L_0x1fb2a20, L_0x1fb28c0, L_0x1fb2040;
L_0x1fb3650/0/0 .functor OR 1, L_0x1fb2ce0, L_0x1fb2ed0, L_0x1fb2fe0, L_0x1fb3180;
L_0x1fb3650/0/4 .functor OR 1, L_0x1fb33d0, C4<0>, C4<0>, C4<0>;
L_0x1fb3650 .functor OR 1, L_0x1fb3650/0/0, L_0x1fb3650/0/4, C4<0>, C4<0>;
v0x1ce5290_0 .net *"_s1", 0 0, L_0x1fb2930;  1 drivers
v0x1ce5df0_0 .net *"_s11", 0 0, L_0x1fb31f0;  1 drivers
v0x1ce6990_0 .net *"_s13", 0 0, L_0x1fb32e0;  1 drivers
v0x1cd3770_0 .net *"_s15", 0 0, L_0x1fb3560;  1 drivers
v0x1cd2bd0_0 .net *"_s3", 0 0, L_0x1fb2a90;  1 drivers
v0x1cd2030_0 .net *"_s5", 0 0, L_0x1fb2bf0;  1 drivers
v0x1cd1490_0 .net *"_s7", 0 0, L_0x1fb2f40;  1 drivers
v0x1cd08a0_0 .net *"_s9", 0 0, L_0x1fb30e0;  1 drivers
v0x1de9230_0 .net "a0", 0 0, L_0x1fb0010;  alias, 1 drivers
v0x1de92d0_0 .net "a1", 0 0, L_0x1fb1e80;  alias, 1 drivers
v0x1daafd0_0 .net "a2", 0 0, L_0x1fb5f50;  alias, 1 drivers
v0x1dca170_0 .net "a3", 0 0, L_0x1fb27b0;  alias, 1 drivers
v0x1db5540_0 .net "a4", 0 0, L_0x1fb2040;  alias, 1 drivers
v0x1e36c80_0 .net "addWire", 0 0, L_0x1fb2ce0;  1 drivers
v0x1e319d0_0 .net "nandWire", 0 0, L_0x1fb3180;  1 drivers
v0x1db0280_0 .net "norWire", 0 0, L_0x1fb33d0;  1 drivers
v0x1e128e0_0 .net "ns0", 0 0, L_0x1fb28c0;  1 drivers
v0x1e12980_0 .net "ns1", 0 0, L_0x1fb2a20;  1 drivers
v0x1df37a0_0 .net "ns2", 0 0, L_0x1fb2b80;  1 drivers
v0x1d2f4e0_0 .net "out", 0 0, L_0x1fb3650;  alias, 1 drivers
v0x1d2a220_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d24fd0_0 .net "sltWire", 0 0, L_0x1fb2fe0;  1 drivers
v0x1d103e0_0 .net "xorWire", 0 0, L_0x1fb2ed0;  1 drivers
L_0x1fb2930 .part v0x1a12fa0_0, 0, 1;
L_0x1fb2a90 .part v0x1a12fa0_0, 1, 1;
L_0x1fb2bf0 .part v0x1a12fa0_0, 2, 1;
L_0x1fb2f40 .part v0x1a12fa0_0, 0, 1;
L_0x1fb30e0 .part v0x1a12fa0_0, 1, 1;
L_0x1fb31f0 .part v0x1a12fa0_0, 1, 1;
L_0x1fb32e0 .part v0x1a12fa0_0, 0, 1;
L_0x1fb3560 .part v0x1a12fa0_0, 2, 1;
S_0x1dd4630 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x1e43440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x1fb2570 .functor XOR 1, L_0x1fb3b90, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fb40f0 .functor NOR 1, L_0x1fb3af0, L_0x1fb3b90, C4<0>, C4<0>;
L_0x1fb41f0 .functor XOR 1, L_0x1fb3af0, L_0x1fb3b90, C4<0>, C4<0>;
L_0x1fb4260 .functor NAND 1, L_0x1fb3af0, L_0x1fb3b90, C4<1>, C4<1>;
L_0x1fb4360 .functor XOR 1, v0x1c8cfb0_0, L_0x1fb40f0, C4<0>, C4<0>;
L_0x1fb4420 .functor XOR 1, v0x1c8cfb0_0, L_0x1fb4260, C4<0>, C4<0>;
v0x1ce92f0_0 .net "a", 0 0, L_0x1fb3af0;  1 drivers
v0x1ce93b0_0 .net "b", 0 0, L_0x1fb3b90;  1 drivers
v0x1d39a40_0 .net "bOut", 0 0, L_0x1fb2570;  1 drivers
v0x1d155e0_0 .net "carryin", 0 0, L_0x1fb3c30;  1 drivers
v0x1c63840_0 .net "carryout", 0 0, L_0x1fb3ee0;  alias, 1 drivers
v0x1e2c760_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1e2c800_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1cac260_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1cac300_0 .net "nandOut", 0 0, L_0x1fb4420;  1 drivers
v0x1d93d60_0 .net "nandgate", 0 0, L_0x1fb4260;  1 drivers
v0x1d93e00_0 .net "norOut", 0 0, L_0x1fb4360;  1 drivers
v0x1ac1bf0_0 .net "norgate", 0 0, L_0x1fb40f0;  1 drivers
v0x1ac1c90_0 .net "result", 0 0, L_0x1fb52d0;  1 drivers
v0x1d87ad0_0 .net "set", 0 0, L_0x1fb3ff0;  alias, 1 drivers
L_0x7f0fd5053ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d87b70_0 .net "slt", 0 0, L_0x7f0fd5053ac8;  1 drivers
v0x1c68ce0_0 .net "xorgate", 0 0, L_0x1fb41f0;  1 drivers
S_0x1b6ac80 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x1dd4630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fb2630 .functor AND 1, L_0x1fb3af0, L_0x1fb2570, C4<1>, C4<1>;
L_0x1fb26f0 .functor XOR 1, L_0x1fb3af0, L_0x1fb2570, C4<0>, C4<0>;
L_0x1fb3e70 .functor AND 1, L_0x1fb26f0, L_0x1fb3c30, C4<1>, C4<1>;
L_0x1fb3ee0 .functor OR 1, L_0x1fb3e70, L_0x1fb2630, C4<0>, C4<0>;
L_0x1fb3ff0 .functor XOR 1, L_0x1fb26f0, L_0x1fb3c30, C4<0>, C4<0>;
v0x1cb1540_0 .net "G", 0 0, L_0x1fb2630;  1 drivers
v0x1c2fde0_0 .net "P", 0 0, L_0x1fb26f0;  1 drivers
v0x1c92400_0 .net "PandCin", 0 0, L_0x1fb3e70;  1 drivers
v0x1c8d150_0 .net "a", 0 0, L_0x1fb3af0;  alias, 1 drivers
v0x1c87ea0_0 .net "b", 0 0, L_0x1fb2570;  alias, 1 drivers
v0x1c732b0_0 .net "carryin", 0 0, L_0x1fb3c30;  alias, 1 drivers
v0x1c6dff0_0 .net "carryout", 0 0, L_0x1fb3ee0;  alias, 1 drivers
v0x1d1a930_0 .net "sum", 0 0, L_0x1fb3ff0;  alias, 1 drivers
S_0x1e2cc40 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x1dd4630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fb4530 .functor NOT 1, L_0x1fb45a0, C4<0>, C4<0>, C4<0>;
L_0x1fb4690 .functor NOT 1, L_0x1fb4700, C4<0>, C4<0>, C4<0>;
L_0x1fb47f0 .functor NOT 1, L_0x1fb4860, C4<0>, C4<0>, C4<0>;
L_0x1fb4950 .functor AND 1, L_0x1fb47f0, L_0x1fb4690, L_0x1fb4530, L_0x1fb3ff0;
L_0x1fb4ab0 .functor AND 1, L_0x1fb47f0, L_0x1fb4690, L_0x1fb4b20, L_0x1fb41f0;
L_0x1fb4c10 .functor AND 1, L_0x1fb47f0, L_0x1fb4d10, L_0x1fb4530, L_0x7f0fd5053ac8;
L_0x1fb4e00 .functor AND 1, L_0x1fb47f0, L_0x1fb4e70, L_0x1fb4f60, L_0x1fb4420;
L_0x1fb5050 .functor AND 1, L_0x1fb51e0, L_0x1fb4690, L_0x1fb4530, L_0x1fb4360;
L_0x1fb52d0/0/0 .functor OR 1, L_0x1fb4950, L_0x1fb4ab0, L_0x1fb4c10, L_0x1fb4e00;
L_0x1fb52d0/0/4 .functor OR 1, L_0x1fb5050, C4<0>, C4<0>, C4<0>;
L_0x1fb52d0 .functor OR 1, L_0x1fb52d0/0/0, L_0x1fb52d0/0/4, C4<0>, C4<0>;
v0x1ce6340_0 .net *"_s1", 0 0, L_0x1fb45a0;  1 drivers
v0x1ce6e30_0 .net *"_s11", 0 0, L_0x1fb4e70;  1 drivers
v0x1cea900_0 .net *"_s13", 0 0, L_0x1fb4f60;  1 drivers
v0x1cd3c10_0 .net *"_s15", 0 0, L_0x1fb51e0;  1 drivers
v0x1e0d610_0 .net *"_s3", 0 0, L_0x1fb4700;  1 drivers
v0x1dee4c0_0 .net *"_s5", 0 0, L_0x1fb4860;  1 drivers
v0x1e183f0_0 .net *"_s7", 0 0, L_0x1fb4b20;  1 drivers
v0x1dab830_0 .net *"_s9", 0 0, L_0x1fb4d10;  1 drivers
v0x1d49340_0 .net "a0", 0 0, L_0x1fb3ff0;  alias, 1 drivers
v0x1d8d0c0_0 .net "a1", 0 0, L_0x1fb41f0;  alias, 1 drivers
v0x1d8d160_0 .net "a2", 0 0, L_0x7f0fd5053ac8;  alias, 1 drivers
v0x1d0b990_0 .net "a3", 0 0, L_0x1fb4420;  alias, 1 drivers
v0x1d0ba50_0 .net "a4", 0 0, L_0x1fb4360;  alias, 1 drivers
v0x1c25700_0 .net "addWire", 0 0, L_0x1fb4950;  1 drivers
v0x1c257c0_0 .net "nandWire", 0 0, L_0x1fb4e00;  1 drivers
v0x1ca7840_0 .net "norWire", 0 0, L_0x1fb5050;  1 drivers
v0x1ca7900_0 .net "ns0", 0 0, L_0x1fb4530;  1 drivers
v0x1c2b390_0 .net "ns1", 0 0, L_0x1fb4690;  1 drivers
v0x1c2b450_0 .net "ns2", 0 0, L_0x1fb47f0;  1 drivers
v0x1c25c00_0 .net "out", 0 0, L_0x1fb52d0;  alias, 1 drivers
v0x1c25cc0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1c1c7f0_0 .net "sltWire", 0 0, L_0x1fb4c10;  1 drivers
v0x1c1c8b0_0 .net "xorWire", 0 0, L_0x1fb4ab0;  1 drivers
L_0x1fb45a0 .part v0x1a12fa0_0, 0, 1;
L_0x1fb4700 .part v0x1a12fa0_0, 1, 1;
L_0x1fb4860 .part v0x1a12fa0_0, 2, 1;
L_0x1fb4b20 .part v0x1a12fa0_0, 0, 1;
L_0x1fb4d10 .part v0x1a12fa0_0, 1, 1;
L_0x1fb4e70 .part v0x1a12fa0_0, 1, 1;
L_0x1fb4f60 .part v0x1a12fa0_0, 0, 1;
L_0x1fb51e0 .part v0x1a12fa0_0, 2, 1;
S_0x1ca7000 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x1e43440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x1ca7500_0 .net "ALUcommand", 2 0, v0x1e5aab0_0;  alias, 1 drivers
v0x1c8cef0_0 .var "invertB", 0 0;
v0x1c8cfb0_0 .var "invertOut", 0 0;
v0x1a12fa0_0 .var "muxindex", 2 0;
E_0x1c44ac0 .event edge, v0x1ca7500_0;
S_0x1a0f7a0 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1d53990 .param/l "bit" 0 4 127, +C4<01>;
S_0x1a0e2a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a0f7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f7a1f0 .functor XOR 1, L_0x1f7bd20, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f7a700 .functor NOR 1, L_0x1f7bc80, L_0x1f7bd20, C4<0>, C4<0>;
L_0x1f7a800 .functor XOR 1, L_0x1f7bc80, L_0x1f7bd20, C4<0>, C4<0>;
L_0x1f7a8c0 .functor NAND 1, L_0x1f7bc80, L_0x1f7bd20, C4<1>, C4<1>;
L_0x1f7a9c0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f7a700, C4<0>, C4<0>;
L_0x1f7aa80 .functor XOR 1, v0x1c8cfb0_0, L_0x1f7a8c0, C4<0>, C4<0>;
v0x1cd1930_0 .net "a", 0 0, L_0x1f7bc80;  1 drivers
v0x1cd1a20_0 .net "addSubtract", 0 0, L_0x1f7a690;  1 drivers
v0x1de9a80_0 .net "b", 0 0, L_0x1f7bd20;  1 drivers
v0x1de9b20_0 .net "bOut", 0 0, L_0x1f7a1f0;  1 drivers
v0x1dd4ee0_0 .net "carryin", 0 0, L_0x1f7bdc0;  1 drivers
v0x1dd4fd0_0 .net "carryout", 0 0, L_0x1f7a530;  1 drivers
v0x1dcfc20_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1dcfcc0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1dca960_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1dcaa00_0 .net "nandOut", 0 0, L_0x1f7aa80;  1 drivers
v0x1db0ae0_0 .net "nandgate", 0 0, L_0x1f7a8c0;  1 drivers
v0x1db0b80_0 .net "norOut", 0 0, L_0x1f7a9c0;  1 drivers
v0x1deed40_0 .net "norgate", 0 0, L_0x1f7a700;  1 drivers
v0x1deede0_0 .net "result", 0 0, L_0x1f7ba30;  1 drivers
L_0x7f0fd5053258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e3c3a0_0 .net "slt", 0 0, L_0x7f0fd5053258;  1 drivers
v0x1e3c470_0 .net "xorgate", 0 0, L_0x1f7a800;  1 drivers
S_0x1a121a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a0e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f7a2b0 .functor AND 1, L_0x1f7bc80, L_0x1f7a1f0, C4<1>, C4<1>;
L_0x1f7a370 .functor XOR 1, L_0x1f7bc80, L_0x1f7a1f0, C4<0>, C4<0>;
L_0x1f7a470 .functor AND 1, L_0x1f7a370, L_0x1f7bdc0, C4<1>, C4<1>;
L_0x1f7a530 .functor OR 1, L_0x1f7a470, L_0x1f7a2b0, C4<0>, C4<0>;
L_0x1f7a690 .functor XOR 1, L_0x1f7a370, L_0x1f7bdc0, C4<0>, C4<0>;
v0x1a12980_0 .net "G", 0 0, L_0x1f7a2b0;  1 drivers
v0x1a11720_0 .net "P", 0 0, L_0x1f7a370;  1 drivers
v0x1a117c0_0 .net "PandCin", 0 0, L_0x1f7a470;  1 drivers
v0x1a0aaa0_0 .net "a", 0 0, L_0x1f7bc80;  alias, 1 drivers
v0x1a0ab40_0 .net "b", 0 0, L_0x1f7a1f0;  alias, 1 drivers
v0x1a095a0_0 .net "carryin", 0 0, L_0x1f7bdc0;  alias, 1 drivers
v0x1a09660_0 .net "carryout", 0 0, L_0x1f7a530;  alias, 1 drivers
v0x1a0dba0_0 .net "sum", 0 0, L_0x1f7a690;  alias, 1 drivers
S_0x1a0d4a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a0e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f7abd0 .functor NOT 1, L_0x1f7ac40, C4<0>, C4<0>, C4<0>;
L_0x1f7ad30 .functor NOT 1, L_0x1f7ada0, C4<0>, C4<0>, C4<0>;
L_0x1f7ae90 .functor NOT 1, L_0x1f7af00, C4<0>, C4<0>, C4<0>;
L_0x1f7aff0 .functor AND 1, L_0x1f7ae90, L_0x1f7ad30, L_0x1f7abd0, L_0x1f7a690;
L_0x1f7b1e0 .functor AND 1, L_0x1f7ae90, L_0x1f7ad30, L_0x1f7b250, L_0x1f7a800;
L_0x1f7b2f0 .functor AND 1, L_0x1f7ae90, L_0x1f7b430, L_0x1f7abd0, L_0x7f0fd5053258;
L_0x1f7b520 .functor AND 1, L_0x1f7ae90, L_0x1f7b590, L_0x1f7b6c0, L_0x1f7aa80;
L_0x1f7b7b0 .functor AND 1, L_0x1f7b940, L_0x1f7ad30, L_0x1f7abd0, L_0x1f7a9c0;
L_0x1f7ba30/0/0 .functor OR 1, L_0x1f7aff0, L_0x1f7b1e0, L_0x1f7b2f0, L_0x1f7b520;
L_0x1f7ba30/0/4 .functor OR 1, L_0x1f7b7b0, C4<0>, C4<0>, C4<0>;
L_0x1f7ba30 .functor OR 1, L_0x1f7ba30/0/0, L_0x1f7ba30/0/4, C4<0>, C4<0>;
v0x1a0cad0_0 .net *"_s1", 0 0, L_0x1f7ac40;  1 drivers
v0x1dcf370_0 .net *"_s11", 0 0, L_0x1f7b590;  1 drivers
v0x1dcf450_0 .net *"_s13", 0 0, L_0x1f7b6c0;  1 drivers
v0x1e17b40_0 .net *"_s15", 0 0, L_0x1f7b940;  1 drivers
v0x1e17c00_0 .net *"_s3", 0 0, L_0x1f7ada0;  1 drivers
v0x1c4ee80_0 .net *"_s5", 0 0, L_0x1f7af00;  1 drivers
v0x1c4ef60_0 .net *"_s7", 0 0, L_0x1f7b250;  1 drivers
v0x1cd3070_0 .net *"_s9", 0 0, L_0x1f7b430;  1 drivers
v0x1cd3150_0 .net "a0", 0 0, L_0x1f7a690;  alias, 1 drivers
v0x1e50730_0 .net "a1", 0 0, L_0x1f7a800;  alias, 1 drivers
v0x1e507d0_0 .net "a2", 0 0, L_0x7f0fd5053258;  alias, 1 drivers
v0x1c19bd0_0 .net "a3", 0 0, L_0x1f7aa80;  alias, 1 drivers
v0x1c19c90_0 .net "a4", 0 0, L_0x1f7a9c0;  alias, 1 drivers
v0x1cea600_0 .net "addWire", 0 0, L_0x1f7aff0;  1 drivers
v0x1cea6a0_0 .net "nandWire", 0 0, L_0x1f7b520;  1 drivers
v0x1c1ea20_0 .net "norWire", 0 0, L_0x1f7b7b0;  1 drivers
v0x1c1eae0_0 .net "ns0", 0 0, L_0x1f7abd0;  1 drivers
v0x1ce56f0_0 .net "ns1", 0 0, L_0x1f7ad30;  1 drivers
v0x1ce5790_0 .net "ns2", 0 0, L_0x1f7ae90;  1 drivers
v0x1ce4b60_0 .net "out", 0 0, L_0x1f7ba30;  alias, 1 drivers
v0x1ce4c20_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1cd24d0_0 .net "sltWire", 0 0, L_0x1f7b2f0;  1 drivers
v0x1cd2570_0 .net "xorWire", 0 0, L_0x1f7b1e0;  1 drivers
L_0x1f7ac40 .part v0x1a12fa0_0, 0, 1;
L_0x1f7ada0 .part v0x1a12fa0_0, 1, 1;
L_0x1f7af00 .part v0x1a12fa0_0, 2, 1;
L_0x1f7b250 .part v0x1a12fa0_0, 0, 1;
L_0x1f7b430 .part v0x1a12fa0_0, 1, 1;
L_0x1f7b590 .part v0x1a12fa0_0, 1, 1;
L_0x1f7b6c0 .part v0x1a12fa0_0, 0, 1;
L_0x1f7b940 .part v0x1a12fa0_0, 2, 1;
S_0x1e278b0 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1deee80 .param/l "bit" 0 4 127, +C4<010>;
S_0x1e225b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e278b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f7bf80 .functor XOR 1, L_0x1f7da60, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f7c3f0 .functor NOR 1, L_0x1f7d930, L_0x1f7da60, C4<0>, C4<0>;
L_0x1f7c4f0 .functor XOR 1, L_0x1f7d930, L_0x1f7da60, C4<0>, C4<0>;
L_0x1f7c5b0 .functor NAND 1, L_0x1f7d930, L_0x1f7da60, C4<1>, C4<1>;
L_0x1f7c6b0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f7c3f0, C4<0>, C4<0>;
L_0x1f7c770 .functor XOR 1, v0x1c8cfb0_0, L_0x1f7c5b0, C4<0>, C4<0>;
v0x1d78120_0 .net "a", 0 0, L_0x1f7d930;  1 drivers
v0x1d781f0_0 .net "addSubtract", 0 0, L_0x1f7c380;  1 drivers
v0x1d635f0_0 .net "b", 0 0, L_0x1f7da60;  1 drivers
v0x1d63690_0 .net "bOut", 0 0, L_0x1f7bf80;  1 drivers
v0x1d5e2f0_0 .net "carryin", 0 0, L_0x1f7db90;  1 drivers
v0x1d5e3e0_0 .net "carryout", 0 0, L_0x1f7c220;  1 drivers
v0x1d58ff0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1d59090_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1d444e0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d44580_0 .net "nandOut", 0 0, L_0x1f7c770;  1 drivers
v0x1d39f00_0 .net "nandgate", 0 0, L_0x1f7c5b0;  1 drivers
v0x1d39fa0_0 .net "norOut", 0 0, L_0x1f7c6b0;  1 drivers
v0x1d34fa0_0 .net "norgate", 0 0, L_0x1f7c3f0;  1 drivers
v0x1d35040_0 .net "result", 0 0, L_0x1f7d6e0;  1 drivers
L_0x7f0fd50532a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d34c20_0 .net "slt", 0 0, L_0x7f0fd50532a0;  1 drivers
v0x1d34cc0_0 .net "xorgate", 0 0, L_0x1f7c4f0;  1 drivers
S_0x1e087c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e225b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f7bff0 .functor AND 1, L_0x1f7d930, L_0x1f7bf80, C4<1>, C4<1>;
L_0x1f7c060 .functor XOR 1, L_0x1f7d930, L_0x1f7bf80, C4<0>, C4<0>;
L_0x1f7c160 .functor AND 1, L_0x1f7c060, L_0x1f7db90, C4<1>, C4<1>;
L_0x1f7c220 .functor OR 1, L_0x1f7c160, L_0x1f7bff0, C4<0>, C4<0>;
L_0x1f7c380 .functor XOR 1, L_0x1f7c060, L_0x1f7db90, C4<0>, C4<0>;
v0x1e1d390_0 .net "G", 0 0, L_0x1f7bff0;  1 drivers
v0x1e034c0_0 .net "P", 0 0, L_0x1f7c060;  1 drivers
v0x1e03580_0 .net "PandCin", 0 0, L_0x1f7c160;  1 drivers
v0x1dfe1c0_0 .net "a", 0 0, L_0x1f7d930;  alias, 1 drivers
v0x1dfe280_0 .net "b", 0 0, L_0x1f7bf80;  alias, 1 drivers
v0x1df8ec0_0 .net "carryin", 0 0, L_0x1f7db90;  alias, 1 drivers
v0x1df8f80_0 .net "carryout", 0 0, L_0x1f7c220;  alias, 1 drivers
v0x1de43b0_0 .net "sum", 0 0, L_0x1f7c380;  alias, 1 drivers
S_0x1ddf0c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e225b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f7c880 .functor NOT 1, L_0x1f7c8f0, C4<0>, C4<0>, C4<0>;
L_0x1f7c9e0 .functor NOT 1, L_0x1f7ca50, C4<0>, C4<0>, C4<0>;
L_0x1f7cb40 .functor NOT 1, L_0x1f7cbb0, C4<0>, C4<0>, C4<0>;
L_0x1f7cca0 .functor AND 1, L_0x1f7cb40, L_0x1f7c9e0, L_0x1f7c880, L_0x1f7c380;
L_0x1f7ce90 .functor AND 1, L_0x1f7cb40, L_0x1f7c9e0, L_0x1f7cf00, L_0x1f7c4f0;
L_0x1f7cfa0 .functor AND 1, L_0x1f7cb40, L_0x1f7d0e0, L_0x1f7c880, L_0x7f0fd50532a0;
L_0x1f7d1d0 .functor AND 1, L_0x1f7cb40, L_0x1f7d240, L_0x1f7d370, L_0x1f7c770;
L_0x1f7d460 .functor AND 1, L_0x1f7d5f0, L_0x1f7c9e0, L_0x1f7c880, L_0x1f7c6b0;
L_0x1f7d6e0/0/0 .functor OR 1, L_0x1f7cca0, L_0x1f7ce90, L_0x1f7cfa0, L_0x1f7d1d0;
L_0x1f7d6e0/0/4 .functor OR 1, L_0x1f7d460, C4<0>, C4<0>, C4<0>;
L_0x1f7d6e0 .functor OR 1, L_0x1f7d6e0/0/0, L_0x1f7d6e0/0/4, C4<0>, C4<0>;
v0x1dda210_0 .net *"_s1", 0 0, L_0x1f7c8f0;  1 drivers
v0x1dd9de0_0 .net *"_s11", 0 0, L_0x1f7d240;  1 drivers
v0x1dd9ec0_0 .net *"_s13", 0 0, L_0x1f7d370;  1 drivers
v0x1dc5290_0 .net *"_s15", 0 0, L_0x1f7d5f0;  1 drivers
v0x1dc5370_0 .net *"_s3", 0 0, L_0x1f7ca50;  1 drivers
v0x1dbff90_0 .net *"_s5", 0 0, L_0x1f7cbb0;  1 drivers
v0x1dc0070_0 .net *"_s7", 0 0, L_0x1f7cf00;  1 drivers
v0x1dbac90_0 .net *"_s9", 0 0, L_0x1f7d0e0;  1 drivers
v0x1dbad70_0 .net "a0", 0 0, L_0x1f7c380;  alias, 1 drivers
v0x1d2fd40_0 .net "a1", 0 0, L_0x1f7c4f0;  alias, 1 drivers
v0x1d2fde0_0 .net "a2", 0 0, L_0x7f0fd50532a0;  alias, 1 drivers
v0x1d2aa80_0 .net "a3", 0 0, L_0x1f7c770;  alias, 1 drivers
v0x1d2ab40_0 .net "a4", 0 0, L_0x1f7c6b0;  alias, 1 drivers
v0x1d257c0_0 .net "addWire", 0 0, L_0x1f7cca0;  1 drivers
v0x1d25880_0 .net "nandWire", 0 0, L_0x1f7d1d0;  1 drivers
v0x1d10c40_0 .net "norWire", 0 0, L_0x1f7d460;  1 drivers
v0x1d10ce0_0 .net "ns0", 0 0, L_0x1f7c880;  1 drivers
v0x1cf1de0_0 .net "ns1", 0 0, L_0x1f7c9e0;  1 drivers
v0x1cf1e80_0 .net "ns2", 0 0, L_0x1f7cb40;  1 drivers
v0x1d82720_0 .net "out", 0 0, L_0x1f7d6e0;  alias, 1 drivers
v0x1d827e0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d7d420_0 .net "sltWire", 0 0, L_0x1f7cfa0;  1 drivers
v0x1d7d4c0_0 .net "xorWire", 0 0, L_0x1f7ce90;  1 drivers
L_0x1f7c8f0 .part v0x1a12fa0_0, 0, 1;
L_0x1f7ca50 .part v0x1a12fa0_0, 1, 1;
L_0x1f7cbb0 .part v0x1a12fa0_0, 2, 1;
L_0x1f7cf00 .part v0x1a12fa0_0, 0, 1;
L_0x1f7d0e0 .part v0x1a12fa0_0, 1, 1;
L_0x1f7d240 .part v0x1a12fa0_0, 1, 1;
L_0x1f7d370 .part v0x1a12fa0_0, 0, 1;
L_0x1f7d5f0 .part v0x1a12fa0_0, 2, 1;
S_0x1d200e0 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1d72a90 .param/l "bit" 0 4 127, +C4<011>;
S_0x1d1adf0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1d200e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f7dcc0 .functor XOR 1, L_0x1f7f750, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f7e130 .functor NOR 1, L_0x1f7f6b0, L_0x1f7f750, C4<0>, C4<0>;
L_0x1f7e230 .functor XOR 1, L_0x1f7f6b0, L_0x1f7f750, C4<0>, C4<0>;
L_0x1f7e2f0 .functor NAND 1, L_0x1f7f6b0, L_0x1f7f750, C4<1>, C4<1>;
L_0x1f7e3f0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f7e130, C4<0>, C4<0>;
L_0x1f7e4b0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f7e2f0, C4<0>, C4<0>;
v0x1c78a20_0 .net "a", 0 0, L_0x1f7f6b0;  1 drivers
v0x1c78af0_0 .net "addSubtract", 0 0, L_0x1f7e0c0;  1 drivers
v0x1c63ee0_0 .net "b", 0 0, L_0x1f7f750;  1 drivers
v0x1c63f80_0 .net "bOut", 0 0, L_0x1f7dcc0;  1 drivers
v0x1c5ebf0_0 .net "carryin", 0 0, L_0x1f7f840;  1 drivers
v0x1c5ece0_0 .net "carryout", 0 0, L_0x1f7df60;  1 drivers
v0x1c59900_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1c599a0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1c549a0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1c54a40_0 .net "nandOut", 0 0, L_0x1f7e4b0;  1 drivers
v0x1c54620_0 .net "nandgate", 0 0, L_0x1f7e2f0;  1 drivers
v0x1c546c0_0 .net "norOut", 0 0, L_0x1f7e3f0;  1 drivers
v0x1c3fab0_0 .net "norgate", 0 0, L_0x1f7e130;  1 drivers
v0x1c3fb50_0 .net "result", 0 0, L_0x1f7f460;  1 drivers
L_0x7f0fd50532e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c3a7b0_0 .net "slt", 0 0, L_0x7f0fd50532e8;  1 drivers
v0x1c3a850_0 .net "xorgate", 0 0, L_0x1f7e230;  1 drivers
S_0x1d15b10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1d1adf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f7dd30 .functor AND 1, L_0x1f7f6b0, L_0x1f7dcc0, C4<1>, C4<1>;
L_0x1f7dda0 .functor XOR 1, L_0x1f7f6b0, L_0x1f7dcc0, C4<0>, C4<0>;
L_0x1f7dea0 .functor AND 1, L_0x1f7dda0, L_0x1f7f840, C4<1>, C4<1>;
L_0x1f7df60 .functor OR 1, L_0x1f7dea0, L_0x1f7dd30, C4<0>, C4<0>;
L_0x1f7e0c0 .functor XOR 1, L_0x1f7dda0, L_0x1f7f840, C4<0>, C4<0>;
v0x1d15f70_0 .net "G", 0 0, L_0x1f7dd30;  1 drivers
v0x1d00fd0_0 .net "P", 0 0, L_0x1f7dda0;  1 drivers
v0x1d01070_0 .net "PandCin", 0 0, L_0x1f7dea0;  1 drivers
v0x1cfc070_0 .net "a", 0 0, L_0x1f7f6b0;  alias, 1 drivers
v0x1cfc130_0 .net "b", 0 0, L_0x1f7dcc0;  alias, 1 drivers
v0x1cfbcf0_0 .net "carryin", 0 0, L_0x1f7f840;  alias, 1 drivers
v0x1cfbdb0_0 .net "carryout", 0 0, L_0x1f7df60;  alias, 1 drivers
v0x1c69590_0 .net "sum", 0 0, L_0x1f7e0c0;  alias, 1 drivers
S_0x1c642d0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1d1adf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f7e600 .functor NOT 1, L_0x1f7e670, C4<0>, C4<0>, C4<0>;
L_0x1f7e760 .functor NOT 1, L_0x1f7e7d0, C4<0>, C4<0>, C4<0>;
L_0x1f7e8c0 .functor NOT 1, L_0x1f7e930, C4<0>, C4<0>, C4<0>;
L_0x1f7ea20 .functor AND 1, L_0x1f7e8c0, L_0x1f7e760, L_0x1f7e600, L_0x1f7e0c0;
L_0x1f7ec10 .functor AND 1, L_0x1f7e8c0, L_0x1f7e760, L_0x1f7ec80, L_0x1f7e230;
L_0x1f7ed20 .functor AND 1, L_0x1f7e8c0, L_0x1f7ee60, L_0x1f7e600, L_0x7f0fd50532e8;
L_0x1f7ef50 .functor AND 1, L_0x1f7e8c0, L_0x1f7efc0, L_0x1f7f0f0, L_0x1f7e4b0;
L_0x1f7f1e0 .functor AND 1, L_0x1f7f370, L_0x1f7e760, L_0x1f7e600, L_0x1f7e3f0;
L_0x1f7f460/0/0 .functor OR 1, L_0x1f7ea20, L_0x1f7ec10, L_0x1f7ed20, L_0x1f7ef50;
L_0x1f7f460/0/4 .functor OR 1, L_0x1f7f1e0, C4<0>, C4<0>, C4<0>;
L_0x1f7f460 .functor OR 1, L_0x1f7f460/0/0, L_0x1f7f460/0/4, C4<0>, C4<0>;
v0x1c4f7e0_0 .net *"_s1", 0 0, L_0x1f7e670;  1 drivers
v0x1c4a470_0 .net *"_s11", 0 0, L_0x1f7efc0;  1 drivers
v0x1c4a550_0 .net *"_s13", 0 0, L_0x1f7f0f0;  1 drivers
v0x1c451b0_0 .net *"_s15", 0 0, L_0x1f7f370;  1 drivers
v0x1c45290_0 .net *"_s3", 0 0, L_0x1f7e7d0;  1 drivers
v0x1c87c40_0 .net *"_s5", 0 0, L_0x1f7e930;  1 drivers
v0x1c87d20_0 .net *"_s7", 0 0, L_0x1f7ec80;  1 drivers
v0x1c30640_0 .net *"_s9", 0 0, L_0x1f7ee60;  1 drivers
v0x1c30700_0 .net "a0", 0 0, L_0x1f7e0c0;  alias, 1 drivers
v0x1c6e850_0 .net "a1", 0 0, L_0x1f7e230;  alias, 1 drivers
v0x1c6e8f0_0 .net "a2", 0 0, L_0x7f0fd50532e8;  alias, 1 drivers
v0x1cbbf80_0 .net "a3", 0 0, L_0x1f7e4b0;  alias, 1 drivers
v0x1cbc040_0 .net "a4", 0 0, L_0x1f7e3f0;  alias, 1 drivers
v0x1cb6c80_0 .net "addWire", 0 0, L_0x1f7ea20;  1 drivers
v0x1cb6d20_0 .net "nandWire", 0 0, L_0x1f7ef50;  1 drivers
v0x1ca2150_0 .net "norWire", 0 0, L_0x1f7f1e0;  1 drivers
v0x1ca2210_0 .net "ns0", 0 0, L_0x1f7e600;  1 drivers
v0x1c97b40_0 .net "ns1", 0 0, L_0x1f7e760;  1 drivers
v0x1c97be0_0 .net "ns2", 0 0, L_0x1f7e8c0;  1 drivers
v0x1c83020_0 .net "out", 0 0, L_0x1f7f460;  alias, 1 drivers
v0x1c830e0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1c7dd20_0 .net "sltWire", 0 0, L_0x1f7ed20;  1 drivers
v0x1c7ddc0_0 .net "xorWire", 0 0, L_0x1f7ec10;  1 drivers
L_0x1f7e670 .part v0x1a12fa0_0, 0, 1;
L_0x1f7e7d0 .part v0x1a12fa0_0, 1, 1;
L_0x1f7e930 .part v0x1a12fa0_0, 2, 1;
L_0x1f7ec80 .part v0x1a12fa0_0, 0, 1;
L_0x1f7ee60 .part v0x1a12fa0_0, 1, 1;
L_0x1f7efc0 .part v0x1a12fa0_0, 1, 1;
L_0x1f7f0f0 .part v0x1a12fa0_0, 0, 1;
L_0x1f7f370 .part v0x1a12fa0_0, 2, 1;
S_0x1c35850 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1e184d0 .param/l "bit" 0 4 127, +C4<0100>;
S_0x1c354d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c35850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f7f970 .functor XOR 1, L_0x1f813f0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f7fe30 .functor NOR 1, L_0x1f812f0, L_0x1f813f0, C4<0>, C4<0>;
L_0x1f7ff30 .functor XOR 1, L_0x1f812f0, L_0x1f813f0, C4<0>, C4<0>;
L_0x1f7fff0 .functor NAND 1, L_0x1f812f0, L_0x1f813f0, C4<1>, C4<1>;
L_0x1f800f0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f7fe30, C4<0>, C4<0>;
L_0x1f801b0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f7fff0, C4<0>, C4<0>;
v0x1bf0ac0_0 .net "a", 0 0, L_0x1f812f0;  1 drivers
v0x1bf0b80_0 .net "addSubtract", 0 0, L_0x1f7fdc0;  1 drivers
v0x1bef400_0 .net "b", 0 0, L_0x1f813f0;  1 drivers
v0x1bef4a0_0 .net "bOut", 0 0, L_0x1f7f970;  1 drivers
v0x1bf3fa0_0 .net "carryin", 0 0, L_0x1f81490;  1 drivers
v0x1bf4040_0 .net "carryout", 0 0, L_0x1f7fc60;  1 drivers
v0x1bf37e0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1bf2ca0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1bf2d40_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1beb7c0_0 .net "nandOut", 0 0, L_0x1f801b0;  1 drivers
v0x1beb890_0 .net "nandgate", 0 0, L_0x1f7fff0;  1 drivers
v0x1bea100_0 .net "norOut", 0 0, L_0x1f800f0;  1 drivers
v0x1bea1d0_0 .net "norgate", 0 0, L_0x1f7fe30;  1 drivers
v0x1beeca0_0 .net "result", 0 0, L_0x1f810a0;  1 drivers
L_0x7f0fd5053330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1beed70_0 .net "slt", 0 0, L_0x7f0fd5053330;  1 drivers
v0x1bee4e0_0 .net "xorgate", 0 0, L_0x1f7ff30;  1 drivers
S_0x1c04000 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c354d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f7f9e0 .functor AND 1, L_0x1f812f0, L_0x1f7f970, C4<1>, C4<1>;
L_0x1f7faa0 .functor XOR 1, L_0x1f812f0, L_0x1f7f970, C4<0>, C4<0>;
L_0x1f7fba0 .functor AND 1, L_0x1f7faa0, L_0x1f81490, C4<1>, C4<1>;
L_0x1f7fc60 .functor OR 1, L_0x1f7fba0, L_0x1f7f9e0, C4<0>, C4<0>;
L_0x1f7fdc0 .functor XOR 1, L_0x1f7faa0, L_0x1f81490, C4<0>, C4<0>;
v0x1c08ba0_0 .net "G", 0 0, L_0x1f7f9e0;  1 drivers
v0x1c08c80_0 .net "P", 0 0, L_0x1f7faa0;  1 drivers
v0x1c083e0_0 .net "PandCin", 0 0, L_0x1f7fba0;  1 drivers
v0x1c084a0_0 .net "a", 0 0, L_0x1f812f0;  alias, 1 drivers
v0x1c078a0_0 .net "b", 0 0, L_0x1f7f970;  alias, 1 drivers
v0x1c079b0_0 .net "carryin", 0 0, L_0x1f81490;  alias, 1 drivers
v0x1c003c0_0 .net "carryout", 0 0, L_0x1f7fc60;  alias, 1 drivers
v0x1c00480_0 .net "sum", 0 0, L_0x1f7fdc0;  alias, 1 drivers
S_0x1bfed00 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c354d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f802c0 .functor NOT 1, L_0x1f80330, C4<0>, C4<0>, C4<0>;
L_0x1f80420 .functor NOT 1, L_0x1f80490, C4<0>, C4<0>, C4<0>;
L_0x1f80580 .functor NOT 1, L_0x1f805f0, C4<0>, C4<0>, C4<0>;
L_0x1f806e0 .functor AND 1, L_0x1f80580, L_0x1f80420, L_0x1f802c0, L_0x1f7fdc0;
L_0x1f808d0 .functor AND 1, L_0x1f80580, L_0x1f80420, L_0x1f80940, L_0x1f7ff30;
L_0x1f809e0 .functor AND 1, L_0x1f80580, L_0x1f80ae0, L_0x1f802c0, L_0x7f0fd5053330;
L_0x1f80bd0 .functor AND 1, L_0x1f80580, L_0x1f80c40, L_0x1f80d30, L_0x1f801b0;
L_0x1f80e20 .functor AND 1, L_0x1f80fb0, L_0x1f80420, L_0x1f802c0, L_0x1f800f0;
L_0x1f810a0/0/0 .functor OR 1, L_0x1f806e0, L_0x1f808d0, L_0x1f809e0, L_0x1f80bd0;
L_0x1f810a0/0/4 .functor OR 1, L_0x1f80e20, C4<0>, C4<0>, C4<0>;
L_0x1f810a0 .functor OR 1, L_0x1f810a0/0/0, L_0x1f810a0/0/4, C4<0>, C4<0>;
v0x1c030e0_0 .net *"_s1", 0 0, L_0x1f80330;  1 drivers
v0x1c031c0_0 .net *"_s11", 0 0, L_0x1f80c40;  1 drivers
v0x1c025a0_0 .net *"_s13", 0 0, L_0x1f80d30;  1 drivers
v0x1c02680_0 .net *"_s15", 0 0, L_0x1f80fb0;  1 drivers
v0x1bfb0c0_0 .net *"_s3", 0 0, L_0x1f80490;  1 drivers
v0x1bfb1d0_0 .net *"_s5", 0 0, L_0x1f805f0;  1 drivers
v0x1bf9a00_0 .net *"_s7", 0 0, L_0x1f80940;  1 drivers
v0x1bf9ae0_0 .net *"_s9", 0 0, L_0x1f80ae0;  1 drivers
v0x1bfe5a0_0 .net "a0", 0 0, L_0x1f7fdc0;  alias, 1 drivers
v0x1bfdde0_0 .net "a1", 0 0, L_0x1f7ff30;  alias, 1 drivers
v0x1bfde80_0 .net "a2", 0 0, L_0x7f0fd5053330;  alias, 1 drivers
v0x1bfd2a0_0 .net "a3", 0 0, L_0x1f801b0;  alias, 1 drivers
v0x1bfd360_0 .net "a4", 0 0, L_0x1f800f0;  alias, 1 drivers
v0x1bf5dc0_0 .net "addWire", 0 0, L_0x1f806e0;  1 drivers
v0x1bf5e80_0 .net "nandWire", 0 0, L_0x1f80bd0;  1 drivers
v0x1bf4700_0 .net "norWire", 0 0, L_0x1f80e20;  1 drivers
v0x1bf47c0_0 .net "ns0", 0 0, L_0x1f802c0;  1 drivers
v0x1bf93b0_0 .net "ns1", 0 0, L_0x1f80420;  1 drivers
v0x1bfe640_0 .net "ns2", 0 0, L_0x1f80580;  1 drivers
v0x1bf8ae0_0 .net "out", 0 0, L_0x1f810a0;  alias, 1 drivers
v0x1bf8ba0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1bf7fa0_0 .net "sltWire", 0 0, L_0x1f809e0;  1 drivers
v0x1bf8060_0 .net "xorWire", 0 0, L_0x1f808d0;  1 drivers
L_0x1f80330 .part v0x1a12fa0_0, 0, 1;
L_0x1f80490 .part v0x1a12fa0_0, 1, 1;
L_0x1f805f0 .part v0x1a12fa0_0, 2, 1;
L_0x1f80940 .part v0x1a12fa0_0, 0, 1;
L_0x1f80ae0 .part v0x1a12fa0_0, 1, 1;
L_0x1f80c40 .part v0x1a12fa0_0, 1, 1;
L_0x1f80d30 .part v0x1a12fa0_0, 0, 1;
L_0x1f80fb0 .part v0x1a12fa0_0, 2, 1;
S_0x1bed9a0 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1bee630 .param/l "bit" 0 4 127, +C4<0101>;
S_0x1be64c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1bed9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f816c0 .functor XOR 1, L_0x1f83040, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f81ae0 .functor NOR 1, L_0x1f82fa0, L_0x1f83040, C4<0>, C4<0>;
L_0x1f81be0 .functor XOR 1, L_0x1f82fa0, L_0x1f83040, C4<0>, C4<0>;
L_0x1f81ca0 .functor NAND 1, L_0x1f82fa0, L_0x1f83040, C4<1>, C4<1>;
L_0x1f81da0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f81ae0, C4<0>, C4<0>;
L_0x1f81e60 .functor XOR 1, v0x1c8cfb0_0, L_0x1f81ca0, C4<0>, C4<0>;
v0x1bd0200_0 .net "a", 0 0, L_0x1f82fa0;  1 drivers
v0x1bd02f0_0 .net "addSubtract", 0 0, L_0x1f81a70;  1 drivers
v0x1bd4da0_0 .net "b", 0 0, L_0x1f83040;  1 drivers
v0x1bd4e40_0 .net "bOut", 0 0, L_0x1f816c0;  1 drivers
v0x1bd45e0_0 .net "carryin", 0 0, L_0x1f83160;  1 drivers
v0x1bd46d0_0 .net "carryout", 0 0, L_0x1f81910;  1 drivers
v0x1bd3aa0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1bd3b40_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1bcc5c0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1bcaf00_0 .net "nandOut", 0 0, L_0x1f81e60;  1 drivers
v0x1bcafd0_0 .net "nandgate", 0 0, L_0x1f81ca0;  1 drivers
v0x1bcfaa0_0 .net "norOut", 0 0, L_0x1f81da0;  1 drivers
v0x1bcfb70_0 .net "norgate", 0 0, L_0x1f81ae0;  1 drivers
v0x1bcf2e0_0 .net "result", 0 0, L_0x1f82d50;  1 drivers
L_0x7f0fd5053378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bcf3b0_0 .net "slt", 0 0, L_0x7f0fd5053378;  1 drivers
v0x1bce7a0_0 .net "xorgate", 0 0, L_0x1f81be0;  1 drivers
S_0x1be99a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1be64c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f81730 .functor AND 1, L_0x1f82fa0, L_0x1f816c0, C4<1>, C4<1>;
L_0x1f817a0 .functor XOR 1, L_0x1f82fa0, L_0x1f816c0, C4<0>, C4<0>;
L_0x1f818a0 .functor AND 1, L_0x1f817a0, L_0x1f83160, C4<1>, C4<1>;
L_0x1f81910 .functor OR 1, L_0x1f818a0, L_0x1f81730, C4<0>, C4<0>;
L_0x1f81a70 .functor XOR 1, L_0x1f817a0, L_0x1f83160, C4<0>, C4<0>;
v0x1be91e0_0 .net "G", 0 0, L_0x1f81730;  1 drivers
v0x1be92a0_0 .net "P", 0 0, L_0x1f817a0;  1 drivers
v0x1be86a0_0 .net "PandCin", 0 0, L_0x1f818a0;  1 drivers
v0x1be8740_0 .net "a", 0 0, L_0x1f82fa0;  alias, 1 drivers
v0x1be11c0_0 .net "b", 0 0, L_0x1f816c0;  alias, 1 drivers
v0x1be1280_0 .net "carryin", 0 0, L_0x1f83160;  alias, 1 drivers
v0x1bdfb00_0 .net "carryout", 0 0, L_0x1f81910;  alias, 1 drivers
v0x1bdfbc0_0 .net "sum", 0 0, L_0x1f81a70;  alias, 1 drivers
S_0x1be46a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1be64c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f81f70 .functor NOT 1, L_0x1f81fe0, C4<0>, C4<0>, C4<0>;
L_0x1f820d0 .functor NOT 1, L_0x1f82140, C4<0>, C4<0>, C4<0>;
L_0x1f82230 .functor NOT 1, L_0x1f822a0, C4<0>, C4<0>, C4<0>;
L_0x1f82390 .functor AND 1, L_0x1f82230, L_0x1f820d0, L_0x1f81f70, L_0x1f81a70;
L_0x1f82580 .functor AND 1, L_0x1f82230, L_0x1f820d0, L_0x1f825f0, L_0x1f81be0;
L_0x1f82690 .functor AND 1, L_0x1f82230, L_0x1f82790, L_0x1f81f70, L_0x7f0fd5053378;
L_0x1f82880 .functor AND 1, L_0x1f82230, L_0x1f828f0, L_0x1f829e0, L_0x1f81e60;
L_0x1f82ad0 .functor AND 1, L_0x1f82c60, L_0x1f820d0, L_0x1f81f70, L_0x1f81da0;
L_0x1f82d50/0/0 .functor OR 1, L_0x1f82390, L_0x1f82580, L_0x1f82690, L_0x1f82880;
L_0x1f82d50/0/4 .functor OR 1, L_0x1f82ad0, C4<0>, C4<0>, C4<0>;
L_0x1f82d50 .functor OR 1, L_0x1f82d50/0/0, L_0x1f82d50/0/4, C4<0>, C4<0>;
v0x1be3fe0_0 .net *"_s1", 0 0, L_0x1f81fe0;  1 drivers
v0x1be33c0_0 .net *"_s11", 0 0, L_0x1f828f0;  1 drivers
v0x1be34a0_0 .net *"_s13", 0 0, L_0x1f829e0;  1 drivers
v0x1bdbee0_0 .net *"_s15", 0 0, L_0x1f82c60;  1 drivers
v0x1bdbfc0_0 .net *"_s3", 0 0, L_0x1f82140;  1 drivers
v0x1bda890_0 .net *"_s5", 0 0, L_0x1f822a0;  1 drivers
v0x1bdf3a0_0 .net *"_s7", 0 0, L_0x1f825f0;  1 drivers
v0x1bdf480_0 .net *"_s9", 0 0, L_0x1f82790;  1 drivers
v0x1bdebe0_0 .net "a0", 0 0, L_0x1f81a70;  alias, 1 drivers
v0x1bde0a0_0 .net "a1", 0 0, L_0x1f81be0;  alias, 1 drivers
v0x1bde140_0 .net "a2", 0 0, L_0x7f0fd5053378;  alias, 1 drivers
v0x1bd6bc0_0 .net "a3", 0 0, L_0x1f81e60;  alias, 1 drivers
v0x1bd6c80_0 .net "a4", 0 0, L_0x1f81da0;  alias, 1 drivers
v0x1bd5500_0 .net "addWire", 0 0, L_0x1f82390;  1 drivers
v0x1bd55c0_0 .net "nandWire", 0 0, L_0x1f82880;  1 drivers
v0x1bda0a0_0 .net "norWire", 0 0, L_0x1f82ad0;  1 drivers
v0x1bda160_0 .net "ns0", 0 0, L_0x1f81f70;  1 drivers
v0x1bd99f0_0 .net "ns1", 0 0, L_0x1f820d0;  1 drivers
v0x1bdec80_0 .net "ns2", 0 0, L_0x1f82230;  1 drivers
v0x1bd8da0_0 .net "out", 0 0, L_0x1f82d50;  alias, 1 drivers
v0x1bd8e60_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1bd18c0_0 .net "sltWire", 0 0, L_0x1f82690;  1 drivers
v0x1bd1980_0 .net "xorWire", 0 0, L_0x1f82580;  1 drivers
L_0x1f81fe0 .part v0x1a12fa0_0, 0, 1;
L_0x1f82140 .part v0x1a12fa0_0, 1, 1;
L_0x1f822a0 .part v0x1a12fa0_0, 2, 1;
L_0x1f825f0 .part v0x1a12fa0_0, 0, 1;
L_0x1f82790 .part v0x1a12fa0_0, 1, 1;
L_0x1f828f0 .part v0x1a12fa0_0, 1, 1;
L_0x1f829e0 .part v0x1a12fa0_0, 0, 1;
L_0x1f82c60 .part v0x1a12fa0_0, 2, 1;
S_0x1bc72c0 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1bd3be0 .param/l "bit" 0 4 127, +C4<0110>;
S_0x1bc5c00 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1bc72c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f81650 .functor XOR 1, L_0x1f84c10, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f835a0 .functor NOR 1, L_0x1f84a60, L_0x1f84c10, C4<0>, C4<0>;
L_0x1f836a0 .functor XOR 1, L_0x1f84a60, L_0x1f84c10, C4<0>, C4<0>;
L_0x1f83760 .functor NAND 1, L_0x1f84a60, L_0x1f84c10, C4<1>, C4<1>;
L_0x1f83860 .functor XOR 1, v0x1c8cfb0_0, L_0x1f835a0, C4<0>, C4<0>;
L_0x1f83920 .functor XOR 1, v0x1c8cfb0_0, L_0x1f83760, C4<0>, C4<0>;
v0x1bb53e0_0 .net "a", 0 0, L_0x1f84a60;  1 drivers
v0x1bb54b0_0 .net "addSubtract", 0 0, L_0x1f83530;  1 drivers
v0x1bb48a0_0 .net "b", 0 0, L_0x1f84c10;  1 drivers
v0x1bb4940_0 .net "bOut", 0 0, L_0x1f81650;  1 drivers
v0x1bad3c0_0 .net "carryin", 0 0, L_0x1f84dc0;  1 drivers
v0x1bad460_0 .net "carryout", 0 0, L_0x1f83470;  1 drivers
v0x1babd00_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1babda0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1bb09b0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d3f1f0_0 .net "nandOut", 0 0, L_0x1f83920;  1 drivers
v0x1bb00e0_0 .net "nandgate", 0 0, L_0x1f83760;  1 drivers
v0x1bb0180_0 .net "norOut", 0 0, L_0x1f83860;  1 drivers
v0x1baf5a0_0 .net "norgate", 0 0, L_0x1f835a0;  1 drivers
v0x1baf640_0 .net "result", 0 0, L_0x1f84810;  1 drivers
L_0x7f0fd50533c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ba80c0_0 .net "slt", 0 0, L_0x7f0fd50533c0;  1 drivers
v0x1ba8190_0 .net "xorgate", 0 0, L_0x1f836a0;  1 drivers
S_0x1bc9fe0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1bc5c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f83290 .functor AND 1, L_0x1f84a60, L_0x1f81650, C4<1>, C4<1>;
L_0x1f83300 .functor XOR 1, L_0x1f84a60, L_0x1f81650, C4<0>, C4<0>;
L_0x1f83400 .functor AND 1, L_0x1f83300, L_0x1f84dc0, C4<1>, C4<1>;
L_0x1f83470 .functor OR 1, L_0x1f83400, L_0x1f83290, C4<0>, C4<0>;
L_0x1f83530 .functor XOR 1, L_0x1f83300, L_0x1f84dc0, C4<0>, C4<0>;
v0x1bc9590_0 .net "G", 0 0, L_0x1f83290;  1 drivers
v0x1bc1fc0_0 .net "P", 0 0, L_0x1f83300;  1 drivers
v0x1bc2080_0 .net "PandCin", 0 0, L_0x1f83400;  1 drivers
v0x1bc0900_0 .net "a", 0 0, L_0x1f84a60;  alias, 1 drivers
v0x1bc09c0_0 .net "b", 0 0, L_0x1f81650;  alias, 1 drivers
v0x1bc54a0_0 .net "carryin", 0 0, L_0x1f84dc0;  alias, 1 drivers
v0x1bc5560_0 .net "carryout", 0 0, L_0x1f83470;  alias, 1 drivers
v0x1bc4ce0_0 .net "sum", 0 0, L_0x1f83530;  alias, 1 drivers
S_0x1bc41a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1bc5c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f83a30 .functor NOT 1, L_0x1f83aa0, C4<0>, C4<0>, C4<0>;
L_0x1f83b90 .functor NOT 1, L_0x1f83c00, C4<0>, C4<0>, C4<0>;
L_0x1f83cf0 .functor NOT 1, L_0x1f83d60, C4<0>, C4<0>, C4<0>;
L_0x1f83e50 .functor AND 1, L_0x1f83cf0, L_0x1f83b90, L_0x1f83a30, L_0x1f83530;
L_0x1f84040 .functor AND 1, L_0x1f83cf0, L_0x1f83b90, L_0x1f840b0, L_0x1f836a0;
L_0x1f84150 .functor AND 1, L_0x1f83cf0, L_0x1f84250, L_0x1f83a30, L_0x7f0fd50533c0;
L_0x1f84340 .functor AND 1, L_0x1f83cf0, L_0x1f843b0, L_0x1f844a0, L_0x1f83920;
L_0x1f84590 .functor AND 1, L_0x1f84720, L_0x1f83b90, L_0x1f83a30, L_0x1f83860;
L_0x1f84810/0/0 .functor OR 1, L_0x1f83e50, L_0x1f84040, L_0x1f84150, L_0x1f84340;
L_0x1f84810/0/4 .functor OR 1, L_0x1f84590, C4<0>, C4<0>, C4<0>;
L_0x1f84810 .functor OR 1, L_0x1f84810/0/0, L_0x1f84810/0/4, C4<0>, C4<0>;
v0x1bbcd70_0 .net *"_s1", 0 0, L_0x1f83aa0;  1 drivers
v0x1bbb600_0 .net *"_s11", 0 0, L_0x1f843b0;  1 drivers
v0x1bbb6e0_0 .net *"_s13", 0 0, L_0x1f844a0;  1 drivers
v0x1bc01a0_0 .net *"_s15", 0 0, L_0x1f84720;  1 drivers
v0x1bc0280_0 .net *"_s3", 0 0, L_0x1f83c00;  1 drivers
v0x1bbfa70_0 .net *"_s5", 0 0, L_0x1f83d60;  1 drivers
v0x1bbeea0_0 .net *"_s7", 0 0, L_0x1f840b0;  1 drivers
v0x1bbef80_0 .net *"_s9", 0 0, L_0x1f84250;  1 drivers
v0x1bb79c0_0 .net "a0", 0 0, L_0x1f83530;  alias, 1 drivers
v0x1bb6300_0 .net "a1", 0 0, L_0x1f836a0;  alias, 1 drivers
v0x1bb63a0_0 .net "a2", 0 0, L_0x7f0fd50533c0;  alias, 1 drivers
v0x1bbaea0_0 .net "a3", 0 0, L_0x1f83920;  alias, 1 drivers
v0x1bbaf60_0 .net "a4", 0 0, L_0x1f83860;  alias, 1 drivers
v0x1bba6e0_0 .net "addWire", 0 0, L_0x1f83e50;  1 drivers
v0x1bba7a0_0 .net "nandWire", 0 0, L_0x1f84340;  1 drivers
v0x1bb9ba0_0 .net "norWire", 0 0, L_0x1f84590;  1 drivers
v0x1bb9c60_0 .net "ns0", 0 0, L_0x1f83a30;  1 drivers
v0x1bb27d0_0 .net "ns1", 0 0, L_0x1f83b90;  1 drivers
v0x1bb7a60_0 .net "ns2", 0 0, L_0x1f83cf0;  1 drivers
v0x1bb1000_0 .net "out", 0 0, L_0x1f84810;  alias, 1 drivers
v0x1bb10c0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1bb5ba0_0 .net "sltWire", 0 0, L_0x1f84150;  1 drivers
v0x1bb5c60_0 .net "xorWire", 0 0, L_0x1f84040;  1 drivers
L_0x1f83aa0 .part v0x1a12fa0_0, 0, 1;
L_0x1f83c00 .part v0x1a12fa0_0, 1, 1;
L_0x1f83d60 .part v0x1a12fa0_0, 2, 1;
L_0x1f840b0 .part v0x1a12fa0_0, 0, 1;
L_0x1f84250 .part v0x1a12fa0_0, 1, 1;
L_0x1f843b0 .part v0x1a12fa0_0, 1, 1;
L_0x1f844a0 .part v0x1a12fa0_0, 0, 1;
L_0x1f84720 .part v0x1a12fa0_0, 2, 1;
S_0x1ba6a00 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1bb9d00 .param/l "bit" 0 4 127, +C4<0111>;
S_0x1bab5a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ba6a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f7d9d0 .functor XOR 1, L_0x1f86900, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f853a0 .functor NOR 1, L_0x1f86860, L_0x1f86900, C4<0>, C4<0>;
L_0x1f854a0 .functor XOR 1, L_0x1f86860, L_0x1f86900, C4<0>, C4<0>;
L_0x1f85560 .functor NAND 1, L_0x1f86860, L_0x1f86900, C4<1>, C4<1>;
L_0x1f85660 .functor XOR 1, v0x1c8cfb0_0, L_0x1f853a0, C4<0>, C4<0>;
L_0x1f85720 .functor XOR 1, v0x1c8cfb0_0, L_0x1f85560, C4<0>, C4<0>;
v0x1b956a0_0 .net "a", 0 0, L_0x1f86860;  1 drivers
v0x1b95790_0 .net "addSubtract", 0 0, L_0x1f85330;  1 drivers
v0x1b8e1c0_0 .net "b", 0 0, L_0x1f86900;  1 drivers
v0x1b8e260_0 .net "bOut", 0 0, L_0x1f7d9d0;  1 drivers
v0x1b8cb00_0 .net "carryin", 0 0, L_0x1f84e60;  1 drivers
v0x1b8cbf0_0 .net "carryout", 0 0, L_0x1f851d0;  1 drivers
v0x1b916a0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1b91740_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1b90ee0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b90f80_0 .net "nandOut", 0 0, L_0x1f85720;  1 drivers
v0x1b903a0_0 .net "nandgate", 0 0, L_0x1f85560;  1 drivers
v0x1b90440_0 .net "norOut", 0 0, L_0x1f85660;  1 drivers
v0x1b88ec0_0 .net "norgate", 0 0, L_0x1f853a0;  1 drivers
v0x1b88f60_0 .net "result", 0 0, L_0x1f86610;  1 drivers
L_0x7f0fd5053408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b87800_0 .net "slt", 0 0, L_0x7f0fd5053408;  1 drivers
v0x1b878d0_0 .net "xorgate", 0 0, L_0x1f854a0;  1 drivers
S_0x1baa2a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1bab5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f84f50 .functor AND 1, L_0x1f86860, L_0x1f7d9d0, C4<1>, C4<1>;
L_0x1f85010 .functor XOR 1, L_0x1f86860, L_0x1f7d9d0, C4<0>, C4<0>;
L_0x1f85110 .functor AND 1, L_0x1f85010, L_0x1f84e60, C4<1>, C4<1>;
L_0x1f851d0 .functor OR 1, L_0x1f85110, L_0x1f84f50, C4<0>, C4<0>;
L_0x1f85330 .functor XOR 1, L_0x1f85010, L_0x1f84e60, C4<0>, C4<0>;
v0x1ba2e40_0 .net "G", 0 0, L_0x1f84f50;  1 drivers
v0x1ba1700_0 .net "P", 0 0, L_0x1f85010;  1 drivers
v0x1ba17c0_0 .net "PandCin", 0 0, L_0x1f85110;  1 drivers
v0x1ba62a0_0 .net "a", 0 0, L_0x1f86860;  alias, 1 drivers
v0x1ba6360_0 .net "b", 0 0, L_0x1f7d9d0;  alias, 1 drivers
v0x1ba5ae0_0 .net "carryin", 0 0, L_0x1f84e60;  alias, 1 drivers
v0x1ba5ba0_0 .net "carryout", 0 0, L_0x1f851d0;  alias, 1 drivers
v0x1ba4fa0_0 .net "sum", 0 0, L_0x1f85330;  alias, 1 drivers
S_0x1b9dac0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1bab5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f85830 .functor NOT 1, L_0x1f858a0, C4<0>, C4<0>, C4<0>;
L_0x1f85990 .functor NOT 1, L_0x1f85a00, C4<0>, C4<0>, C4<0>;
L_0x1f85af0 .functor NOT 1, L_0x1f85b60, C4<0>, C4<0>, C4<0>;
L_0x1f85c50 .functor AND 1, L_0x1f85af0, L_0x1f85990, L_0x1f85830, L_0x1f85330;
L_0x1f85e40 .functor AND 1, L_0x1f85af0, L_0x1f85990, L_0x1f85eb0, L_0x1f854a0;
L_0x1f85f50 .functor AND 1, L_0x1f85af0, L_0x1f86050, L_0x1f85830, L_0x7f0fd5053408;
L_0x1f86140 .functor AND 1, L_0x1f85af0, L_0x1f861b0, L_0x1f862a0, L_0x1f85720;
L_0x1f86390 .functor AND 1, L_0x1f86520, L_0x1f85990, L_0x1f85830, L_0x1f85660;
L_0x1f86610/0/0 .functor OR 1, L_0x1f85c50, L_0x1f85e40, L_0x1f85f50, L_0x1f86140;
L_0x1f86610/0/4 .functor OR 1, L_0x1f86390, C4<0>, C4<0>, C4<0>;
L_0x1f86610 .functor OR 1, L_0x1f86610/0/0, L_0x1f86610/0/4, C4<0>, C4<0>;
v0x1b9c4b0_0 .net *"_s1", 0 0, L_0x1f858a0;  1 drivers
v0x1ba0fa0_0 .net *"_s11", 0 0, L_0x1f861b0;  1 drivers
v0x1ba1080_0 .net *"_s13", 0 0, L_0x1f862a0;  1 drivers
v0x1ba07e0_0 .net *"_s15", 0 0, L_0x1f86520;  1 drivers
v0x1ba08c0_0 .net *"_s3", 0 0, L_0x1f85a00;  1 drivers
v0x1b9fca0_0 .net *"_s5", 0 0, L_0x1f85b60;  1 drivers
v0x1b9fd80_0 .net *"_s7", 0 0, L_0x1f85eb0;  1 drivers
v0x1b987c0_0 .net *"_s9", 0 0, L_0x1f86050;  1 drivers
v0x1b988a0_0 .net "a0", 0 0, L_0x1f85330;  alias, 1 drivers
v0x1b97190_0 .net "a1", 0 0, L_0x1f854a0;  alias, 1 drivers
v0x1b9bca0_0 .net "a2", 0 0, L_0x7f0fd5053408;  alias, 1 drivers
v0x1b9bd60_0 .net "a3", 0 0, L_0x1f85720;  alias, 1 drivers
v0x1b9b4e0_0 .net "a4", 0 0, L_0x1f85660;  alias, 1 drivers
v0x1b9b5a0_0 .net "addWire", 0 0, L_0x1f85c50;  1 drivers
v0x1b9a9a0_0 .net "nandWire", 0 0, L_0x1f86140;  1 drivers
v0x1b9aa60_0 .net "norWire", 0 0, L_0x1f86390;  1 drivers
v0x1b934c0_0 .net "ns0", 0 0, L_0x1f85830;  1 drivers
v0x1b91e00_0 .net "ns1", 0 0, L_0x1f85990;  1 drivers
v0x1b91ec0_0 .net "ns2", 0 0, L_0x1f85af0;  1 drivers
v0x1b969a0_0 .net "out", 0 0, L_0x1f86610;  alias, 1 drivers
v0x1b96a60_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b961e0_0 .net "sltWire", 0 0, L_0x1f85f50;  1 drivers
v0x1b962a0_0 .net "xorWire", 0 0, L_0x1f85e40;  1 drivers
L_0x1f858a0 .part v0x1a12fa0_0, 0, 1;
L_0x1f85a00 .part v0x1a12fa0_0, 1, 1;
L_0x1f85b60 .part v0x1a12fa0_0, 2, 1;
L_0x1f85eb0 .part v0x1a12fa0_0, 0, 1;
L_0x1f86050 .part v0x1a12fa0_0, 1, 1;
L_0x1f861b0 .part v0x1a12fa0_0, 1, 1;
L_0x1f862a0 .part v0x1a12fa0_0, 0, 1;
L_0x1f86520 .part v0x1a12fa0_0, 2, 1;
S_0x1b8c3a0 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1b917e0 .param/l "bit" 0 4 127, +C4<01000>;
S_0x1b8bbe0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1b8c3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f86ae0 .functor XOR 1, L_0x1f869a0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f86fa0 .functor NOR 1, L_0x1e533f0, L_0x1f869a0, C4<0>, C4<0>;
L_0x1f870a0 .functor XOR 1, L_0x1e533f0, L_0x1f869a0, C4<0>, C4<0>;
L_0x1f87160 .functor NAND 1, L_0x1e533f0, L_0x1f869a0, C4<1>, C4<1>;
L_0x1f87260 .functor XOR 1, v0x1c8cfb0_0, L_0x1f86fa0, C4<0>, C4<0>;
L_0x1f87320 .functor XOR 1, v0x1c8cfb0_0, L_0x1f87160, C4<0>, C4<0>;
v0x1b6efc0_0 .net "a", 0 0, L_0x1e533f0;  1 drivers
v0x1b6f090_0 .net "addSubtract", 0 0, L_0x1f86f30;  1 drivers
v0x1b6d900_0 .net "b", 0 0, L_0x1f869a0;  1 drivers
v0x1b6d9a0_0 .net "bOut", 0 0, L_0x1f86ae0;  1 drivers
v0x1b724a0_0 .net "carryin", 0 0, L_0x1e53550;  1 drivers
v0x1b72540_0 .net "carryout", 0 0, L_0x1f86dd0;  1 drivers
v0x1b71ce0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1b71d80_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1b711a0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1c10250_0 .net "nandOut", 0 0, L_0x1f87320;  1 drivers
v0x1c10320_0 .net "nandgate", 0 0, L_0x1f87160;  1 drivers
v0x1c0eb90_0 .net "norOut", 0 0, L_0x1f87260;  1 drivers
v0x1c0ec60_0 .net "norgate", 0 0, L_0x1f86fa0;  1 drivers
v0x1c13910_0 .net "result", 0 0, L_0x1e531a0;  1 drivers
L_0x7f0fd5053450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c139e0_0 .net "slt", 0 0, L_0x7f0fd5053450;  1 drivers
v0x1c13150_0 .net "xorgate", 0 0, L_0x1f870a0;  1 drivers
S_0x1b83bc0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1b8bbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f86b50 .functor AND 1, L_0x1e533f0, L_0x1f86ae0, C4<1>, C4<1>;
L_0x1f86c10 .functor XOR 1, L_0x1e533f0, L_0x1f86ae0, C4<0>, C4<0>;
L_0x1f86d10 .functor AND 1, L_0x1f86c10, L_0x1e53550, C4<1>, C4<1>;
L_0x1f86dd0 .functor OR 1, L_0x1f86d10, L_0x1f86b50, C4<0>, C4<0>;
L_0x1f86f30 .functor XOR 1, L_0x1f86c10, L_0x1e53550, C4<0>, C4<0>;
v0x1b825f0_0 .net "G", 0 0, L_0x1f86b50;  1 drivers
v0x1b870a0_0 .net "P", 0 0, L_0x1f86c10;  1 drivers
v0x1b87160_0 .net "PandCin", 0 0, L_0x1f86d10;  1 drivers
v0x1b868e0_0 .net "a", 0 0, L_0x1e533f0;  alias, 1 drivers
v0x1b869a0_0 .net "b", 0 0, L_0x1f86ae0;  alias, 1 drivers
v0x1b85da0_0 .net "carryin", 0 0, L_0x1e53550;  alias, 1 drivers
v0x1b85e60_0 .net "carryout", 0 0, L_0x1f86dd0;  alias, 1 drivers
v0x1b7e8c0_0 .net "sum", 0 0, L_0x1f86f30;  alias, 1 drivers
S_0x1b7d200 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1b8bbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f87430 .functor NOT 1, L_0x1f874a0, C4<0>, C4<0>, C4<0>;
L_0x1f87590 .functor NOT 1, L_0x1f87600, C4<0>, C4<0>, C4<0>;
L_0x1f876f0 .functor NOT 1, L_0x1f87760, C4<0>, C4<0>, C4<0>;
L_0x1f87850 .functor AND 1, L_0x1f876f0, L_0x1f87590, L_0x1f87430, L_0x1f86f30;
L_0x1f87a40 .functor AND 1, L_0x1f876f0, L_0x1f87590, L_0x1f87ab0, L_0x1f870a0;
L_0x1f87b50 .functor AND 1, L_0x1f876f0, L_0x1f87c50, L_0x1f87430, L_0x7f0fd5053450;
L_0x1f87d40 .functor AND 1, L_0x1f876f0, L_0x1f87db0, L_0x1f87ee0, L_0x1f87320;
L_0x1f830e0 .functor AND 1, L_0x1e530b0, L_0x1f87590, L_0x1f87430, L_0x1f87260;
L_0x1e531a0/0/0 .functor OR 1, L_0x1f87850, L_0x1f87a40, L_0x1f87b50, L_0x1f87d40;
L_0x1e531a0/0/4 .functor OR 1, L_0x1f830e0, C4<0>, C4<0>, C4<0>;
L_0x1e531a0 .functor OR 1, L_0x1e531a0/0/0, L_0x1e531a0/0/4, C4<0>, C4<0>;
v0x1b81e50_0 .net *"_s1", 0 0, L_0x1f874a0;  1 drivers
v0x1b815e0_0 .net *"_s11", 0 0, L_0x1f87db0;  1 drivers
v0x1b816c0_0 .net *"_s13", 0 0, L_0x1f87ee0;  1 drivers
v0x1b80aa0_0 .net *"_s15", 0 0, L_0x1e530b0;  1 drivers
v0x1b80b80_0 .net *"_s3", 0 0, L_0x1f87600;  1 drivers
v0x1b79650_0 .net *"_s5", 0 0, L_0x1f87760;  1 drivers
v0x1b77f00_0 .net *"_s7", 0 0, L_0x1f87ab0;  1 drivers
v0x1b77fe0_0 .net *"_s9", 0 0, L_0x1f87c50;  1 drivers
v0x1b7caa0_0 .net "a0", 0 0, L_0x1f86f30;  alias, 1 drivers
v0x1b7c2e0_0 .net "a1", 0 0, L_0x1f870a0;  alias, 1 drivers
v0x1b7c380_0 .net "a2", 0 0, L_0x7f0fd5053450;  alias, 1 drivers
v0x1b7b7a0_0 .net "a3", 0 0, L_0x1f87320;  alias, 1 drivers
v0x1b7b860_0 .net "a4", 0 0, L_0x1f87260;  alias, 1 drivers
v0x1b742c0_0 .net "addWire", 0 0, L_0x1f87850;  1 drivers
v0x1b74380_0 .net "nandWire", 0 0, L_0x1f87d40;  1 drivers
v0x1b72c00_0 .net "norWire", 0 0, L_0x1f830e0;  1 drivers
v0x1b72cc0_0 .net "ns0", 0 0, L_0x1f87430;  1 drivers
v0x1b778b0_0 .net "ns1", 0 0, L_0x1f87590;  1 drivers
v0x1b7cb40_0 .net "ns2", 0 0, L_0x1f876f0;  1 drivers
v0x1b76fe0_0 .net "out", 0 0, L_0x1e531a0;  alias, 1 drivers
v0x1b770a0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b764a0_0 .net "sltWire", 0 0, L_0x1f87b50;  1 drivers
v0x1b76560_0 .net "xorWire", 0 0, L_0x1f87a40;  1 drivers
L_0x1f874a0 .part v0x1a12fa0_0, 0, 1;
L_0x1f87600 .part v0x1a12fa0_0, 1, 1;
L_0x1f87760 .part v0x1a12fa0_0, 2, 1;
L_0x1f87ab0 .part v0x1a12fa0_0, 0, 1;
L_0x1f87c50 .part v0x1a12fa0_0, 1, 1;
L_0x1f87db0 .part v0x1a12fa0_0, 1, 1;
L_0x1f87ee0 .part v0x1a12fa0_0, 0, 1;
L_0x1e530b0 .part v0x1a12fa0_0, 2, 1;
S_0x1c12610 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1b72d60 .param/l "bit" 0 4 127, +C4<01001>;
S_0x1c0b130 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c12610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f815c0 .functor XOR 1, L_0x1f8a990, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f893f0 .functor NOR 1, L_0x1f8a8f0, L_0x1f8a990, C4<0>, C4<0>;
L_0x1f894f0 .functor XOR 1, L_0x1f8a8f0, L_0x1f8a990, C4<0>, C4<0>;
L_0x1f895b0 .functor NAND 1, L_0x1f8a8f0, L_0x1f8a990, C4<1>, C4<1>;
L_0x1f896b0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f893f0, C4<0>, C4<0>;
L_0x1f89770 .functor XOR 1, v0x1c8cfb0_0, L_0x1f895b0, C4<0>, C4<0>;
v0x1b4b670_0 .net "a", 0 0, L_0x1f8a8f0;  1 drivers
v0x1b4b740_0 .net "addSubtract", 0 0, L_0x1f89380;  1 drivers
v0x1b50210_0 .net "b", 0 0, L_0x1f8a990;  1 drivers
v0x1b502b0_0 .net "bOut", 0 0, L_0x1f815c0;  1 drivers
v0x1b4fa50_0 .net "carryin", 0 0, L_0x1f88fe0;  1 drivers
v0x1b4faf0_0 .net "carryout", 0 0, L_0x1f89220;  1 drivers
v0x1b4ef10_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1b4efb0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1b47a30_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b46370_0 .net "nandOut", 0 0, L_0x1f89770;  1 drivers
v0x1b46440_0 .net "nandgate", 0 0, L_0x1f895b0;  1 drivers
v0x1b4af10_0 .net "norOut", 0 0, L_0x1f896b0;  1 drivers
v0x1b4afe0_0 .net "norgate", 0 0, L_0x1f893f0;  1 drivers
v0x1b4a750_0 .net "result", 0 0, L_0x1f8a6a0;  1 drivers
L_0x7f0fd5053498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b4a820_0 .net "slt", 0 0, L_0x7f0fd5053498;  1 drivers
v0x1b49c10_0 .net "xorgate", 0 0, L_0x1f894f0;  1 drivers
S_0x1c0e610 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c0b130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e53490 .functor AND 1, L_0x1f8a8f0, L_0x1f815c0, C4<1>, C4<1>;
L_0x1f890b0 .functor XOR 1, L_0x1f8a8f0, L_0x1f815c0, C4<0>, C4<0>;
L_0x1f891b0 .functor AND 1, L_0x1f890b0, L_0x1f88fe0, C4<1>, C4<1>;
L_0x1f89220 .functor OR 1, L_0x1f891b0, L_0x1e53490, C4<0>, C4<0>;
L_0x1f89380 .functor XOR 1, L_0x1f890b0, L_0x1f88fe0, C4<0>, C4<0>;
v0x1c0de50_0 .net "G", 0 0, L_0x1e53490;  1 drivers
v0x1c0df10_0 .net "P", 0 0, L_0x1f890b0;  1 drivers
v0x1c0d310_0 .net "PandCin", 0 0, L_0x1f891b0;  1 drivers
v0x1c0d3b0_0 .net "a", 0 0, L_0x1f8a8f0;  alias, 1 drivers
v0x1b5c630_0 .net "b", 0 0, L_0x1f815c0;  alias, 1 drivers
v0x1b5c6f0_0 .net "carryin", 0 0, L_0x1f88fe0;  alias, 1 drivers
v0x1b5af70_0 .net "carryout", 0 0, L_0x1f89220;  alias, 1 drivers
v0x1b5b030_0 .net "sum", 0 0, L_0x1f89380;  alias, 1 drivers
S_0x1b5fb10 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c0b130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f89880 .functor NOT 1, L_0x1f898f0, C4<0>, C4<0>, C4<0>;
L_0x1f899e0 .functor NOT 1, L_0x1f89a50, C4<0>, C4<0>, C4<0>;
L_0x1f89b40 .functor NOT 1, L_0x1f89bb0, C4<0>, C4<0>, C4<0>;
L_0x1f89ca0 .functor AND 1, L_0x1f89b40, L_0x1f899e0, L_0x1f89880, L_0x1f89380;
L_0x1f89e90 .functor AND 1, L_0x1f89b40, L_0x1f899e0, L_0x1f89f00, L_0x1f894f0;
L_0x1f89fa0 .functor AND 1, L_0x1f89b40, L_0x1f8a0a0, L_0x1f89880, L_0x7f0fd5053498;
L_0x1f8a190 .functor AND 1, L_0x1f89b40, L_0x1f8a200, L_0x1f8a330, L_0x1f89770;
L_0x1f8a420 .functor AND 1, L_0x1f8a5b0, L_0x1f899e0, L_0x1f89880, L_0x1f896b0;
L_0x1f8a6a0/0/0 .functor OR 1, L_0x1f89ca0, L_0x1f89e90, L_0x1f89fa0, L_0x1f8a190;
L_0x1f8a6a0/0/4 .functor OR 1, L_0x1f8a420, C4<0>, C4<0>, C4<0>;
L_0x1f8a6a0 .functor OR 1, L_0x1f8a6a0/0/0, L_0x1f8a6a0/0/4, C4<0>, C4<0>;
v0x1b5f400_0 .net *"_s1", 0 0, L_0x1f898f0;  1 drivers
v0x1b5e810_0 .net *"_s11", 0 0, L_0x1f8a200;  1 drivers
v0x1b5e8f0_0 .net *"_s13", 0 0, L_0x1f8a330;  1 drivers
v0x1b57330_0 .net *"_s15", 0 0, L_0x1f8a5b0;  1 drivers
v0x1b57410_0 .net *"_s3", 0 0, L_0x1f89a50;  1 drivers
v0x1b55d00_0 .net *"_s5", 0 0, L_0x1f89bb0;  1 drivers
v0x1b5a810_0 .net *"_s7", 0 0, L_0x1f89f00;  1 drivers
v0x1b5a8f0_0 .net *"_s9", 0 0, L_0x1f8a0a0;  1 drivers
v0x1b5a050_0 .net "a0", 0 0, L_0x1f89380;  alias, 1 drivers
v0x1b59510_0 .net "a1", 0 0, L_0x1f894f0;  alias, 1 drivers
v0x1b595b0_0 .net "a2", 0 0, L_0x7f0fd5053498;  alias, 1 drivers
v0x1b52030_0 .net "a3", 0 0, L_0x1f89770;  alias, 1 drivers
v0x1b520f0_0 .net "a4", 0 0, L_0x1f896b0;  alias, 1 drivers
v0x1b50970_0 .net "addWire", 0 0, L_0x1f89ca0;  1 drivers
v0x1b50a30_0 .net "nandWire", 0 0, L_0x1f8a190;  1 drivers
v0x1b55510_0 .net "norWire", 0 0, L_0x1f8a420;  1 drivers
v0x1b555d0_0 .net "ns0", 0 0, L_0x1f89880;  1 drivers
v0x1b54e60_0 .net "ns1", 0 0, L_0x1f899e0;  1 drivers
v0x1b5a0f0_0 .net "ns2", 0 0, L_0x1f89b40;  1 drivers
v0x1b54210_0 .net "out", 0 0, L_0x1f8a6a0;  alias, 1 drivers
v0x1b542d0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b4cd30_0 .net "sltWire", 0 0, L_0x1f89fa0;  1 drivers
v0x1b4cdf0_0 .net "xorWire", 0 0, L_0x1f89e90;  1 drivers
L_0x1f898f0 .part v0x1a12fa0_0, 0, 1;
L_0x1f89a50 .part v0x1a12fa0_0, 1, 1;
L_0x1f89bb0 .part v0x1a12fa0_0, 2, 1;
L_0x1f89f00 .part v0x1a12fa0_0, 0, 1;
L_0x1f8a0a0 .part v0x1a12fa0_0, 1, 1;
L_0x1f8a200 .part v0x1a12fa0_0, 1, 1;
L_0x1f8a330 .part v0x1a12fa0_0, 0, 1;
L_0x1f8a5b0 .part v0x1a12fa0_0, 2, 1;
S_0x1b42730 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1b55670 .param/l "bit" 0 4 127, +C4<01010>;
S_0x1b41070 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1b42730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f7bef0 .functor XOR 1, L_0x1f8aa30, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f8b150 .functor NOR 1, L_0x1f8c650, L_0x1f8aa30, C4<0>, C4<0>;
L_0x1f8b250 .functor XOR 1, L_0x1f8c650, L_0x1f8aa30, C4<0>, C4<0>;
L_0x1f8b310 .functor NAND 1, L_0x1f8c650, L_0x1f8aa30, C4<1>, C4<1>;
L_0x1f8b410 .functor XOR 1, v0x1c8cfb0_0, L_0x1f8b150, C4<0>, C4<0>;
L_0x1f8b4d0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f8b310, C4<0>, C4<0>;
v0x1b31010_0 .net "a", 0 0, L_0x1f8c650;  1 drivers
v0x1b310e0_0 .net "addSubtract", 0 0, L_0x1f8b0e0;  1 drivers
v0x1b30850_0 .net "b", 0 0, L_0x1f8aa30;  1 drivers
v0x1b308f0_0 .net "bOut", 0 0, L_0x1f7bef0;  1 drivers
v0x1b2fd10_0 .net "carryin", 0 0, L_0x1f8c7e0;  1 drivers
v0x1b2fdb0_0 .net "carryout", 0 0, L_0x1f8af80;  1 drivers
v0x1b28830_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1b288d0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1b27170_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b2bd10_0 .net "nandOut", 0 0, L_0x1f8b4d0;  1 drivers
v0x1b2bde0_0 .net "nandgate", 0 0, L_0x1f8b310;  1 drivers
v0x1b2b550_0 .net "norOut", 0 0, L_0x1f8b410;  1 drivers
v0x1b2b620_0 .net "norgate", 0 0, L_0x1f8b150;  1 drivers
v0x1b2aa10_0 .net "result", 0 0, L_0x1f8c400;  1 drivers
L_0x7f0fd50534e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b2aae0_0 .net "slt", 0 0, L_0x7f0fd50534e0;  1 drivers
v0x1b23530_0 .net "xorgate", 0 0, L_0x1f8b250;  1 drivers
S_0x1b45450 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1b41070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8ad00 .functor AND 1, L_0x1f8c650, L_0x1f7bef0, C4<1>, C4<1>;
L_0x1f8adc0 .functor XOR 1, L_0x1f8c650, L_0x1f7bef0, C4<0>, C4<0>;
L_0x1f8aec0 .functor AND 1, L_0x1f8adc0, L_0x1f8c7e0, C4<1>, C4<1>;
L_0x1f8af80 .functor OR 1, L_0x1f8aec0, L_0x1f8ad00, C4<0>, C4<0>;
L_0x1f8b0e0 .functor XOR 1, L_0x1f8adc0, L_0x1f8c7e0, C4<0>, C4<0>;
v0x1b44910_0 .net "G", 0 0, L_0x1f8ad00;  1 drivers
v0x1b449d0_0 .net "P", 0 0, L_0x1f8adc0;  1 drivers
v0x1b3d430_0 .net "PandCin", 0 0, L_0x1f8aec0;  1 drivers
v0x1b3d4d0_0 .net "a", 0 0, L_0x1f8c650;  alias, 1 drivers
v0x1b3bd70_0 .net "b", 0 0, L_0x1f7bef0;  alias, 1 drivers
v0x1b3be30_0 .net "carryin", 0 0, L_0x1f8c7e0;  alias, 1 drivers
v0x1b40910_0 .net "carryout", 0 0, L_0x1f8af80;  alias, 1 drivers
v0x1b409d0_0 .net "sum", 0 0, L_0x1f8b0e0;  alias, 1 drivers
S_0x1b40150 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1b41070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f8b5e0 .functor NOT 1, L_0x1f8b650, C4<0>, C4<0>, C4<0>;
L_0x1f8b740 .functor NOT 1, L_0x1f8b7b0, C4<0>, C4<0>, C4<0>;
L_0x1f8b8a0 .functor NOT 1, L_0x1f8b910, C4<0>, C4<0>, C4<0>;
L_0x1f8ba00 .functor AND 1, L_0x1f8b8a0, L_0x1f8b740, L_0x1f8b5e0, L_0x1f8b0e0;
L_0x1f8bbf0 .functor AND 1, L_0x1f8b8a0, L_0x1f8b740, L_0x1f8bc60, L_0x1f8b250;
L_0x1f8bd00 .functor AND 1, L_0x1f8b8a0, L_0x1f8be00, L_0x1f8b5e0, L_0x7f0fd50534e0;
L_0x1f8bef0 .functor AND 1, L_0x1f8b8a0, L_0x1f8bf60, L_0x1f8c090, L_0x1f8b4d0;
L_0x1f8c180 .functor AND 1, L_0x1f8c310, L_0x1f8b740, L_0x1f8b5e0, L_0x1f8b410;
L_0x1f8c400/0/0 .functor OR 1, L_0x1f8ba00, L_0x1f8bbf0, L_0x1f8bd00, L_0x1f8bef0;
L_0x1f8c400/0/4 .functor OR 1, L_0x1f8c180, C4<0>, C4<0>, C4<0>;
L_0x1f8c400 .functor OR 1, L_0x1f8c400/0/0, L_0x1f8c400/0/4, C4<0>, C4<0>;
v0x1b3f6c0_0 .net *"_s1", 0 0, L_0x1f8b650;  1 drivers
v0x1b38130_0 .net *"_s11", 0 0, L_0x1f8bf60;  1 drivers
v0x1b38210_0 .net *"_s13", 0 0, L_0x1f8c090;  1 drivers
v0x1b36a70_0 .net *"_s15", 0 0, L_0x1f8c310;  1 drivers
v0x1b36b50_0 .net *"_s3", 0 0, L_0x1f8b7b0;  1 drivers
v0x1b3b6a0_0 .net *"_s5", 0 0, L_0x1f8b910;  1 drivers
v0x1b3ae50_0 .net *"_s7", 0 0, L_0x1f8bc60;  1 drivers
v0x1b3af30_0 .net *"_s9", 0 0, L_0x1f8be00;  1 drivers
v0x1b3a310_0 .net "a0", 0 0, L_0x1f8b0e0;  alias, 1 drivers
v0x1b32e30_0 .net "a1", 0 0, L_0x1f8b250;  alias, 1 drivers
v0x1b32ed0_0 .net "a2", 0 0, L_0x7f0fd50534e0;  alias, 1 drivers
v0x1b31770_0 .net "a3", 0 0, L_0x1f8b4d0;  alias, 1 drivers
v0x1b31830_0 .net "a4", 0 0, L_0x1f8b410;  alias, 1 drivers
v0x1b36310_0 .net "addWire", 0 0, L_0x1f8ba00;  1 drivers
v0x1b363d0_0 .net "nandWire", 0 0, L_0x1f8bef0;  1 drivers
v0x1b35b50_0 .net "norWire", 0 0, L_0x1f8c180;  1 drivers
v0x1b35c10_0 .net "ns0", 0 0, L_0x1f8b5e0;  1 drivers
v0x1b35120_0 .net "ns1", 0 0, L_0x1f8b740;  1 drivers
v0x1b3a3b0_0 .net "ns2", 0 0, L_0x1f8b8a0;  1 drivers
v0x1b2db30_0 .net "out", 0 0, L_0x1f8c400;  alias, 1 drivers
v0x1b2dbf0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b2c470_0 .net "sltWire", 0 0, L_0x1f8bd00;  1 drivers
v0x1b2c530_0 .net "xorWire", 0 0, L_0x1f8bbf0;  1 drivers
L_0x1f8b650 .part v0x1a12fa0_0, 0, 1;
L_0x1f8b7b0 .part v0x1a12fa0_0, 1, 1;
L_0x1f8b910 .part v0x1a12fa0_0, 2, 1;
L_0x1f8bc60 .part v0x1a12fa0_0, 0, 1;
L_0x1f8be00 .part v0x1a12fa0_0, 1, 1;
L_0x1f8bf60 .part v0x1a12fa0_0, 1, 1;
L_0x1f8c090 .part v0x1a12fa0_0, 0, 1;
L_0x1f8c310 .part v0x1a12fa0_0, 2, 1;
S_0x1b21e70 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1b35cb0 .param/l "bit" 0 4 127, +C4<01011>;
S_0x1b26a10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1b21e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f8c6f0 .functor XOR 1, L_0x1f8e350, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f8cdf0 .functor NOR 1, L_0x1f8e2b0, L_0x1f8e350, C4<0>, C4<0>;
L_0x1f8cef0 .functor XOR 1, L_0x1f8e2b0, L_0x1f8e350, C4<0>, C4<0>;
L_0x1f8cfb0 .functor NAND 1, L_0x1f8e2b0, L_0x1f8e350, C4<1>, C4<1>;
L_0x1f8d0b0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f8cdf0, C4<0>, C4<0>;
L_0x1f8d170 .functor XOR 1, v0x1c8cfb0_0, L_0x1f8cfb0, C4<0>, C4<0>;
v0x1b11650_0 .net "a", 0 0, L_0x1f8e2b0;  1 drivers
v0x1b11720_0 .net "addSubtract", 0 0, L_0x1f8cd80;  1 drivers
v0x1b10b10_0 .net "b", 0 0, L_0x1f8e350;  1 drivers
v0x1b10bb0_0 .net "bOut", 0 0, L_0x1f8c6f0;  1 drivers
v0x1b09630_0 .net "carryin", 0 0, L_0x1f8c910;  1 drivers
v0x1b096d0_0 .net "carryout", 0 0, L_0x1f8cc20;  1 drivers
v0x1b07f70_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1b08010_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1b0cb10_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b0c350_0 .net "nandOut", 0 0, L_0x1f8d170;  1 drivers
v0x1b0c420_0 .net "nandgate", 0 0, L_0x1f8cfb0;  1 drivers
v0x1b0b810_0 .net "norOut", 0 0, L_0x1f8d0b0;  1 drivers
v0x1b0b8e0_0 .net "norgate", 0 0, L_0x1f8cdf0;  1 drivers
v0x1b04330_0 .net "result", 0 0, L_0x1f8e060;  1 drivers
L_0x7f0fd5053528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b04400_0 .net "slt", 0 0, L_0x7f0fd5053528;  1 drivers
v0x1b02c70_0 .net "xorgate", 0 0, L_0x1f8cef0;  1 drivers
S_0x1b25710 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1b26a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8c760 .functor AND 1, L_0x1f8e2b0, L_0x1f8c6f0, C4<1>, C4<1>;
L_0x1f8ca60 .functor XOR 1, L_0x1f8e2b0, L_0x1f8c6f0, C4<0>, C4<0>;
L_0x1f8cb60 .functor AND 1, L_0x1f8ca60, L_0x1f8c910, C4<1>, C4<1>;
L_0x1f8cc20 .functor OR 1, L_0x1f8cb60, L_0x1f8c760, C4<0>, C4<0>;
L_0x1f8cd80 .functor XOR 1, L_0x1f8ca60, L_0x1f8c910, C4<0>, C4<0>;
v0x1b1e230_0 .net "G", 0 0, L_0x1f8c760;  1 drivers
v0x1b1e2f0_0 .net "P", 0 0, L_0x1f8ca60;  1 drivers
v0x1b1cb70_0 .net "PandCin", 0 0, L_0x1f8cb60;  1 drivers
v0x1b1cc10_0 .net "a", 0 0, L_0x1f8e2b0;  alias, 1 drivers
v0x1b21710_0 .net "b", 0 0, L_0x1f8c6f0;  alias, 1 drivers
v0x1b217d0_0 .net "carryin", 0 0, L_0x1f8c910;  alias, 1 drivers
v0x1b20f50_0 .net "carryout", 0 0, L_0x1f8cc20;  alias, 1 drivers
v0x1b21010_0 .net "sum", 0 0, L_0x1f8cd80;  alias, 1 drivers
S_0x1b20410 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1b26a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f8d280 .functor NOT 1, L_0x1f8d2f0, C4<0>, C4<0>, C4<0>;
L_0x1f8d3e0 .functor NOT 1, L_0x1f8d450, C4<0>, C4<0>, C4<0>;
L_0x1f8d540 .functor NOT 1, L_0x1f8d5b0, C4<0>, C4<0>, C4<0>;
L_0x1f8d6a0 .functor AND 1, L_0x1f8d540, L_0x1f8d3e0, L_0x1f8d280, L_0x1f8cd80;
L_0x1f8d890 .functor AND 1, L_0x1f8d540, L_0x1f8d3e0, L_0x1f8d900, L_0x1f8cef0;
L_0x1f8d9a0 .functor AND 1, L_0x1f8d540, L_0x1f8daa0, L_0x1f8d280, L_0x7f0fd5053528;
L_0x1f8db90 .functor AND 1, L_0x1f8d540, L_0x1f8dc00, L_0x1f8dcf0, L_0x1f8d170;
L_0x1f8dde0 .functor AND 1, L_0x1f8df70, L_0x1f8d3e0, L_0x1f8d280, L_0x1f8d0b0;
L_0x1f8e060/0/0 .functor OR 1, L_0x1f8d6a0, L_0x1f8d890, L_0x1f8d9a0, L_0x1f8db90;
L_0x1f8e060/0/4 .functor OR 1, L_0x1f8dde0, C4<0>, C4<0>, C4<0>;
L_0x1f8e060 .functor OR 1, L_0x1f8e060/0/0, L_0x1f8e060/0/4, C4<0>, C4<0>;
v0x1b18fe0_0 .net *"_s1", 0 0, L_0x1f8d2f0;  1 drivers
v0x1b17870_0 .net *"_s11", 0 0, L_0x1f8dc00;  1 drivers
v0x1b17950_0 .net *"_s13", 0 0, L_0x1f8dcf0;  1 drivers
v0x1b1c410_0 .net *"_s15", 0 0, L_0x1f8df70;  1 drivers
v0x1b1c4f0_0 .net *"_s3", 0 0, L_0x1f8d450;  1 drivers
v0x1b1bce0_0 .net *"_s5", 0 0, L_0x1f8d5b0;  1 drivers
v0x1b1b110_0 .net *"_s7", 0 0, L_0x1f8d900;  1 drivers
v0x1b1b1f0_0 .net *"_s9", 0 0, L_0x1f8daa0;  1 drivers
v0x1b13c30_0 .net "a0", 0 0, L_0x1f8cd80;  alias, 1 drivers
v0x1b12570_0 .net "a1", 0 0, L_0x1f8cef0;  alias, 1 drivers
v0x1b12610_0 .net "a2", 0 0, L_0x7f0fd5053528;  alias, 1 drivers
v0x1b17110_0 .net "a3", 0 0, L_0x1f8d170;  alias, 1 drivers
v0x1b171d0_0 .net "a4", 0 0, L_0x1f8d0b0;  alias, 1 drivers
v0x1b16950_0 .net "addWire", 0 0, L_0x1f8d6a0;  1 drivers
v0x1b16a10_0 .net "nandWire", 0 0, L_0x1f8db90;  1 drivers
v0x1b15e10_0 .net "norWire", 0 0, L_0x1f8dde0;  1 drivers
v0x1b15ed0_0 .net "ns0", 0 0, L_0x1f8d280;  1 drivers
v0x1b0ea40_0 .net "ns1", 0 0, L_0x1f8d3e0;  1 drivers
v0x1b13cd0_0 .net "ns2", 0 0, L_0x1f8d540;  1 drivers
v0x1b0d270_0 .net "out", 0 0, L_0x1f8e060;  alias, 1 drivers
v0x1b0d330_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1b11e10_0 .net "sltWire", 0 0, L_0x1f8d9a0;  1 drivers
v0x1b11ed0_0 .net "xorWire", 0 0, L_0x1f8d890;  1 drivers
L_0x1f8d2f0 .part v0x1a12fa0_0, 0, 1;
L_0x1f8d450 .part v0x1a12fa0_0, 1, 1;
L_0x1f8d5b0 .part v0x1a12fa0_0, 2, 1;
L_0x1f8d900 .part v0x1a12fa0_0, 0, 1;
L_0x1f8daa0 .part v0x1a12fa0_0, 1, 1;
L_0x1f8dc00 .part v0x1a12fa0_0, 1, 1;
L_0x1f8dcf0 .part v0x1a12fa0_0, 0, 1;
L_0x1f8df70 .part v0x1a12fa0_0, 2, 1;
S_0x1b07810 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1b15f70 .param/l "bit" 0 4 127, +C4<01100>;
S_0x1b07050 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1b07810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f8e590 .functor XOR 1, L_0x1f8e3f0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f8ea00 .functor NOR 1, L_0x1f8ff50, L_0x1f8e3f0, C4<0>, C4<0>;
L_0x1f8eb50 .functor XOR 1, L_0x1f8ff50, L_0x1f8e3f0, C4<0>, C4<0>;
L_0x1f8ec10 .functor NAND 1, L_0x1f8ff50, L_0x1f8e3f0, C4<1>, C4<1>;
L_0x1f8ed10 .functor XOR 1, v0x1c8cfb0_0, L_0x1f8ea00, C4<0>, C4<0>;
L_0x1f8edd0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f8ec10, C4<0>, C4<0>;
v0x1af1910_0 .net "a", 0 0, L_0x1f8ff50;  1 drivers
v0x1af19e0_0 .net "addSubtract", 0 0, L_0x1f8e990;  1 drivers
v0x1aea430_0 .net "b", 0 0, L_0x1f8e3f0;  1 drivers
v0x1aea4d0_0 .net "bOut", 0 0, L_0x1f8e590;  1 drivers
v0x1ae8d70_0 .net "carryin", 0 0, L_0x1f90110;  1 drivers
v0x1ae8e10_0 .net "carryout", 0 0, L_0x1f8e830;  1 drivers
v0x1aed910_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1aed9b0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1bf3880_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1aed1e0_0 .net "nandOut", 0 0, L_0x1f8edd0;  1 drivers
v0x1aec610_0 .net "nandgate", 0 0, L_0x1f8ec10;  1 drivers
v0x1aec6b0_0 .net "norOut", 0 0, L_0x1f8ed10;  1 drivers
v0x1ae5130_0 .net "norgate", 0 0, L_0x1f8ea00;  1 drivers
v0x1ae51d0_0 .net "result", 0 0, L_0x1f8fd00;  1 drivers
L_0x7f0fd5053570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ae3a70_0 .net "slt", 0 0, L_0x7f0fd5053570;  1 drivers
v0x1ae3b40_0 .net "xorgate", 0 0, L_0x1f8eb50;  1 drivers
S_0x1aff030 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1b07050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8e600 .functor AND 1, L_0x1f8ff50, L_0x1f8e590, C4<1>, C4<1>;
L_0x1f8e670 .functor XOR 1, L_0x1f8ff50, L_0x1f8e590, C4<0>, C4<0>;
L_0x1f8e770 .functor AND 1, L_0x1f8e670, L_0x1f90110, C4<1>, C4<1>;
L_0x1f8e830 .functor OR 1, L_0x1f8e770, L_0x1f8e600, C4<0>, C4<0>;
L_0x1f8e990 .functor XOR 1, L_0x1f8e670, L_0x1f90110, C4<0>, C4<0>;
v0x1afd970_0 .net "G", 0 0, L_0x1f8e600;  1 drivers
v0x1afda30_0 .net "P", 0 0, L_0x1f8e670;  1 drivers
v0x1b02510_0 .net "PandCin", 0 0, L_0x1f8e770;  1 drivers
v0x1b025b0_0 .net "a", 0 0, L_0x1f8ff50;  alias, 1 drivers
v0x1b01d50_0 .net "b", 0 0, L_0x1f8e590;  alias, 1 drivers
v0x1b01e10_0 .net "carryin", 0 0, L_0x1f90110;  alias, 1 drivers
v0x1b01210_0 .net "carryout", 0 0, L_0x1f8e830;  alias, 1 drivers
v0x1b012d0_0 .net "sum", 0 0, L_0x1f8e990;  alias, 1 drivers
S_0x1af9d30 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1b07050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f8eee0 .functor NOT 1, L_0x1f8ef50, C4<0>, C4<0>, C4<0>;
L_0x1f8f040 .functor NOT 1, L_0x1f8f0b0, C4<0>, C4<0>, C4<0>;
L_0x1f8f1a0 .functor NOT 1, L_0x1f8f210, C4<0>, C4<0>, C4<0>;
L_0x1f8f300 .functor AND 1, L_0x1f8f1a0, L_0x1f8f040, L_0x1f8eee0, L_0x1f8e990;
L_0x1f8f4f0 .functor AND 1, L_0x1f8f1a0, L_0x1f8f040, L_0x1f8f560, L_0x1f8eb50;
L_0x1f8f600 .functor AND 1, L_0x1f8f1a0, L_0x1f8f700, L_0x1f8eee0, L_0x7f0fd5053570;
L_0x1f8f7f0 .functor AND 1, L_0x1f8f1a0, L_0x1f8f860, L_0x1f8f990, L_0x1f8edd0;
L_0x1f8fa80 .functor AND 1, L_0x1f8fc10, L_0x1f8f040, L_0x1f8eee0, L_0x1f8ed10;
L_0x1f8fd00/0/0 .functor OR 1, L_0x1f8f300, L_0x1f8f4f0, L_0x1f8f600, L_0x1f8f7f0;
L_0x1f8fd00/0/4 .functor OR 1, L_0x1f8fa80, C4<0>, C4<0>, C4<0>;
L_0x1f8fd00 .functor OR 1, L_0x1f8fd00/0/0, L_0x1f8fd00/0/4, C4<0>, C4<0>;
v0x1af8720_0 .net *"_s1", 0 0, L_0x1f8ef50;  1 drivers
v0x1afd210_0 .net *"_s11", 0 0, L_0x1f8f860;  1 drivers
v0x1afd2f0_0 .net *"_s13", 0 0, L_0x1f8f990;  1 drivers
v0x1afca50_0 .net *"_s15", 0 0, L_0x1f8fc10;  1 drivers
v0x1afcb30_0 .net *"_s3", 0 0, L_0x1f8f0b0;  1 drivers
v0x1afbfa0_0 .net *"_s5", 0 0, L_0x1f8f210;  1 drivers
v0x1af4a30_0 .net *"_s7", 0 0, L_0x1f8f560;  1 drivers
v0x1af4b10_0 .net *"_s9", 0 0, L_0x1f8f700;  1 drivers
v0x1af3370_0 .net "a0", 0 0, L_0x1f8e990;  alias, 1 drivers
v0x1af7f10_0 .net "a1", 0 0, L_0x1f8eb50;  alias, 1 drivers
v0x1af7fb0_0 .net "a2", 0 0, L_0x7f0fd5053570;  alias, 1 drivers
v0x1af7750_0 .net "a3", 0 0, L_0x1f8edd0;  alias, 1 drivers
v0x1af7810_0 .net "a4", 0 0, L_0x1f8ed10;  alias, 1 drivers
v0x1af6c10_0 .net "addWire", 0 0, L_0x1f8f300;  1 drivers
v0x1af6cd0_0 .net "nandWire", 0 0, L_0x1f8f7f0;  1 drivers
v0x1aef730_0 .net "norWire", 0 0, L_0x1f8fa80;  1 drivers
v0x1aef7f0_0 .net "ns0", 0 0, L_0x1f8eee0;  1 drivers
v0x1aee180_0 .net "ns1", 0 0, L_0x1f8f040;  1 drivers
v0x1af3410_0 .net "ns2", 0 0, L_0x1f8f1a0;  1 drivers
v0x1af2c10_0 .net "out", 0 0, L_0x1f8fd00;  alias, 1 drivers
v0x1af2cd0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1af2450_0 .net "sltWire", 0 0, L_0x1f8f600;  1 drivers
v0x1af2510_0 .net "xorWire", 0 0, L_0x1f8f4f0;  1 drivers
L_0x1f8ef50 .part v0x1a12fa0_0, 0, 1;
L_0x1f8f0b0 .part v0x1a12fa0_0, 1, 1;
L_0x1f8f210 .part v0x1a12fa0_0, 2, 1;
L_0x1f8f560 .part v0x1a12fa0_0, 0, 1;
L_0x1f8f700 .part v0x1a12fa0_0, 1, 1;
L_0x1f8f860 .part v0x1a12fa0_0, 1, 1;
L_0x1f8f990 .part v0x1a12fa0_0, 0, 1;
L_0x1f8fc10 .part v0x1a12fa0_0, 2, 1;
S_0x1ae8610 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1aef890 .param/l "bit" 0 4 127, +C4<01101>;
S_0x1ae7e50 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ae8610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f8e490 .functor XOR 1, L_0x1f91c10, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f906b0 .functor NOR 1, L_0x1f91b70, L_0x1f91c10, C4<0>, C4<0>;
L_0x1f907b0 .functor XOR 1, L_0x1f91b70, L_0x1f91c10, C4<0>, C4<0>;
L_0x1f90870 .functor NAND 1, L_0x1f91b70, L_0x1f91c10, C4<1>, C4<1>;
L_0x1f90970 .functor XOR 1, v0x1c8cfb0_0, L_0x1f906b0, C4<0>, C4<0>;
L_0x1f90a30 .functor XOR 1, v0x1c8cfb0_0, L_0x1f90870, C4<0>, C4<0>;
v0x1ad2710_0 .net "a", 0 0, L_0x1f91b70;  1 drivers
v0x1ad27e0_0 .net "addSubtract", 0 0, L_0x1f90640;  1 drivers
v0x1acb230_0 .net "b", 0 0, L_0x1f91c10;  1 drivers
v0x1acb2d0_0 .net "bOut", 0 0, L_0x1f8e490;  1 drivers
v0x1ac9b70_0 .net "carryin", 0 0, L_0x1f90240;  1 drivers
v0x1ac9c60_0 .net "carryout", 0 0, L_0x1f904e0;  1 drivers
v0x1ace710_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1ace7b0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1acdf50_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1acdff0_0 .net "nandOut", 0 0, L_0x1f90a30;  1 drivers
v0x1acd410_0 .net "nandgate", 0 0, L_0x1f90870;  1 drivers
v0x1acd4b0_0 .net "norOut", 0 0, L_0x1f90970;  1 drivers
v0x1ac5f30_0 .net "norgate", 0 0, L_0x1f906b0;  1 drivers
v0x1ac5fd0_0 .net "result", 0 0, L_0x1f91920;  1 drivers
L_0x7f0fd50535b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ac4870_0 .net "slt", 0 0, L_0x7f0fd50535b8;  1 drivers
v0x1ac4940_0 .net "xorgate", 0 0, L_0x1f907b0;  1 drivers
S_0x1adfe30 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ae7e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8fff0 .functor AND 1, L_0x1f91b70, L_0x1f8e490, C4<1>, C4<1>;
L_0x1f90370 .functor XOR 1, L_0x1f91b70, L_0x1f8e490, C4<0>, C4<0>;
L_0x1f90470 .functor AND 1, L_0x1f90370, L_0x1f90240, C4<1>, C4<1>;
L_0x1f904e0 .functor OR 1, L_0x1f90470, L_0x1f8fff0, C4<0>, C4<0>;
L_0x1f90640 .functor XOR 1, L_0x1f90370, L_0x1f90240, C4<0>, C4<0>;
v0x1ade770_0 .net "G", 0 0, L_0x1f8fff0;  1 drivers
v0x1ade810_0 .net "P", 0 0, L_0x1f90370;  1 drivers
v0x1ae3310_0 .net "PandCin", 0 0, L_0x1f90470;  1 drivers
v0x1ae33b0_0 .net "a", 0 0, L_0x1f91b70;  alias, 1 drivers
v0x1ae2b50_0 .net "b", 0 0, L_0x1f8e490;  alias, 1 drivers
v0x1ae2c10_0 .net "carryin", 0 0, L_0x1f90240;  alias, 1 drivers
v0x1ae2010_0 .net "carryout", 0 0, L_0x1f904e0;  alias, 1 drivers
v0x1ae20d0_0 .net "sum", 0 0, L_0x1f90640;  alias, 1 drivers
S_0x1adab30 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ae7e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f90b40 .functor NOT 1, L_0x1f90bb0, C4<0>, C4<0>, C4<0>;
L_0x1f90ca0 .functor NOT 1, L_0x1f90d10, C4<0>, C4<0>, C4<0>;
L_0x1f90e00 .functor NOT 1, L_0x1f90e70, C4<0>, C4<0>, C4<0>;
L_0x1f90f60 .functor AND 1, L_0x1f90e00, L_0x1f90ca0, L_0x1f90b40, L_0x1f90640;
L_0x1f91150 .functor AND 1, L_0x1f90e00, L_0x1f90ca0, L_0x1f911c0, L_0x1f907b0;
L_0x1f91260 .functor AND 1, L_0x1f90e00, L_0x1f91360, L_0x1f90b40, L_0x7f0fd50535b8;
L_0x1f91450 .functor AND 1, L_0x1f90e00, L_0x1f914c0, L_0x1f915b0, L_0x1f90a30;
L_0x1f916a0 .functor AND 1, L_0x1f91830, L_0x1f90ca0, L_0x1f90b40, L_0x1f90970;
L_0x1f91920/0/0 .functor OR 1, L_0x1f90f60, L_0x1f91150, L_0x1f91260, L_0x1f91450;
L_0x1f91920/0/4 .functor OR 1, L_0x1f916a0, C4<0>, C4<0>, C4<0>;
L_0x1f91920 .functor OR 1, L_0x1f91920/0/0, L_0x1f91920/0/4, C4<0>, C4<0>;
v0x1ad9520_0 .net *"_s1", 0 0, L_0x1f90bb0;  1 drivers
v0x1ade010_0 .net *"_s11", 0 0, L_0x1f914c0;  1 drivers
v0x1ade0f0_0 .net *"_s13", 0 0, L_0x1f915b0;  1 drivers
v0x1add850_0 .net *"_s15", 0 0, L_0x1f91830;  1 drivers
v0x1add930_0 .net *"_s3", 0 0, L_0x1f90d10;  1 drivers
v0x1adcd10_0 .net *"_s5", 0 0, L_0x1f90e70;  1 drivers
v0x1adcdd0_0 .net *"_s7", 0 0, L_0x1f911c0;  1 drivers
v0x1ad5830_0 .net *"_s9", 0 0, L_0x1f91360;  1 drivers
v0x1ad5910_0 .net "a0", 0 0, L_0x1f90640;  alias, 1 drivers
v0x1ad4200_0 .net "a1", 0 0, L_0x1f907b0;  alias, 1 drivers
v0x1ad8d10_0 .net "a2", 0 0, L_0x7f0fd50535b8;  alias, 1 drivers
v0x1ad8dd0_0 .net "a3", 0 0, L_0x1f90a30;  alias, 1 drivers
v0x1ad8550_0 .net "a4", 0 0, L_0x1f90970;  alias, 1 drivers
v0x1ad8610_0 .net "addWire", 0 0, L_0x1f90f60;  1 drivers
v0x1ad7a10_0 .net "nandWire", 0 0, L_0x1f91450;  1 drivers
v0x1ad7ad0_0 .net "norWire", 0 0, L_0x1f916a0;  1 drivers
v0x1ad0530_0 .net "ns0", 0 0, L_0x1f90b40;  1 drivers
v0x1acee70_0 .net "ns1", 0 0, L_0x1f90ca0;  1 drivers
v0x1acef30_0 .net "ns2", 0 0, L_0x1f90e00;  1 drivers
v0x1ad3a10_0 .net "out", 0 0, L_0x1f91920;  alias, 1 drivers
v0x1ad3ad0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1ad3250_0 .net "sltWire", 0 0, L_0x1f91260;  1 drivers
v0x1ad3310_0 .net "xorWire", 0 0, L_0x1f91150;  1 drivers
L_0x1f90bb0 .part v0x1a12fa0_0, 0, 1;
L_0x1f90d10 .part v0x1a12fa0_0, 1, 1;
L_0x1f90e70 .part v0x1a12fa0_0, 2, 1;
L_0x1f911c0 .part v0x1a12fa0_0, 0, 1;
L_0x1f91360 .part v0x1a12fa0_0, 1, 1;
L_0x1f914c0 .part v0x1a12fa0_0, 1, 1;
L_0x1f915b0 .part v0x1a12fa0_0, 0, 1;
L_0x1f91830 .part v0x1a12fa0_0, 2, 1;
S_0x1ac9410 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1ace850 .param/l "bit" 0 4 127, +C4<01110>;
S_0x1ac8110 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ac9410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f91df0 .functor XOR 1, L_0x1f84b00, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f92300 .functor NOR 1, L_0x1f93800, L_0x1f84b00, C4<0>, C4<0>;
L_0x1f92400 .functor XOR 1, L_0x1f93800, L_0x1f84b00, C4<0>, C4<0>;
L_0x1f924c0 .functor NAND 1, L_0x1f93800, L_0x1f84b00, C4<1>, C4<1>;
L_0x1f925c0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f92300, C4<0>, C4<0>;
L_0x1f92680 .functor XOR 1, v0x1c8cfb0_0, L_0x1f924c0, C4<0>, C4<0>;
v0x1a96010_0 .net "a", 0 0, L_0x1f93800;  1 drivers
v0x1a960d0_0 .net "addSubtract", 0 0, L_0x1f92290;  1 drivers
v0x1a94950_0 .net "b", 0 0, L_0x1f84b00;  1 drivers
v0x1a949f0_0 .net "bOut", 0 0, L_0x1f91df0;  1 drivers
v0x1a994f0_0 .net "carryin", 0 0, L_0x1f84cb0;  1 drivers
v0x1a99590_0 .net "carryout", 0 0, L_0x1f92130;  1 drivers
v0x1a98d30_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1a98dd0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1bb08a0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a981f0_0 .net "nandOut", 0 0, L_0x1f92680;  1 drivers
v0x1a982c0_0 .net "nandgate", 0 0, L_0x1f924c0;  1 drivers
v0x1a90d10_0 .net "norOut", 0 0, L_0x1f925c0;  1 drivers
v0x1a90de0_0 .net "norgate", 0 0, L_0x1f92300;  1 drivers
v0x1a8f650_0 .net "result", 0 0, L_0x1f935b0;  1 drivers
L_0x7f0fd5053600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a8f720_0 .net "slt", 0 0, L_0x7f0fd5053600;  1 drivers
v0x1a941f0_0 .net "xorgate", 0 0, L_0x1f92400;  1 drivers
S_0x1b65b00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ac8110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f91eb0 .functor AND 1, L_0x1f93800, L_0x1f91df0, C4<1>, C4<1>;
L_0x1f91f70 .functor XOR 1, L_0x1f93800, L_0x1f91df0, C4<0>, C4<0>;
L_0x1f92070 .functor AND 1, L_0x1f91f70, L_0x1f84cb0, C4<1>, C4<1>;
L_0x1f92130 .functor OR 1, L_0x1f92070, L_0x1f91eb0, C4<0>, C4<0>;
L_0x1f92290 .functor XOR 1, L_0x1f91f70, L_0x1f84cb0, C4<0>, C4<0>;
v0x1b6a880_0 .net "G", 0 0, L_0x1f91eb0;  1 drivers
v0x1b6a960_0 .net "P", 0 0, L_0x1f91f70;  1 drivers
v0x1b6a0c0_0 .net "PandCin", 0 0, L_0x1f92070;  1 drivers
v0x1b6a180_0 .net "a", 0 0, L_0x1f93800;  alias, 1 drivers
v0x1b69580_0 .net "b", 0 0, L_0x1f91df0;  alias, 1 drivers
v0x1b69640_0 .net "carryin", 0 0, L_0x1f84cb0;  alias, 1 drivers
v0x1b620a0_0 .net "carryout", 0 0, L_0x1f92130;  alias, 1 drivers
v0x1b62160_0 .net "sum", 0 0, L_0x1f92290;  alias, 1 drivers
S_0x1b609e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ac8110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f92790 .functor NOT 1, L_0x1f92800, C4<0>, C4<0>, C4<0>;
L_0x1f928f0 .functor NOT 1, L_0x1f92960, C4<0>, C4<0>, C4<0>;
L_0x1f92a50 .functor NOT 1, L_0x1f92ac0, C4<0>, C4<0>, C4<0>;
L_0x1f92bb0 .functor AND 1, L_0x1f92a50, L_0x1f928f0, L_0x1f92790, L_0x1f92290;
L_0x1f92da0 .functor AND 1, L_0x1f92a50, L_0x1f928f0, L_0x1f92e10, L_0x1f92400;
L_0x1f92eb0 .functor AND 1, L_0x1f92a50, L_0x1f92fb0, L_0x1f92790, L_0x7f0fd5053600;
L_0x1f930a0 .functor AND 1, L_0x1f92a50, L_0x1f93110, L_0x1f93240, L_0x1f92680;
L_0x1f93330 .functor AND 1, L_0x1f934c0, L_0x1f928f0, L_0x1f92790, L_0x1f925c0;
L_0x1f935b0/0/0 .functor OR 1, L_0x1f92bb0, L_0x1f92da0, L_0x1f92eb0, L_0x1f930a0;
L_0x1f935b0/0/4 .functor OR 1, L_0x1f93330, C4<0>, C4<0>, C4<0>;
L_0x1f935b0 .functor OR 1, L_0x1f935b0/0/0, L_0x1f935b0/0/4, C4<0>, C4<0>;
v0x1b65680_0 .net *"_s1", 0 0, L_0x1f92800;  1 drivers
v0x1b64dc0_0 .net *"_s11", 0 0, L_0x1f93110;  1 drivers
v0x1b64ec0_0 .net *"_s13", 0 0, L_0x1f93240;  1 drivers
v0x1b64280_0 .net *"_s15", 0 0, L_0x1f934c0;  1 drivers
v0x1b64340_0 .net *"_s3", 0 0, L_0x1f92960;  1 drivers
v0x1aa0610_0 .net *"_s5", 0 0, L_0x1f92ac0;  1 drivers
v0x1aa06f0_0 .net *"_s7", 0 0, L_0x1f92e10;  1 drivers
v0x1a9ef50_0 .net *"_s9", 0 0, L_0x1f92fb0;  1 drivers
v0x1a9f010_0 .net "a0", 0 0, L_0x1f92290;  alias, 1 drivers
v0x1aa3b80_0 .net "a1", 0 0, L_0x1f92400;  alias, 1 drivers
v0x1aa3330_0 .net "a2", 0 0, L_0x7f0fd5053600;  alias, 1 drivers
v0x1aa33f0_0 .net "a3", 0 0, L_0x1f92680;  alias, 1 drivers
v0x1aa27f0_0 .net "a4", 0 0, L_0x1f925c0;  alias, 1 drivers
v0x1aa28b0_0 .net "addWire", 0 0, L_0x1f92bb0;  1 drivers
v0x1a9b310_0 .net "nandWire", 0 0, L_0x1f930a0;  1 drivers
v0x1a9b3d0_0 .net "norWire", 0 0, L_0x1f93330;  1 drivers
v0x1a99c50_0 .net "ns0", 0 0, L_0x1f92790;  1 drivers
v0x1a9e7f0_0 .net "ns1", 0 0, L_0x1f928f0;  1 drivers
v0x1a9e8b0_0 .net "ns2", 0 0, L_0x1f92a50;  1 drivers
v0x1a9e030_0 .net "out", 0 0, L_0x1f935b0;  alias, 1 drivers
v0x1a9e0f0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a9d4f0_0 .net "sltWire", 0 0, L_0x1f92eb0;  1 drivers
v0x1a9d5b0_0 .net "xorWire", 0 0, L_0x1f92da0;  1 drivers
L_0x1f92800 .part v0x1a12fa0_0, 0, 1;
L_0x1f92960 .part v0x1a12fa0_0, 1, 1;
L_0x1f92ac0 .part v0x1a12fa0_0, 2, 1;
L_0x1f92e10 .part v0x1a12fa0_0, 0, 1;
L_0x1f92fb0 .part v0x1a12fa0_0, 1, 1;
L_0x1f93110 .part v0x1a12fa0_0, 1, 1;
L_0x1f93240 .part v0x1a12fa0_0, 0, 1;
L_0x1f934c0 .part v0x1a12fa0_0, 2, 1;
S_0x1a93a30 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1a9f0b0 .param/l "bit" 0 4 127, +C4<01111>;
S_0x1a92ef0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a93a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f84ba0 .functor XOR 1, L_0x1f956c0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f94160 .functor NOR 1, L_0x1f95620, L_0x1f956c0, C4<0>, C4<0>;
L_0x1f94260 .functor XOR 1, L_0x1f95620, L_0x1f956c0, C4<0>, C4<0>;
L_0x1f94320 .functor NAND 1, L_0x1f95620, L_0x1f956c0, C4<1>, C4<1>;
L_0x1f94420 .functor XOR 1, v0x1c8cfb0_0, L_0x1f94160, C4<0>, C4<0>;
L_0x1f944e0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f94320, C4<0>, C4<0>;
v0x1a76e10_0 .net "a", 0 0, L_0x1f95620;  1 drivers
v0x1a76f00_0 .net "addSubtract", 0 0, L_0x1f940f0;  1 drivers
v0x1a75750_0 .net "b", 0 0, L_0x1f956c0;  1 drivers
v0x1a757f0_0 .net "bOut", 0 0, L_0x1f84ba0;  1 drivers
v0x1a7a2f0_0 .net "carryin", 0 0, L_0x1f93e10;  1 drivers
v0x1a7a3e0_0 .net "carryout", 0 0, L_0x1f93fe0;  1 drivers
v0x1a79b30_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1a79bd0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1a78ff0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a79090_0 .net "nandOut", 0 0, L_0x1f944e0;  1 drivers
v0x1a71b10_0 .net "nandgate", 0 0, L_0x1f94320;  1 drivers
v0x1a71bb0_0 .net "norOut", 0 0, L_0x1f94420;  1 drivers
v0x1a70450_0 .net "norgate", 0 0, L_0x1f94160;  1 drivers
v0x1a704f0_0 .net "result", 0 0, L_0x1f953d0;  1 drivers
L_0x7f0fd5053648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a74ff0_0 .net "slt", 0 0, L_0x7f0fd5053648;  1 drivers
v0x1a750c0_0 .net "xorgate", 0 0, L_0x1f94260;  1 drivers
S_0x1a8a350 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a92ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f84d50 .functor AND 1, L_0x1f95620, L_0x1f84ba0, C4<1>, C4<1>;
L_0x1f93ab0 .functor XOR 1, L_0x1f95620, L_0x1f84ba0, C4<0>, C4<0>;
L_0x1f93f70 .functor AND 1, L_0x1f93ab0, L_0x1f93e10, C4<1>, C4<1>;
L_0x1f93fe0 .functor OR 1, L_0x1f93f70, L_0x1f84d50, C4<0>, C4<0>;
L_0x1f940f0 .functor XOR 1, L_0x1f93ab0, L_0x1f93e10, C4<0>, C4<0>;
v0x1a8baf0_0 .net "G", 0 0, L_0x1f84d50;  1 drivers
v0x1a8eef0_0 .net "P", 0 0, L_0x1f93ab0;  1 drivers
v0x1a8efb0_0 .net "PandCin", 0 0, L_0x1f93f70;  1 drivers
v0x1a8e730_0 .net "a", 0 0, L_0x1f95620;  alias, 1 drivers
v0x1a8e7f0_0 .net "b", 0 0, L_0x1f84ba0;  alias, 1 drivers
v0x1a8dbf0_0 .net "carryin", 0 0, L_0x1f93e10;  alias, 1 drivers
v0x1a8dcb0_0 .net "carryout", 0 0, L_0x1f93fe0;  alias, 1 drivers
v0x1a86710_0 .net "sum", 0 0, L_0x1f940f0;  alias, 1 drivers
S_0x1a85050 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a92ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f945f0 .functor NOT 1, L_0x1f94660, C4<0>, C4<0>, C4<0>;
L_0x1f94750 .functor NOT 1, L_0x1f947c0, C4<0>, C4<0>, C4<0>;
L_0x1f948b0 .functor NOT 1, L_0x1f94920, C4<0>, C4<0>, C4<0>;
L_0x1f94a10 .functor AND 1, L_0x1f948b0, L_0x1f94750, L_0x1f945f0, L_0x1f940f0;
L_0x1f94c00 .functor AND 1, L_0x1f948b0, L_0x1f94750, L_0x1f94c70, L_0x1f94260;
L_0x1f94d10 .functor AND 1, L_0x1f948b0, L_0x1f94e10, L_0x1f945f0, L_0x7f0fd5053648;
L_0x1f94f00 .functor AND 1, L_0x1f948b0, L_0x1f94f70, L_0x1f95060, L_0x1f944e0;
L_0x1f95150 .functor AND 1, L_0x1f952e0, L_0x1f94750, L_0x1f945f0, L_0x1f94420;
L_0x1f953d0/0/0 .functor OR 1, L_0x1f94a10, L_0x1f94c00, L_0x1f94d10, L_0x1f94f00;
L_0x1f953d0/0/4 .functor OR 1, L_0x1f95150, C4<0>, C4<0>, C4<0>;
L_0x1f953d0 .functor OR 1, L_0x1f953d0/0/0, L_0x1f953d0/0/4, C4<0>, C4<0>;
v0x1a89ca0_0 .net *"_s1", 0 0, L_0x1f94660;  1 drivers
v0x1a89430_0 .net *"_s11", 0 0, L_0x1f94f70;  1 drivers
v0x1a89510_0 .net *"_s13", 0 0, L_0x1f95060;  1 drivers
v0x1a888f0_0 .net *"_s15", 0 0, L_0x1f952e0;  1 drivers
v0x1a889d0_0 .net *"_s3", 0 0, L_0x1f947c0;  1 drivers
v0x1a81410_0 .net *"_s5", 0 0, L_0x1f94920;  1 drivers
v0x1a814f0_0 .net *"_s7", 0 0, L_0x1f94c70;  1 drivers
v0x1a7fd50_0 .net *"_s9", 0 0, L_0x1f94e10;  1 drivers
v0x1a7fe30_0 .net "a0", 0 0, L_0x1f940f0;  alias, 1 drivers
v0x1a84980_0 .net "a1", 0 0, L_0x1f94260;  alias, 1 drivers
v0x1a84130_0 .net "a2", 0 0, L_0x7f0fd5053648;  alias, 1 drivers
v0x1a841f0_0 .net "a3", 0 0, L_0x1f944e0;  alias, 1 drivers
v0x1a835f0_0 .net "a4", 0 0, L_0x1f94420;  alias, 1 drivers
v0x1a836b0_0 .net "addWire", 0 0, L_0x1f94a10;  1 drivers
v0x1a7c110_0 .net "nandWire", 0 0, L_0x1f94f00;  1 drivers
v0x1a7c1d0_0 .net "norWire", 0 0, L_0x1f95150;  1 drivers
v0x1a7aa50_0 .net "ns0", 0 0, L_0x1f945f0;  1 drivers
v0x1a7f5f0_0 .net "ns1", 0 0, L_0x1f94750;  1 drivers
v0x1a7f6b0_0 .net "ns2", 0 0, L_0x1f948b0;  1 drivers
v0x1a7ee30_0 .net "out", 0 0, L_0x1f953d0;  alias, 1 drivers
v0x1a7eef0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a7e2f0_0 .net "sltWire", 0 0, L_0x1f94d10;  1 drivers
v0x1a7e3b0_0 .net "xorWire", 0 0, L_0x1f94c00;  1 drivers
L_0x1f94660 .part v0x1a12fa0_0, 0, 1;
L_0x1f947c0 .part v0x1a12fa0_0, 1, 1;
L_0x1f94920 .part v0x1a12fa0_0, 2, 1;
L_0x1f94c70 .part v0x1a12fa0_0, 0, 1;
L_0x1f94e10 .part v0x1a12fa0_0, 1, 1;
L_0x1f94f70 .part v0x1a12fa0_0, 1, 1;
L_0x1f95060 .part v0x1a12fa0_0, 0, 1;
L_0x1f952e0 .part v0x1a12fa0_0, 2, 1;
S_0x1a74830 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1bb0940 .param/l "bit" 0 4 127, +C4<010000>;
S_0x1a73cf0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a74830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f958d0 .functor XOR 1, L_0x1f95760, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f95d90 .functor NOR 1, L_0x1f975f0, L_0x1f95760, C4<0>, C4<0>;
L_0x1f95e90 .functor XOR 1, L_0x1f975f0, L_0x1f95760, C4<0>, C4<0>;
L_0x1f95f50 .functor NAND 1, L_0x1f975f0, L_0x1f95760, C4<1>, C4<1>;
L_0x1f96050 .functor XOR 1, v0x1c8cfb0_0, L_0x1f95d90, C4<0>, C4<0>;
L_0x1e52b80 .functor XOR 1, v0x1c8cfb0_0, L_0x1f95f50, C4<0>, C4<0>;
v0x1a57c10_0 .net "a", 0 0, L_0x1f975f0;  1 drivers
v0x1a57cd0_0 .net "addSubtract", 0 0, L_0x1f95d20;  1 drivers
v0x1a56550_0 .net "b", 0 0, L_0x1f95760;  1 drivers
v0x1a565f0_0 .net "bOut", 0 0, L_0x1f958d0;  1 drivers
v0x1a5b0f0_0 .net "carryin", 0 0, L_0x1f95800;  1 drivers
v0x1a5b190_0 .net "carryout", 0 0, L_0x1f95bc0;  1 drivers
v0x1a5a930_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1a5a9d0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1a59df0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a52910_0 .net "nandOut", 0 0, L_0x1e52b80;  1 drivers
v0x1a529e0_0 .net "nandgate", 0 0, L_0x1f95f50;  1 drivers
v0x1a51250_0 .net "norOut", 0 0, L_0x1f96050;  1 drivers
v0x1a51320_0 .net "norgate", 0 0, L_0x1f95d90;  1 drivers
v0x1a55df0_0 .net "result", 0 0, L_0x1f973a0;  1 drivers
L_0x7f0fd5053690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a55ec0_0 .net "slt", 0 0, L_0x7f0fd5053690;  1 drivers
v0x1a55630_0 .net "xorgate", 0 0, L_0x1f95e90;  1 drivers
S_0x1a6b150 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a73cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f95940 .functor AND 1, L_0x1f975f0, L_0x1f958d0, C4<1>, C4<1>;
L_0x1f95a00 .functor XOR 1, L_0x1f975f0, L_0x1f958d0, C4<0>, C4<0>;
L_0x1f95b00 .functor AND 1, L_0x1f95a00, L_0x1f95800, C4<1>, C4<1>;
L_0x1f95bc0 .functor OR 1, L_0x1f95b00, L_0x1f95940, C4<0>, C4<0>;
L_0x1f95d20 .functor XOR 1, L_0x1f95a00, L_0x1f95800, C4<0>, C4<0>;
v0x1a6fcf0_0 .net "G", 0 0, L_0x1f95940;  1 drivers
v0x1a6fdd0_0 .net "P", 0 0, L_0x1f95a00;  1 drivers
v0x1a6f530_0 .net "PandCin", 0 0, L_0x1f95b00;  1 drivers
v0x1a6f5f0_0 .net "a", 0 0, L_0x1f975f0;  alias, 1 drivers
v0x1a6e9f0_0 .net "b", 0 0, L_0x1f958d0;  alias, 1 drivers
v0x1a6eb00_0 .net "carryin", 0 0, L_0x1f95800;  alias, 1 drivers
v0x1a67510_0 .net "carryout", 0 0, L_0x1f95bc0;  alias, 1 drivers
v0x1a675d0_0 .net "sum", 0 0, L_0x1f95d20;  alias, 1 drivers
S_0x1a65e50 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a73cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1e52c90 .functor NOT 1, L_0x1e52d00, C4<0>, C4<0>, C4<0>;
L_0x1e52df0 .functor NOT 1, L_0x1e52e60, C4<0>, C4<0>, C4<0>;
L_0x1f968d0 .functor NOT 1, L_0x1f96940, C4<0>, C4<0>, C4<0>;
L_0x1f969e0 .functor AND 1, L_0x1f968d0, L_0x1e52df0, L_0x1e52c90, L_0x1f95d20;
L_0x1f96b80 .functor AND 1, L_0x1f968d0, L_0x1e52df0, L_0x1f96bf0, L_0x1f95e90;
L_0x1f96c90 .functor AND 1, L_0x1f968d0, L_0x1f96de0, L_0x1e52c90, L_0x7f0fd5053690;
L_0x1f96ed0 .functor AND 1, L_0x1f968d0, L_0x1f96f40, L_0x1f97030, L_0x1e52b80;
L_0x1f97120 .functor AND 1, L_0x1f972b0, L_0x1e52df0, L_0x1e52c90, L_0x1f96050;
L_0x1f973a0/0/0 .functor OR 1, L_0x1f969e0, L_0x1f96b80, L_0x1f96c90, L_0x1f96ed0;
L_0x1f973a0/0/4 .functor OR 1, L_0x1f97120, C4<0>, C4<0>, C4<0>;
L_0x1f973a0 .functor OR 1, L_0x1f973a0/0/0, L_0x1f973a0/0/4, C4<0>, C4<0>;
v0x1a6aaf0_0 .net *"_s1", 0 0, L_0x1e52d00;  1 drivers
v0x1a6a230_0 .net *"_s11", 0 0, L_0x1f96f40;  1 drivers
v0x1a6a2f0_0 .net *"_s13", 0 0, L_0x1f97030;  1 drivers
v0x1a696f0_0 .net *"_s15", 0 0, L_0x1f972b0;  1 drivers
v0x1a697d0_0 .net *"_s3", 0 0, L_0x1e52e60;  1 drivers
v0x1a622a0_0 .net *"_s5", 0 0, L_0x1f96940;  1 drivers
v0x1a60b50_0 .net *"_s7", 0 0, L_0x1f96bf0;  1 drivers
v0x1a60c30_0 .net *"_s9", 0 0, L_0x1f96de0;  1 drivers
v0x1a656f0_0 .net "a0", 0 0, L_0x1f95d20;  alias, 1 drivers
v0x1a64f30_0 .net "a1", 0 0, L_0x1f95e90;  alias, 1 drivers
v0x1a64fd0_0 .net "a2", 0 0, L_0x7f0fd5053690;  alias, 1 drivers
v0x1a643f0_0 .net "a3", 0 0, L_0x1e52b80;  alias, 1 drivers
v0x1a644b0_0 .net "a4", 0 0, L_0x1f96050;  alias, 1 drivers
v0x1a5cf10_0 .net "addWire", 0 0, L_0x1f969e0;  1 drivers
v0x1a5cfd0_0 .net "nandWire", 0 0, L_0x1f96ed0;  1 drivers
v0x1a5b850_0 .net "norWire", 0 0, L_0x1f97120;  1 drivers
v0x1a5b910_0 .net "ns0", 0 0, L_0x1e52c90;  1 drivers
v0x1a60500_0 .net "ns1", 0 0, L_0x1e52df0;  1 drivers
v0x1a65790_0 .net "ns2", 0 0, L_0x1f968d0;  1 drivers
v0x1a5fc30_0 .net "out", 0 0, L_0x1f973a0;  alias, 1 drivers
v0x1a5fcf0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a5f0f0_0 .net "sltWire", 0 0, L_0x1f96c90;  1 drivers
v0x1a5f1b0_0 .net "xorWire", 0 0, L_0x1f96b80;  1 drivers
L_0x1e52d00 .part v0x1a12fa0_0, 0, 1;
L_0x1e52e60 .part v0x1a12fa0_0, 1, 1;
L_0x1f96940 .part v0x1a12fa0_0, 2, 1;
L_0x1f96bf0 .part v0x1a12fa0_0, 0, 1;
L_0x1f96de0 .part v0x1a12fa0_0, 1, 1;
L_0x1f96f40 .part v0x1a12fa0_0, 1, 1;
L_0x1f97030 .part v0x1a12fa0_0, 0, 1;
L_0x1f972b0 .part v0x1a12fa0_0, 2, 1;
S_0x1a54af0 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1a5b9b0 .param/l "bit" 0 4 127, +C4<010001>;
S_0x1a4d610 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a54af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1e53680 .functor XOR 1, L_0x1f99430, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f97ed0 .functor NOR 1, L_0x1f99390, L_0x1f99430, C4<0>, C4<0>;
L_0x1f97fd0 .functor XOR 1, L_0x1f99390, L_0x1f99430, C4<0>, C4<0>;
L_0x1f98090 .functor NAND 1, L_0x1f99390, L_0x1f99430, C4<1>, C4<1>;
L_0x1f98190 .functor XOR 1, v0x1c8cfb0_0, L_0x1f97ed0, C4<0>, C4<0>;
L_0x1f98250 .functor XOR 1, v0x1c8cfb0_0, L_0x1f98090, C4<0>, C4<0>;
v0x1a37350_0 .net "a", 0 0, L_0x1f99390;  1 drivers
v0x1a37440_0 .net "addSubtract", 0 0, L_0x1f97e60;  1 drivers
v0x1a3bef0_0 .net "b", 0 0, L_0x1f99430;  1 drivers
v0x1a3bf90_0 .net "bOut", 0 0, L_0x1e53680;  1 drivers
v0x1a3b730_0 .net "carryin", 0 0, L_0x1f97ab0;  1 drivers
v0x1a3b820_0 .net "carryout", 0 0, L_0x1f97d00;  1 drivers
v0x1a3abf0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1a3ac90_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1a33710_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a337b0_0 .net "nandOut", 0 0, L_0x1f98250;  1 drivers
v0x1a32050_0 .net "nandgate", 0 0, L_0x1f98090;  1 drivers
v0x1a320f0_0 .net "norOut", 0 0, L_0x1f98190;  1 drivers
v0x1a36bf0_0 .net "norgate", 0 0, L_0x1f97ed0;  1 drivers
v0x1a36c90_0 .net "result", 0 0, L_0x1f99140;  1 drivers
L_0x7f0fd50536d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a36430_0 .net "slt", 0 0, L_0x7f0fd50536d8;  1 drivers
v0x1a36500_0 .net "xorgate", 0 0, L_0x1f97fd0;  1 drivers
S_0x1a50af0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a4d610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e536f0 .functor AND 1, L_0x1f99390, L_0x1e53680, C4<1>, C4<1>;
L_0x1f976e0 .functor XOR 1, L_0x1f99390, L_0x1e53680, C4<0>, C4<0>;
L_0x1f97c40 .functor AND 1, L_0x1f976e0, L_0x1f97ab0, C4<1>, C4<1>;
L_0x1f97d00 .functor OR 1, L_0x1f97c40, L_0x1e536f0, C4<0>, C4<0>;
L_0x1f97e60 .functor XOR 1, L_0x1f976e0, L_0x1f97ab0, C4<0>, C4<0>;
v0x1a4c030_0 .net "G", 0 0, L_0x1e536f0;  1 drivers
v0x1a50330_0 .net "P", 0 0, L_0x1f976e0;  1 drivers
v0x1a503f0_0 .net "PandCin", 0 0, L_0x1f97c40;  1 drivers
v0x1a4f7f0_0 .net "a", 0 0, L_0x1f99390;  alias, 1 drivers
v0x1a4f8b0_0 .net "b", 0 0, L_0x1e53680;  alias, 1 drivers
v0x1a48310_0 .net "carryin", 0 0, L_0x1f97ab0;  alias, 1 drivers
v0x1a483d0_0 .net "carryout", 0 0, L_0x1f97d00;  alias, 1 drivers
v0x1a46c50_0 .net "sum", 0 0, L_0x1f97e60;  alias, 1 drivers
S_0x1a4b7f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a4d610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f98360 .functor NOT 1, L_0x1f983d0, C4<0>, C4<0>, C4<0>;
L_0x1f984c0 .functor NOT 1, L_0x1f98530, C4<0>, C4<0>, C4<0>;
L_0x1f98620 .functor NOT 1, L_0x1f98690, C4<0>, C4<0>, C4<0>;
L_0x1f98780 .functor AND 1, L_0x1f98620, L_0x1f984c0, L_0x1f98360, L_0x1f97e60;
L_0x1f98970 .functor AND 1, L_0x1f98620, L_0x1f984c0, L_0x1f989e0, L_0x1f97fd0;
L_0x1f98a80 .functor AND 1, L_0x1f98620, L_0x1f98b80, L_0x1f98360, L_0x7f0fd50536d8;
L_0x1f98c70 .functor AND 1, L_0x1f98620, L_0x1f98ce0, L_0x1f98dd0, L_0x1f98250;
L_0x1f98ec0 .functor AND 1, L_0x1f99050, L_0x1f984c0, L_0x1f98360, L_0x1f98190;
L_0x1f99140/0/0 .functor OR 1, L_0x1f98780, L_0x1f98970, L_0x1f98a80, L_0x1f98c70;
L_0x1f99140/0/4 .functor OR 1, L_0x1f98ec0, C4<0>, C4<0>, C4<0>;
L_0x1f99140 .functor OR 1, L_0x1f99140/0/0, L_0x1f99140/0/4, C4<0>, C4<0>;
v0x1a4b0e0_0 .net *"_s1", 0 0, L_0x1f983d0;  1 drivers
v0x1a4a4f0_0 .net *"_s11", 0 0, L_0x1f98ce0;  1 drivers
v0x1a4a5d0_0 .net *"_s13", 0 0, L_0x1f98dd0;  1 drivers
v0x1a43010_0 .net *"_s15", 0 0, L_0x1f99050;  1 drivers
v0x1a430f0_0 .net *"_s3", 0 0, L_0x1f98530;  1 drivers
v0x1a41950_0 .net *"_s5", 0 0, L_0x1f98690;  1 drivers
v0x1a41a30_0 .net *"_s7", 0 0, L_0x1f989e0;  1 drivers
v0x1a464f0_0 .net *"_s9", 0 0, L_0x1f98b80;  1 drivers
v0x1a465d0_0 .net "a0", 0 0, L_0x1f97e60;  alias, 1 drivers
v0x1a45dc0_0 .net "a1", 0 0, L_0x1f97fd0;  alias, 1 drivers
v0x1a451f0_0 .net "a2", 0 0, L_0x7f0fd50536d8;  alias, 1 drivers
v0x1a452b0_0 .net "a3", 0 0, L_0x1f98250;  alias, 1 drivers
v0x1a3dd10_0 .net "a4", 0 0, L_0x1f98190;  alias, 1 drivers
v0x1a3ddd0_0 .net "addWire", 0 0, L_0x1f98780;  1 drivers
v0x1a3c650_0 .net "nandWire", 0 0, L_0x1f98c70;  1 drivers
v0x1a3c710_0 .net "norWire", 0 0, L_0x1f98ec0;  1 drivers
v0x1a411f0_0 .net "ns0", 0 0, L_0x1f98360;  1 drivers
v0x1a40a30_0 .net "ns1", 0 0, L_0x1f984c0;  1 drivers
v0x1a40af0_0 .net "ns2", 0 0, L_0x1f98620;  1 drivers
v0x1a3fef0_0 .net "out", 0 0, L_0x1f99140;  alias, 1 drivers
v0x1a3ffb0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a38a10_0 .net "sltWire", 0 0, L_0x1f98a80;  1 drivers
v0x1a38ad0_0 .net "xorWire", 0 0, L_0x1f98970;  1 drivers
L_0x1f983d0 .part v0x1a12fa0_0, 0, 1;
L_0x1f98530 .part v0x1a12fa0_0, 1, 1;
L_0x1f98690 .part v0x1a12fa0_0, 2, 1;
L_0x1f989e0 .part v0x1a12fa0_0, 0, 1;
L_0x1f98b80 .part v0x1a12fa0_0, 1, 1;
L_0x1f98ce0 .part v0x1a12fa0_0, 1, 1;
L_0x1f98dd0 .part v0x1a12fa0_0, 0, 1;
L_0x1f99050 .part v0x1a12fa0_0, 2, 1;
S_0x1a358f0 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1a45e60 .param/l "bit" 0 4 127, +C4<010010>;
S_0x1a2cd50 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a358f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f99670 .functor XOR 1, L_0x1f994d0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f99ae0 .functor NOR 1, L_0x1f9aff0, L_0x1f994d0, C4<0>, C4<0>;
L_0x1f99c30 .functor XOR 1, L_0x1f9aff0, L_0x1f994d0, C4<0>, C4<0>;
L_0x1f99cf0 .functor NAND 1, L_0x1f9aff0, L_0x1f994d0, C4<1>, C4<1>;
L_0x1f99df0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f99ae0, C4<0>, C4<0>;
L_0x1f99eb0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f99cf0, C4<0>, C4<0>;
v0x1a1c580_0 .net "a", 0 0, L_0x1f9aff0;  1 drivers
v0x1a1c640_0 .net "addSubtract", 0 0, L_0x1f99a70;  1 drivers
v0x1a1ba40_0 .net "b", 0 0, L_0x1f994d0;  1 drivers
v0x1a1bae0_0 .net "bOut", 0 0, L_0x1f99670;  1 drivers
v0x1a14560_0 .net "carryin", 0 0, L_0x1f99570;  1 drivers
v0x1a14600_0 .net "carryout", 0 0, L_0x1f99910;  1 drivers
v0x1a17a40_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1a17ae0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1a17280_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a17320_0 .net "nandOut", 0 0, L_0x1f99eb0;  1 drivers
v0x1a16740_0 .net "nandgate", 0 0, L_0x1f99cf0;  1 drivers
v0x1a167e0_0 .net "norOut", 0 0, L_0x1f99df0;  1 drivers
v0x1aab1a0_0 .net "norgate", 0 0, L_0x1f99ae0;  1 drivers
v0x1aab240_0 .net "result", 0 0, L_0x1f9ada0;  1 drivers
L_0x7f0fd5053720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aa9ae0_0 .net "slt", 0 0, L_0x7f0fd5053720;  1 drivers
v0x1aa9bb0_0 .net "xorgate", 0 0, L_0x1f99c30;  1 drivers
S_0x1a31130 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a2cd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f996e0 .functor AND 1, L_0x1f9aff0, L_0x1f99670, C4<1>, C4<1>;
L_0x1f99750 .functor XOR 1, L_0x1f9aff0, L_0x1f99670, C4<0>, C4<0>;
L_0x1f99850 .functor AND 1, L_0x1f99750, L_0x1f99570, C4<1>, C4<1>;
L_0x1f99910 .functor OR 1, L_0x1f99850, L_0x1f996e0, C4<0>, C4<0>;
L_0x1f99a70 .functor XOR 1, L_0x1f99750, L_0x1f99570, C4<0>, C4<0>;
v0x1a305f0_0 .net "G", 0 0, L_0x1f996e0;  1 drivers
v0x1a306d0_0 .net "P", 0 0, L_0x1f99750;  1 drivers
v0x1a29110_0 .net "PandCin", 0 0, L_0x1f99850;  1 drivers
v0x1a291d0_0 .net "a", 0 0, L_0x1f9aff0;  alias, 1 drivers
v0x1a27a50_0 .net "b", 0 0, L_0x1f99670;  alias, 1 drivers
v0x1a27b10_0 .net "carryin", 0 0, L_0x1f99570;  alias, 1 drivers
v0x1a2c5f0_0 .net "carryout", 0 0, L_0x1f99910;  alias, 1 drivers
v0x1a2c6b0_0 .net "sum", 0 0, L_0x1f99a70;  alias, 1 drivers
S_0x1a2be30 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a2cd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f99fc0 .functor NOT 1, L_0x1f9a030, C4<0>, C4<0>, C4<0>;
L_0x1f9a120 .functor NOT 1, L_0x1f9a190, C4<0>, C4<0>, C4<0>;
L_0x1f9a280 .functor NOT 1, L_0x1f9a2f0, C4<0>, C4<0>, C4<0>;
L_0x1f9a3e0 .functor AND 1, L_0x1f9a280, L_0x1f9a120, L_0x1f99fc0, L_0x1f99a70;
L_0x1f9a5d0 .functor AND 1, L_0x1f9a280, L_0x1f9a120, L_0x1f9a640, L_0x1f99c30;
L_0x1f9a6e0 .functor AND 1, L_0x1f9a280, L_0x1f9a7e0, L_0x1f99fc0, L_0x7f0fd5053720;
L_0x1f9a8d0 .functor AND 1, L_0x1f9a280, L_0x1f9a940, L_0x1f9aa30, L_0x1f99eb0;
L_0x1f9ab20 .functor AND 1, L_0x1f9acb0, L_0x1f9a120, L_0x1f99fc0, L_0x1f99df0;
L_0x1f9ada0/0/0 .functor OR 1, L_0x1f9a3e0, L_0x1f9a5d0, L_0x1f9a6e0, L_0x1f9a8d0;
L_0x1f9ada0/0/4 .functor OR 1, L_0x1f9ab20, C4<0>, C4<0>, C4<0>;
L_0x1f9ada0 .functor OR 1, L_0x1f9ada0/0/0, L_0x1f9ada0/0/4, C4<0>, C4<0>;
v0x1a23e10_0 .net *"_s1", 0 0, L_0x1f9a030;  1 drivers
v0x1a23ef0_0 .net *"_s11", 0 0, L_0x1f9a940;  1 drivers
v0x1a227a0_0 .net *"_s13", 0 0, L_0x1f9aa30;  1 drivers
v0x1a22880_0 .net *"_s15", 0 0, L_0x1f9acb0;  1 drivers
v0x1a272f0_0 .net *"_s3", 0 0, L_0x1f9a190;  1 drivers
v0x1a26b30_0 .net *"_s5", 0 0, L_0x1f9a2f0;  1 drivers
v0x1a26c10_0 .net *"_s7", 0 0, L_0x1f9a640;  1 drivers
v0x1a25ff0_0 .net *"_s9", 0 0, L_0x1f9a7e0;  1 drivers
v0x1a260b0_0 .net "a0", 0 0, L_0x1f99a70;  alias, 1 drivers
v0x1a1eb60_0 .net "a1", 0 0, L_0x1f99c30;  alias, 1 drivers
v0x1a1ec00_0 .net "a2", 0 0, L_0x7f0fd5053720;  alias, 1 drivers
v0x1a1d4a0_0 .net "a3", 0 0, L_0x1f99eb0;  alias, 1 drivers
v0x1a1d560_0 .net "a4", 0 0, L_0x1f99df0;  alias, 1 drivers
v0x1a22040_0 .net "addWire", 0 0, L_0x1f9a3e0;  1 drivers
v0x1a22100_0 .net "nandWire", 0 0, L_0x1f9a8d0;  1 drivers
v0x1a21880_0 .net "norWire", 0 0, L_0x1f9ab20;  1 drivers
v0x1a21940_0 .net "ns0", 0 0, L_0x1f99fc0;  1 drivers
v0x1a20e50_0 .net "ns1", 0 0, L_0x1f9a120;  1 drivers
v0x1a19860_0 .net "ns2", 0 0, L_0x1f9a280;  1 drivers
v0x1a19920_0 .net "out", 0 0, L_0x1f9ada0;  alias, 1 drivers
v0x1a181a0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1a18260_0 .net "sltWire", 0 0, L_0x1f9a6e0;  1 drivers
v0x1a1cd40_0 .net "xorWire", 0 0, L_0x1f9a5d0;  1 drivers
L_0x1f9a030 .part v0x1a12fa0_0, 0, 1;
L_0x1f9a190 .part v0x1a12fa0_0, 1, 1;
L_0x1f9a2f0 .part v0x1a12fa0_0, 2, 1;
L_0x1f9a640 .part v0x1a12fa0_0, 0, 1;
L_0x1f9a7e0 .part v0x1a12fa0_0, 1, 1;
L_0x1f9a940 .part v0x1a12fa0_0, 1, 1;
L_0x1f9aa30 .part v0x1a12fa0_0, 0, 1;
L_0x1f9acb0 .part v0x1a12fa0_0, 2, 1;
S_0x1aae860 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1a1ecc0 .param/l "bit" 0 4 127, +C4<010011>;
S_0x1aae0a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1aae860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f9b090 .functor XOR 1, L_0x1f9cd40, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f9b760 .functor NOR 1, L_0x1f9cca0, L_0x1f9cd40, C4<0>, C4<0>;
L_0x1f9b860 .functor XOR 1, L_0x1f9cca0, L_0x1f9cd40, C4<0>, C4<0>;
L_0x1f9b920 .functor NAND 1, L_0x1f9cca0, L_0x1f9cd40, C4<1>, C4<1>;
L_0x1f9ba20 .functor XOR 1, v0x1c8cfb0_0, L_0x1f9b760, C4<0>, C4<0>;
L_0x1f9bae0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f9b920, C4<0>, C4<0>;
v0x1e37160_0 .net "a", 0 0, L_0x1f9cca0;  1 drivers
v0x1e37220_0 .net "addSubtract", 0 0, L_0x1f9b6f0;  1 drivers
v0x1e31eb0_0 .net "b", 0 0, L_0x1f9cd40;  1 drivers
v0x1e31f50_0 .net "bOut", 0 0, L_0x1f9b090;  1 drivers
v0x1e27c30_0 .net "carryin", 0 0, L_0x1f9b2d0;  1 drivers
v0x1e27cd0_0 .net "carryout", 0 0, L_0x1f9b590;  1 drivers
v0x1e22930_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1e229d0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1e1d630_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1e1d6d0_0 .net "nandOut", 0 0, L_0x1f9bae0;  1 drivers
v0x1e18070_0 .net "nandgate", 0 0, L_0x1f9b920;  1 drivers
v0x1e18110_0 .net "norOut", 0 0, L_0x1f9ba20;  1 drivers
v0x1e12dc0_0 .net "norgate", 0 0, L_0x1f9b760;  1 drivers
v0x1e12e60_0 .net "result", 0 0, L_0x1f9ca50;  1 drivers
L_0x7f0fd5053768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e0db10_0 .net "slt", 0 0, L_0x7f0fd5053768;  1 drivers
v0x1e0dbe0_0 .net "xorgate", 0 0, L_0x1f9b860;  1 drivers
S_0x1aa6080 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1aae0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f9b100 .functor AND 1, L_0x1f9cca0, L_0x1f9b090, C4<1>, C4<1>;
L_0x1f9b1c0 .functor XOR 1, L_0x1f9cca0, L_0x1f9b090, C4<0>, C4<0>;
L_0x1f9b520 .functor AND 1, L_0x1f9b1c0, L_0x1f9b2d0, C4<1>, C4<1>;
L_0x1f9b590 .functor OR 1, L_0x1f9b520, L_0x1f9b100, C4<0>, C4<0>;
L_0x1f9b6f0 .functor XOR 1, L_0x1f9b1c0, L_0x1f9b2d0, C4<0>, C4<0>;
v0x1aad640_0 .net "G", 0 0, L_0x1f9b100;  1 drivers
v0x1aa49c0_0 .net "P", 0 0, L_0x1f9b1c0;  1 drivers
v0x1aa4a80_0 .net "PandCin", 0 0, L_0x1f9b520;  1 drivers
v0x1aa9560_0 .net "a", 0 0, L_0x1f9cca0;  alias, 1 drivers
v0x1aa9620_0 .net "b", 0 0, L_0x1f9b090;  alias, 1 drivers
v0x1aa8da0_0 .net "carryin", 0 0, L_0x1f9b2d0;  alias, 1 drivers
v0x1aa8e60_0 .net "carryout", 0 0, L_0x1f9b590;  alias, 1 drivers
v0x1aa8260_0 .net "sum", 0 0, L_0x1f9b6f0;  alias, 1 drivers
S_0x1cea280 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1aae0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f9bbf0 .functor NOT 1, L_0x1f9bc60, C4<0>, C4<0>, C4<0>;
L_0x1f9bd50 .functor NOT 1, L_0x1f9bdc0, C4<0>, C4<0>, C4<0>;
L_0x1f9beb0 .functor NOT 1, L_0x1f9bf20, C4<0>, C4<0>, C4<0>;
L_0x1f9c010 .functor AND 1, L_0x1f9beb0, L_0x1f9bd50, L_0x1f9bbf0, L_0x1f9b6f0;
L_0x1f9c200 .functor AND 1, L_0x1f9beb0, L_0x1f9bd50, L_0x1f9c270, L_0x1f9b860;
L_0x1f9c310 .functor AND 1, L_0x1f9beb0, L_0x1f9c450, L_0x1f9bbf0, L_0x7f0fd5053768;
L_0x1f9c540 .functor AND 1, L_0x1f9beb0, L_0x1f9c5b0, L_0x1f9c6e0, L_0x1f9bae0;
L_0x1f9c7d0 .functor AND 1, L_0x1f9c960, L_0x1f9bd50, L_0x1f9bbf0, L_0x1f9ba20;
L_0x1f9ca50/0/0 .functor OR 1, L_0x1f9c010, L_0x1f9c200, L_0x1f9c310, L_0x1f9c540;
L_0x1f9ca50/0/4 .functor OR 1, L_0x1f9c7d0, C4<0>, C4<0>, C4<0>;
L_0x1f9ca50 .functor OR 1, L_0x1f9ca50/0/0, L_0x1f9ca50/0/4, C4<0>, C4<0>;
v0x1c1b660_0 .net *"_s1", 0 0, L_0x1f9bc60;  1 drivers
v0x1c1af50_0 .net *"_s11", 0 0, L_0x1f9c5b0;  1 drivers
v0x1c1b030_0 .net *"_s13", 0 0, L_0x1f9c6e0;  1 drivers
v0x1c211b0_0 .net *"_s15", 0 0, L_0x1f9c960;  1 drivers
v0x1c21290_0 .net *"_s3", 0 0, L_0x1f9bdc0;  1 drivers
v0x1ce87c0_0 .net *"_s5", 0 0, L_0x1f9bf20;  1 drivers
v0x1ce88a0_0 .net *"_s7", 0 0, L_0x1f9c270;  1 drivers
v0x1ce79a0_0 .net *"_s9", 0 0, L_0x1f9c450;  1 drivers
v0x1ce7a80_0 .net "a0", 0 0, L_0x1f9b6f0;  alias, 1 drivers
v0x1cd0dc0_0 .net "a1", 0 0, L_0x1f9b860;  alias, 1 drivers
v0x1cd0e60_0 .net "a2", 0 0, L_0x7f0fd5053768;  alias, 1 drivers
v0x1e374e0_0 .net "a3", 0 0, L_0x1f9bae0;  alias, 1 drivers
v0x1e375a0_0 .net "a4", 0 0, L_0x1f9ba20;  alias, 1 drivers
v0x1e32230_0 .net "addWire", 0 0, L_0x1f9c010;  1 drivers
v0x1e322f0_0 .net "nandWire", 0 0, L_0x1f9c540;  1 drivers
v0x1e2cf80_0 .net "norWire", 0 0, L_0x1f9c7d0;  1 drivers
v0x1e2d040_0 .net "ns0", 0 0, L_0x1f9bbf0;  1 drivers
v0x1e13250_0 .net "ns1", 0 0, L_0x1f9bd50;  1 drivers
v0x1e0de90_0 .net "ns2", 0 0, L_0x1f9beb0;  1 drivers
v0x1e0df30_0 .net "out", 0 0, L_0x1f9ca50;  alias, 1 drivers
v0x1df4000_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1df40c0_0 .net "sltWire", 0 0, L_0x1f9c310;  1 drivers
v0x1e3c720_0 .net "xorWire", 0 0, L_0x1f9c200;  1 drivers
L_0x1f9bc60 .part v0x1a12fa0_0, 0, 1;
L_0x1f9bdc0 .part v0x1a12fa0_0, 1, 1;
L_0x1f9bf20 .part v0x1a12fa0_0, 2, 1;
L_0x1f9c270 .part v0x1a12fa0_0, 0, 1;
L_0x1f9c450 .part v0x1a12fa0_0, 1, 1;
L_0x1f9c5b0 .part v0x1a12fa0_0, 1, 1;
L_0x1f9c6e0 .part v0x1a12fa0_0, 0, 1;
L_0x1f9c960 .part v0x1a12fa0_0, 2, 1;
S_0x1e03840 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1e37660 .param/l "bit" 0 4 127, +C4<010100>;
S_0x1dfe540 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e03840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f9b400 .functor XOR 1, L_0x1f9cde0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f9d450 .functor NOR 1, L_0x1f9e990, L_0x1f9cde0, C4<0>, C4<0>;
L_0x1f9d550 .functor XOR 1, L_0x1f9e990, L_0x1f9cde0, C4<0>, C4<0>;
L_0x1f9d610 .functor NAND 1, L_0x1f9e990, L_0x1f9cde0, C4<1>, C4<1>;
L_0x1f9d710 .functor XOR 1, v0x1c8cfb0_0, L_0x1f9d450, C4<0>, C4<0>;
L_0x1f9d7d0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f9d610, C4<0>, C4<0>;
v0x1d72ed0_0 .net "a", 0 0, L_0x1f9e990;  1 drivers
v0x1d72f90_0 .net "addSubtract", 0 0, L_0x1f9d3e0;  1 drivers
v0x1d6dc20_0 .net "b", 0 0, L_0x1f9cde0;  1 drivers
v0x1d6dcc0_0 .net "bOut", 0 0, L_0x1f9b400;  1 drivers
v0x1d68970_0 .net "carryin", 0 0, L_0x1f9ce80;  1 drivers
v0x1d68a10_0 .net "carryout", 0 0, L_0x1f9d280;  1 drivers
v0x1d63970_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1d63a10_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1d5e670_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d5e710_0 .net "nandOut", 0 0, L_0x1f9d7d0;  1 drivers
v0x1d59370_0 .net "nandgate", 0 0, L_0x1f9d610;  1 drivers
v0x1d59410_0 .net "norOut", 0 0, L_0x1f9d710;  1 drivers
v0x1d53da0_0 .net "norgate", 0 0, L_0x1f9d450;  1 drivers
v0x1d53e40_0 .net "result", 0 0, L_0x1f9e740;  1 drivers
L_0x7f0fd50537b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d4eaf0_0 .net "slt", 0 0, L_0x7f0fd50537b0;  1 drivers
v0x1d4ebc0_0 .net "xorgate", 0 0, L_0x1f9d550;  1 drivers
S_0x1df3c80 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1dfe540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f9d000 .functor AND 1, L_0x1f9e990, L_0x1f9b400, C4<1>, C4<1>;
L_0x1f9d0c0 .functor XOR 1, L_0x1f9e990, L_0x1f9b400, C4<0>, C4<0>;
L_0x1f9d1c0 .functor AND 1, L_0x1f9d0c0, L_0x1f9ce80, C4<1>, C4<1>;
L_0x1f9d280 .functor OR 1, L_0x1f9d1c0, L_0x1f9d000, C4<0>, C4<0>;
L_0x1f9d3e0 .functor XOR 1, L_0x1f9d0c0, L_0x1f9ce80, C4<0>, C4<0>;
v0x1df9320_0 .net "G", 0 0, L_0x1f9d000;  1 drivers
v0x1de4730_0 .net "P", 0 0, L_0x1f9d0c0;  1 drivers
v0x1de47f0_0 .net "PandCin", 0 0, L_0x1f9d1c0;  1 drivers
v0x1ddf440_0 .net "a", 0 0, L_0x1f9e990;  alias, 1 drivers
v0x1ddf500_0 .net "b", 0 0, L_0x1f9b400;  alias, 1 drivers
v0x1dc5610_0 .net "carryin", 0 0, L_0x1f9ce80;  alias, 1 drivers
v0x1dc56b0_0 .net "carryout", 0 0, L_0x1f9d280;  alias, 1 drivers
v0x1dc0310_0 .net "sum", 0 0, L_0x1f9d3e0;  alias, 1 drivers
S_0x1dbb010 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1dfe540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f9d8e0 .functor NOT 1, L_0x1f9d950, C4<0>, C4<0>, C4<0>;
L_0x1f9da40 .functor NOT 1, L_0x1f9dab0, C4<0>, C4<0>, C4<0>;
L_0x1f9dba0 .functor NOT 1, L_0x1f9dc10, C4<0>, C4<0>, C4<0>;
L_0x1f9dd00 .functor AND 1, L_0x1f9dba0, L_0x1f9da40, L_0x1f9d8e0, L_0x1f9d3e0;
L_0x1f9def0 .functor AND 1, L_0x1f9dba0, L_0x1f9da40, L_0x1f9df60, L_0x1f9d550;
L_0x1f9e000 .functor AND 1, L_0x1f9dba0, L_0x1f9e140, L_0x1f9d8e0, L_0x7f0fd50537b0;
L_0x1f9e230 .functor AND 1, L_0x1f9dba0, L_0x1f9e2a0, L_0x1f9e3d0, L_0x1f9d7d0;
L_0x1f9e4c0 .functor AND 1, L_0x1f9e650, L_0x1f9da40, L_0x1f9d8e0, L_0x1f9d710;
L_0x1f9e740/0/0 .functor OR 1, L_0x1f9dd00, L_0x1f9def0, L_0x1f9e000, L_0x1f9e230;
L_0x1f9e740/0/4 .functor OR 1, L_0x1f9e4c0, C4<0>, C4<0>, C4<0>;
L_0x1f9e740 .functor OR 1, L_0x1f9e740/0/0, L_0x1f9e740/0/4, C4<0>, C4<0>;
v0x1da64d0_0 .net *"_s1", 0 0, L_0x1f9d950;  1 drivers
v0x1da6070_0 .net *"_s11", 0 0, L_0x1f9e2a0;  1 drivers
v0x1da6150_0 .net *"_s13", 0 0, L_0x1f9e3d0;  1 drivers
v0x1d87e10_0 .net *"_s15", 0 0, L_0x1f9e650;  1 drivers
v0x1d87ed0_0 .net *"_s3", 0 0, L_0x1f9dab0;  1 drivers
v0x1d73250_0 .net *"_s5", 0 0, L_0x1f9dc10;  1 drivers
v0x1d73330_0 .net *"_s7", 0 0, L_0x1f9df60;  1 drivers
v0x1d6dfa0_0 .net *"_s9", 0 0, L_0x1f9e140;  1 drivers
v0x1d6e080_0 .net "a0", 0 0, L_0x1f9d3e0;  alias, 1 drivers
v0x1d68d80_0 .net "a1", 0 0, L_0x1f9d550;  alias, 1 drivers
v0x1d68e20_0 .net "a2", 0 0, L_0x7f0fd50537b0;  alias, 1 drivers
v0x1d54120_0 .net "a3", 0 0, L_0x1f9d7d0;  alias, 1 drivers
v0x1d541e0_0 .net "a4", 0 0, L_0x1f9d710;  alias, 1 drivers
v0x1d4ee70_0 .net "addWire", 0 0, L_0x1f9dd00;  1 drivers
v0x1d4ef30_0 .net "nandWire", 0 0, L_0x1f9e230;  1 drivers
v0x1d49bc0_0 .net "norWire", 0 0, L_0x1f9e4c0;  1 drivers
v0x1d49c80_0 .net "ns0", 0 0, L_0x1f9d8e0;  1 drivers
v0x1d8ce50_0 .net "ns1", 0 0, L_0x1f9da40;  1 drivers
v0x1d82aa0_0 .net "ns2", 0 0, L_0x1f9dba0;  1 drivers
v0x1d82b60_0 .net "out", 0 0, L_0x1f9e740;  alias, 1 drivers
v0x1d7d7a0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d7d860_0 .net "sltWire", 0 0, L_0x1f9e000;  1 drivers
v0x1d784a0_0 .net "xorWire", 0 0, L_0x1f9def0;  1 drivers
L_0x1f9d950 .part v0x1a12fa0_0, 0, 1;
L_0x1f9dab0 .part v0x1a12fa0_0, 1, 1;
L_0x1f9dc10 .part v0x1a12fa0_0, 2, 1;
L_0x1f9df60 .part v0x1a12fa0_0, 0, 1;
L_0x1f9e140 .part v0x1a12fa0_0, 1, 1;
L_0x1f9e2a0 .part v0x1a12fa0_0, 1, 1;
L_0x1f9e3d0 .part v0x1a12fa0_0, 0, 1;
L_0x1f9e650 .part v0x1a12fa0_0, 2, 1;
S_0x1d49840 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1d82c20 .param/l "bit" 0 4 127, +C4<010101>;
S_0x1d3f570 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1d49840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f9ec20 .functor XOR 1, L_0x1fa06c0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f9f0e0 .functor NOR 1, L_0x1fa0620, L_0x1fa06c0, C4<0>, C4<0>;
L_0x1f9f1e0 .functor XOR 1, L_0x1fa0620, L_0x1fa06c0, C4<0>, C4<0>;
L_0x1f9f2a0 .functor NAND 1, L_0x1fa0620, L_0x1fa06c0, C4<1>, C4<1>;
L_0x1f9f3a0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f9f0e0, C4<0>, C4<0>;
L_0x1f9f460 .functor XOR 1, v0x1c8cfb0_0, L_0x1f9f2a0, C4<0>, C4<0>;
v0x1c9d1c0_0 .net "a", 0 0, L_0x1fa0620;  1 drivers
v0x1c9d280_0 .net "addSubtract", 0 0, L_0x1f9f070;  1 drivers
v0x1c97ec0_0 .net "b", 0 0, L_0x1fa06c0;  1 drivers
v0x1c97f60_0 .net "bOut", 0 0, L_0x1f9ec20;  1 drivers
v0x1c928e0_0 .net "carryin", 0 0, L_0x1f9ea30;  1 drivers
v0x1c92980_0 .net "carryout", 0 0, L_0x1f9ef10;  1 drivers
v0x1c8d630_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1c8d6d0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1c88380_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1c88420_0 .net "nandOut", 0 0, L_0x1f9f460;  1 drivers
v0x1c7e0a0_0 .net "nandgate", 0 0, L_0x1f9f2a0;  1 drivers
v0x1c7e140_0 .net "norOut", 0 0, L_0x1f9f3a0;  1 drivers
v0x1c78da0_0 .net "norgate", 0 0, L_0x1f9f0e0;  1 drivers
v0x1c78e40_0 .net "result", 0 0, L_0x1fa03d0;  1 drivers
L_0x7f0fd50537f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c5ef70_0 .net "slt", 0 0, L_0x7f0fd50537f8;  1 drivers
v0x1c5f040_0 .net "xorgate", 0 0, L_0x1f9f1e0;  1 drivers
S_0x1d20460 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1d3f570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f9ec90 .functor AND 1, L_0x1fa0620, L_0x1f9ec20, C4<1>, C4<1>;
L_0x1f9ed50 .functor XOR 1, L_0x1fa0620, L_0x1f9ec20, C4<0>, C4<0>;
L_0x1f9ee50 .functor AND 1, L_0x1f9ed50, L_0x1f9ea30, C4<1>, C4<1>;
L_0x1f9ef10 .functor OR 1, L_0x1f9ee50, L_0x1f9ec90, C4<0>, C4<0>;
L_0x1f9f070 .functor XOR 1, L_0x1f9ed50, L_0x1f9ea30, C4<0>, C4<0>;
v0x1d3a360_0 .net "G", 0 0, L_0x1f9ec90;  1 drivers
v0x1d1b170_0 .net "P", 0 0, L_0x1f9ed50;  1 drivers
v0x1d1b230_0 .net "PandCin", 0 0, L_0x1f9ee50;  1 drivers
v0x1d01350_0 .net "a", 0 0, L_0x1fa0620;  alias, 1 drivers
v0x1d01410_0 .net "b", 0 0, L_0x1f9ec20;  alias, 1 drivers
v0x1cf6cb0_0 .net "carryin", 0 0, L_0x1f9ea30;  alias, 1 drivers
v0x1cf6d70_0 .net "carryout", 0 0, L_0x1f9ef10;  alias, 1 drivers
v0x1cf6900_0 .net "sum", 0 0, L_0x1f9f070;  alias, 1 drivers
S_0x1c15020 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1d3f570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f9f570 .functor NOT 1, L_0x1f9f5e0, C4<0>, C4<0>, C4<0>;
L_0x1f9f6d0 .functor NOT 1, L_0x1f9f740, C4<0>, C4<0>, C4<0>;
L_0x1f9f830 .functor NOT 1, L_0x1f9f8a0, C4<0>, C4<0>, C4<0>;
L_0x1f9f990 .functor AND 1, L_0x1f9f830, L_0x1f9f6d0, L_0x1f9f570, L_0x1f9f070;
L_0x1f9fb80 .functor AND 1, L_0x1f9f830, L_0x1f9f6d0, L_0x1f9fbf0, L_0x1f9f1e0;
L_0x1f9fc90 .functor AND 1, L_0x1f9f830, L_0x1f9fdd0, L_0x1f9f570, L_0x7f0fd50537f8;
L_0x1f9fec0 .functor AND 1, L_0x1f9f830, L_0x1f9ff30, L_0x1fa0060, L_0x1f9f460;
L_0x1fa0150 .functor AND 1, L_0x1fa02e0, L_0x1f9f6d0, L_0x1f9f570, L_0x1f9f3a0;
L_0x1fa03d0/0/0 .functor OR 1, L_0x1f9f990, L_0x1f9fb80, L_0x1f9fc90, L_0x1f9fec0;
L_0x1fa03d0/0/4 .functor OR 1, L_0x1fa0150, C4<0>, C4<0>, C4<0>;
L_0x1fa03d0 .functor OR 1, L_0x1fa03d0/0/0, L_0x1fa03d0/0/4, C4<0>, C4<0>;
v0x1c17850_0 .net *"_s1", 0 0, L_0x1f9f5e0;  1 drivers
v0x1c15df0_0 .net *"_s11", 0 0, L_0x1f9ff30;  1 drivers
v0x1c15ed0_0 .net *"_s13", 0 0, L_0x1fa0060;  1 drivers
v0x1c14ba0_0 .net *"_s15", 0 0, L_0x1fa02e0;  1 drivers
v0x1c14c80_0 .net *"_s3", 0 0, L_0x1f9f740;  1 drivers
v0x1c25fb0_0 .net *"_s5", 0 0, L_0x1f9f8a0;  1 drivers
v0x1c26090_0 .net *"_s7", 0 0, L_0x1f9fbf0;  1 drivers
v0x1cb1da0_0 .net *"_s9", 0 0, L_0x1f9fdd0;  1 drivers
v0x1cb1e80_0 .net "a0", 0 0, L_0x1f9f070;  alias, 1 drivers
v0x1cacb80_0 .net "a1", 0 0, L_0x1f9f1e0;  alias, 1 drivers
v0x1cacc20_0 .net "a2", 0 0, L_0x7f0fd50537f8;  alias, 1 drivers
v0x1c8d9b0_0 .net "a3", 0 0, L_0x1f9f460;  alias, 1 drivers
v0x1c8da50_0 .net "a4", 0 0, L_0x1f9f3a0;  alias, 1 drivers
v0x1c88700_0 .net "addWire", 0 0, L_0x1f9f990;  1 drivers
v0x1c887c0_0 .net "nandWire", 0 0, L_0x1f9fec0;  1 drivers
v0x1cbc300_0 .net "norWire", 0 0, L_0x1fa0150;  1 drivers
v0x1cbc3c0_0 .net "ns0", 0 0, L_0x1f9f570;  1 drivers
v0x1cb7110_0 .net "ns1", 0 0, L_0x1f9f6d0;  1 drivers
v0x1cb1a20_0 .net "ns2", 0 0, L_0x1f9f830;  1 drivers
v0x1cb1ae0_0 .net "out", 0 0, L_0x1fa03d0;  alias, 1 drivers
v0x1cac770_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1cac830_0 .net "sltWire", 0 0, L_0x1f9fc90;  1 drivers
v0x1ca24d0_0 .net "xorWire", 0 0, L_0x1f9fb80;  1 drivers
L_0x1f9f5e0 .part v0x1a12fa0_0, 0, 1;
L_0x1f9f740 .part v0x1a12fa0_0, 1, 1;
L_0x1f9f8a0 .part v0x1a12fa0_0, 2, 1;
L_0x1f9fbf0 .part v0x1a12fa0_0, 0, 1;
L_0x1f9fdd0 .part v0x1a12fa0_0, 1, 1;
L_0x1f9ff30 .part v0x1a12fa0_0, 1, 1;
L_0x1fa0060 .part v0x1a12fa0_0, 0, 1;
L_0x1fa02e0 .part v0x1a12fa0_0, 2, 1;
S_0x1c59c80 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1d594e0 .param/l "bit" 0 4 127, +C4<010110>;
S_0x1c3fe30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c59c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f9eb60 .functor XOR 1, L_0x1fa0760, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fa0d60 .functor NOR 1, L_0x1fa22a0, L_0x1fa0760, C4<0>, C4<0>;
L_0x1fa0e60 .functor XOR 1, L_0x1fa22a0, L_0x1fa0760, C4<0>, C4<0>;
L_0x1fa0f20 .functor NAND 1, L_0x1fa22a0, L_0x1fa0760, C4<1>, C4<1>;
L_0x1fa1020 .functor XOR 1, v0x1c8cfb0_0, L_0x1fa0d60, C4<0>, C4<0>;
L_0x1fa10e0 .functor XOR 1, v0x1c8cfb0_0, L_0x1fa0f20, C4<0>, C4<0>;
v0x1d0b610_0 .net "a", 0 0, L_0x1fa22a0;  1 drivers
v0x1d0b6d0_0 .net "addSubtract", 0 0, L_0x1fa0cf0;  1 drivers
v0x1d0b770_0 .net "b", 0 0, L_0x1fa0760;  1 drivers
v0x1d06350_0 .net "bOut", 0 0, L_0x1f9eb60;  1 drivers
v0x1d06420_0 .net "carryin", 0 0, L_0x1fa0800;  1 drivers
v0x1c73790_0 .net "carryout", 0 0, L_0x1fa0b90;  1 drivers
v0x1c73860_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1c73900_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1c6e4d0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1c6e570_0 .net "nandOut", 0 0, L_0x1fa10e0;  1 drivers
v0x1c6e640_0 .net "nandgate", 0 0, L_0x1fa0f20;  1 drivers
v0x1c69210_0 .net "norOut", 0 0, L_0x1fa1020;  1 drivers
v0x1c692e0_0 .net "norgate", 0 0, L_0x1fa0d60;  1 drivers
v0x1c69380_0 .net "result", 0 0, L_0x1fa2050;  1 drivers
L_0x7f0fd5053840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c4f3b0_0 .net "slt", 0 0, L_0x7f0fd5053840;  1 drivers
v0x1c4f450_0 .net "xorgate", 0 0, L_0x1fa0e60;  1 drivers
S_0x1de9740 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c3fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fa0960 .functor AND 1, L_0x1fa22a0, L_0x1f9eb60, C4<1>, C4<1>;
L_0x1fa09d0 .functor XOR 1, L_0x1fa22a0, L_0x1f9eb60, C4<0>, C4<0>;
L_0x1fa0ad0 .functor AND 1, L_0x1fa09d0, L_0x1fa0800, C4<1>, C4<1>;
L_0x1fa0b90 .functor OR 1, L_0x1fa0ad0, L_0x1fa0960, C4<0>, C4<0>;
L_0x1fa0cf0 .functor XOR 1, L_0x1fa09d0, L_0x1fa0800, C4<0>, C4<0>;
v0x1c3ac10_0 .net "G", 0 0, L_0x1fa0960;  1 drivers
v0x1dca620_0 .net "P", 0 0, L_0x1fa09d0;  1 drivers
v0x1dca6e0_0 .net "PandCin", 0 0, L_0x1fa0ad0;  1 drivers
v0x1d25480_0 .net "a", 0 0, L_0x1fa22a0;  alias, 1 drivers
v0x1d25540_0 .net "b", 0 0, L_0x1f9eb60;  alias, 1 drivers
v0x1c44e70_0 .net "carryin", 0 0, L_0x1fa0800;  alias, 1 drivers
v0x1c44f30_0 .net "carryout", 0 0, L_0x1fa0b90;  alias, 1 drivers
v0x1e08b40_0 .net "sum", 0 0, L_0x1fa0cf0;  alias, 1 drivers
S_0x1c1f010 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c3fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fa11f0 .functor NOT 1, L_0x1fa1260, C4<0>, C4<0>, C4<0>;
L_0x1fa1350 .functor NOT 1, L_0x1fa13c0, C4<0>, C4<0>, C4<0>;
L_0x1fa14b0 .functor NOT 1, L_0x1fa1520, C4<0>, C4<0>, C4<0>;
L_0x1fa1610 .functor AND 1, L_0x1fa14b0, L_0x1fa1350, L_0x1fa11f0, L_0x1fa0cf0;
L_0x1fa1800 .functor AND 1, L_0x1fa14b0, L_0x1fa1350, L_0x1fa1870, L_0x1fa0e60;
L_0x1fa1910 .functor AND 1, L_0x1fa14b0, L_0x1fa1a50, L_0x1fa11f0, L_0x7f0fd5053840;
L_0x1fa1b40 .functor AND 1, L_0x1fa14b0, L_0x1fa1bb0, L_0x1fa1ce0, L_0x1fa10e0;
L_0x1fa1dd0 .functor AND 1, L_0x1fa1f60, L_0x1fa1350, L_0x1fa11f0, L_0x1fa1020;
L_0x1fa2050/0/0 .functor OR 1, L_0x1fa1610, L_0x1fa1800, L_0x1fa1910, L_0x1fa1b40;
L_0x1fa2050/0/4 .functor OR 1, L_0x1fa1dd0, C4<0>, C4<0>, C4<0>;
L_0x1fa2050 .functor OR 1, L_0x1fa2050/0/0, L_0x1fa2050/0/4, C4<0>, C4<0>;
v0x1ce3f50_0 .net *"_s1", 0 0, L_0x1fa1260;  1 drivers
v0x1ce4030_0 .net *"_s11", 0 0, L_0x1fa1bb0;  1 drivers
v0x1dee9c0_0 .net *"_s13", 0 0, L_0x1fa1ce0;  1 drivers
v0x1deea80_0 .net *"_s15", 0 0, L_0x1fa1f60;  1 drivers
v0x1dd4b60_0 .net *"_s3", 0 0, L_0x1fa13c0;  1 drivers
v0x1dd4c90_0 .net *"_s5", 0 0, L_0x1fa1520;  1 drivers
v0x1dcf8a0_0 .net *"_s7", 0 0, L_0x1fa1870;  1 drivers
v0x1dcf980_0 .net *"_s9", 0 0, L_0x1fa1a50;  1 drivers
v0x1db5a20_0 .net "a0", 0 0, L_0x1fa0cf0;  alias, 1 drivers
v0x1db5ac0_0 .net "a1", 0 0, L_0x1fa0e60;  alias, 1 drivers
v0x1db5b60_0 .net "a2", 0 0, L_0x7f0fd5053840;  alias, 1 drivers
v0x1db0760_0 .net "a3", 0 0, L_0x1fa10e0;  alias, 1 drivers
v0x1db0800_0 .net "a4", 0 0, L_0x1fa1020;  alias, 1 drivers
v0x1db08c0_0 .net "addWire", 0 0, L_0x1fa1610;  1 drivers
v0x1dab4b0_0 .net "nandWire", 0 0, L_0x1fa1b40;  1 drivers
v0x1dab570_0 .net "norWire", 0 0, L_0x1fa1dd0;  1 drivers
v0x1dab630_0 .net "ns0", 0 0, L_0x1fa11f0;  1 drivers
v0x1d2fad0_0 .net "ns1", 0 0, L_0x1fa1350;  1 drivers
v0x1d2a700_0 .net "ns2", 0 0, L_0x1fa14b0;  1 drivers
v0x1d2a7c0_0 .net "out", 0 0, L_0x1fa2050;  alias, 1 drivers
v0x1d2a880_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d108c0_0 .net "sltWire", 0 0, L_0x1fa1910;  1 drivers
v0x1d10960_0 .net "xorWire", 0 0, L_0x1fa1800;  1 drivers
L_0x1fa1260 .part v0x1a12fa0_0, 0, 1;
L_0x1fa13c0 .part v0x1a12fa0_0, 1, 1;
L_0x1fa1520 .part v0x1a12fa0_0, 2, 1;
L_0x1fa1870 .part v0x1a12fa0_0, 0, 1;
L_0x1fa1a50 .part v0x1a12fa0_0, 1, 1;
L_0x1fa1bb0 .part v0x1a12fa0_0, 1, 1;
L_0x1fa1ce0 .part v0x1a12fa0_0, 0, 1;
L_0x1fa1f60 .part v0x1a12fa0_0, 2, 1;
S_0x1c4a0f0 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1c44ff0 .param/l "bit" 0 4 127, +C4<010111>;
S_0x1c302c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c4a0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fa2560 .functor XOR 1, L_0x1fa4000, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fa2a20 .functor NOR 1, L_0x1fa3f60, L_0x1fa4000, C4<0>, C4<0>;
L_0x1fa2b20 .functor XOR 1, L_0x1fa3f60, L_0x1fa4000, C4<0>, C4<0>;
L_0x1fa2be0 .functor NAND 1, L_0x1fa3f60, L_0x1fa4000, C4<1>, C4<1>;
L_0x1fa2ce0 .functor XOR 1, v0x1c8cfb0_0, L_0x1fa2a20, C4<0>, C4<0>;
L_0x1fa2da0 .functor XOR 1, v0x1c8cfb0_0, L_0x1fa2be0, C4<0>, C4<0>;
v0x1cd8250_0 .net "a", 0 0, L_0x1fa3f60;  1 drivers
v0x1cd8310_0 .net "addSubtract", 0 0, L_0x1fa29b0;  1 drivers
v0x1cd83b0_0 .net "b", 0 0, L_0x1fa4000;  1 drivers
v0x1cd7680_0 .net "bOut", 0 0, L_0x1fa2560;  1 drivers
v0x1cd7750_0 .net "carryin", 0 0, L_0x1fa2340;  1 drivers
v0x1cd6ab0_0 .net "carryout", 0 0, L_0x1fa2850;  1 drivers
v0x1cd6b80_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1cd6c20_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1cd5ee0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1cd5f80_0 .net "nandOut", 0 0, L_0x1fa2da0;  1 drivers
v0x1cd6050_0 .net "nandgate", 0 0, L_0x1fa2be0;  1 drivers
v0x1cd5310_0 .net "norOut", 0 0, L_0x1fa2ce0;  1 drivers
v0x1cd53e0_0 .net "norgate", 0 0, L_0x1fa2a20;  1 drivers
v0x1cd5480_0 .net "result", 0 0, L_0x1fa3d10;  1 drivers
L_0x7f0fd5053888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cd4740_0 .net "slt", 0 0, L_0x7f0fd5053888;  1 drivers
v0x1cd47e0_0 .net "xorgate", 0 0, L_0x1fa2b20;  1 drivers
S_0x1ce3380 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c302c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fa25d0 .functor AND 1, L_0x1fa3f60, L_0x1fa2560, C4<1>, C4<1>;
L_0x1fa2690 .functor XOR 1, L_0x1fa3f60, L_0x1fa2560, C4<0>, C4<0>;
L_0x1fa2790 .functor AND 1, L_0x1fa2690, L_0x1fa2340, C4<1>, C4<1>;
L_0x1fa2850 .functor OR 1, L_0x1fa2790, L_0x1fa25d0, C4<0>, C4<0>;
L_0x1fa29b0 .functor XOR 1, L_0x1fa2690, L_0x1fa2340, C4<0>, C4<0>;
v0x1c2b0f0_0 .net "G", 0 0, L_0x1fa25d0;  1 drivers
v0x1ce27b0_0 .net "P", 0 0, L_0x1fa2690;  1 drivers
v0x1ce2870_0 .net "PandCin", 0 0, L_0x1fa2790;  1 drivers
v0x1ce1be0_0 .net "a", 0 0, L_0x1fa3f60;  alias, 1 drivers
v0x1ce1ca0_0 .net "b", 0 0, L_0x1fa2560;  alias, 1 drivers
v0x1ce1010_0 .net "carryin", 0 0, L_0x1fa2340;  alias, 1 drivers
v0x1ce10d0_0 .net "carryout", 0 0, L_0x1fa2850;  alias, 1 drivers
v0x1ce1190_0 .net "sum", 0 0, L_0x1fa29b0;  alias, 1 drivers
S_0x1ce0440 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c302c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fa2eb0 .functor NOT 1, L_0x1fa2f20, C4<0>, C4<0>, C4<0>;
L_0x1fa3010 .functor NOT 1, L_0x1fa3080, C4<0>, C4<0>, C4<0>;
L_0x1fa3170 .functor NOT 1, L_0x1fa31e0, C4<0>, C4<0>, C4<0>;
L_0x1fa32d0 .functor AND 1, L_0x1fa3170, L_0x1fa3010, L_0x1fa2eb0, L_0x1fa29b0;
L_0x1fa34c0 .functor AND 1, L_0x1fa3170, L_0x1fa3010, L_0x1fa3530, L_0x1fa2b20;
L_0x1fa35d0 .functor AND 1, L_0x1fa3170, L_0x1fa3710, L_0x1fa2eb0, L_0x7f0fd5053888;
L_0x1fa3800 .functor AND 1, L_0x1fa3170, L_0x1fa3870, L_0x1fa39a0, L_0x1fa2da0;
L_0x1fa3a90 .functor AND 1, L_0x1fa3c20, L_0x1fa3010, L_0x1fa2eb0, L_0x1fa2ce0;
L_0x1fa3d10/0/0 .functor OR 1, L_0x1fa32d0, L_0x1fa34c0, L_0x1fa35d0, L_0x1fa3800;
L_0x1fa3d10/0/4 .functor OR 1, L_0x1fa3a90, C4<0>, C4<0>, C4<0>;
L_0x1fa3d10 .functor OR 1, L_0x1fa3d10/0/0, L_0x1fa3d10/0/4, C4<0>, C4<0>;
v0x1cdf920_0 .net *"_s1", 0 0, L_0x1fa2f20;  1 drivers
v0x1cdeca0_0 .net *"_s11", 0 0, L_0x1fa3870;  1 drivers
v0x1cded80_0 .net *"_s13", 0 0, L_0x1fa39a0;  1 drivers
v0x1cde0d0_0 .net *"_s15", 0 0, L_0x1fa3c20;  1 drivers
v0x1cde1b0_0 .net *"_s3", 0 0, L_0x1fa3080;  1 drivers
v0x1cdd500_0 .net *"_s5", 0 0, L_0x1fa31e0;  1 drivers
v0x1cdd5e0_0 .net *"_s7", 0 0, L_0x1fa3530;  1 drivers
v0x1cdc930_0 .net *"_s9", 0 0, L_0x1fa3710;  1 drivers
v0x1cdca10_0 .net "a0", 0 0, L_0x1fa29b0;  alias, 1 drivers
v0x1cdcab0_0 .net "a1", 0 0, L_0x1fa2b20;  alias, 1 drivers
v0x1cdbd60_0 .net "a2", 0 0, L_0x7f0fd5053888;  alias, 1 drivers
v0x1cdbe20_0 .net "a3", 0 0, L_0x1fa2da0;  alias, 1 drivers
v0x1cdbee0_0 .net "a4", 0 0, L_0x1fa2ce0;  alias, 1 drivers
v0x1cdb190_0 .net "addWire", 0 0, L_0x1fa32d0;  1 drivers
v0x1cdb250_0 .net "nandWire", 0 0, L_0x1fa3800;  1 drivers
v0x1cdb310_0 .net "norWire", 0 0, L_0x1fa3a90;  1 drivers
v0x1cda5c0_0 .net "ns0", 0 0, L_0x1fa2eb0;  1 drivers
v0x1cd99f0_0 .net "ns1", 0 0, L_0x1fa3010;  1 drivers
v0x1cd9ab0_0 .net "ns2", 0 0, L_0x1fa3170;  1 drivers
v0x1cd9b70_0 .net "out", 0 0, L_0x1fa3d10;  alias, 1 drivers
v0x1cd8e20_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1cd8ee0_0 .net "sltWire", 0 0, L_0x1fa35d0;  1 drivers
v0x1cd8fa0_0 .net "xorWire", 0 0, L_0x1fa34c0;  1 drivers
L_0x1fa2f20 .part v0x1a12fa0_0, 0, 1;
L_0x1fa3080 .part v0x1a12fa0_0, 1, 1;
L_0x1fa31e0 .part v0x1a12fa0_0, 2, 1;
L_0x1fa3530 .part v0x1a12fa0_0, 0, 1;
L_0x1fa3710 .part v0x1a12fa0_0, 1, 1;
L_0x1fa3870 .part v0x1a12fa0_0, 1, 1;
L_0x1fa39a0 .part v0x1a12fa0_0, 0, 1;
L_0x1fa3c20 .part v0x1a12fa0_0, 2, 1;
S_0x1c5a0e0 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1c5a2a0 .param/l "bit" 0 4 127, +C4<011000>;
S_0x1c5f3d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c5a0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fa2470 .functor XOR 1, L_0x1fa40a0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fa4520 .functor NOR 1, L_0x1f884a0, L_0x1fa40a0, C4<0>, C4<0>;
L_0x1fa4670 .functor XOR 1, L_0x1f884a0, L_0x1fa40a0, C4<0>, C4<0>;
L_0x1fa4730 .functor NAND 1, L_0x1f884a0, L_0x1fa40a0, C4<1>, C4<1>;
L_0x1fa4830 .functor XOR 1, v0x1c8cfb0_0, L_0x1fa4520, C4<0>, C4<0>;
L_0x1fa48f0 .functor XOR 1, v0x1c8cfb0_0, L_0x1fa4730, C4<0>, C4<0>;
v0x1d597c0_0 .net "a", 0 0, L_0x1f884a0;  1 drivers
v0x1d598b0_0 .net "addSubtract", 0 0, L_0x1fa44b0;  1 drivers
v0x1d59950_0 .net "b", 0 0, L_0x1fa40a0;  1 drivers
v0x1d5eac0_0 .net "bOut", 0 0, L_0x1fa2470;  1 drivers
v0x1d5eb90_0 .net "carryin", 0 0, L_0x1fa4140;  1 drivers
v0x1d5ec30_0 .net "carryout", 0 0, L_0x1fa4440;  1 drivers
v0x1d63dc0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1d63e60_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1d63f00_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d788f0_0 .net "nandOut", 0 0, L_0x1fa48f0;  1 drivers
v0x1d789c0_0 .net "nandgate", 0 0, L_0x1fa4730;  1 drivers
v0x1d78a60_0 .net "norOut", 0 0, L_0x1fa4830;  1 drivers
v0x1d7dbf0_0 .net "norgate", 0 0, L_0x1fa4520;  1 drivers
v0x1d7dc90_0 .net "result", 0 0, L_0x1f88250;  1 drivers
L_0x7f0fd50538d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d7dd60_0 .net "slt", 0 0, L_0x7f0fd50538d0;  1 drivers
v0x1d82ef0_0 .net "xorgate", 0 0, L_0x1fa4670;  1 drivers
S_0x1c791f0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c5f3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fa24e0 .functor AND 1, L_0x1f884a0, L_0x1fa2470, C4<1>, C4<1>;
L_0x1fa42d0 .functor XOR 1, L_0x1f884a0, L_0x1fa2470, C4<0>, C4<0>;
L_0x1fa43d0 .functor AND 1, L_0x1fa42d0, L_0x1fa4140, C4<1>, C4<1>;
L_0x1fa4440 .functor OR 1, L_0x1fa43d0, L_0x1fa24e0, C4<0>, C4<0>;
L_0x1fa44b0 .functor XOR 1, L_0x1fa42d0, L_0x1fa4140, C4<0>, C4<0>;
v0x1c73fd0_0 .net "G", 0 0, L_0x1fa24e0;  1 drivers
v0x1c7e4f0_0 .net "P", 0 0, L_0x1fa42d0;  1 drivers
v0x1c7e5b0_0 .net "PandCin", 0 0, L_0x1fa43d0;  1 drivers
v0x1c7e680_0 .net "a", 0 0, L_0x1f884a0;  alias, 1 drivers
v0x1c837f0_0 .net "b", 0 0, L_0x1fa2470;  alias, 1 drivers
v0x1c838b0_0 .net "carryin", 0 0, L_0x1fa4140;  alias, 1 drivers
v0x1c83970_0 .net "carryout", 0 0, L_0x1fa4440;  alias, 1 drivers
v0x1c98310_0 .net "sum", 0 0, L_0x1fa44b0;  alias, 1 drivers
S_0x1c9d610 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c5f3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fa4a00 .functor NOT 1, L_0x1fa4a70, C4<0>, C4<0>, C4<0>;
L_0x1fa4b60 .functor NOT 1, L_0x1fa4bd0, C4<0>, C4<0>, C4<0>;
L_0x1fa4cc0 .functor NOT 1, L_0x1fa4d30, C4<0>, C4<0>, C4<0>;
L_0x1fa4e20 .functor AND 1, L_0x1fa4cc0, L_0x1fa4b60, L_0x1fa4a00, L_0x1fa44b0;
L_0x1fa5010 .functor AND 1, L_0x1fa4cc0, L_0x1fa4b60, L_0x1fa5080, L_0x1fa4670;
L_0x1fa5120 .functor AND 1, L_0x1fa4cc0, L_0x1fa5220, L_0x1fa4a00, L_0x7f0fd50538d0;
L_0x1fa5310 .functor AND 1, L_0x1fa4cc0, L_0x1fa5380, L_0x1fa54b0, L_0x1fa48f0;
L_0x1f87fd0 .functor AND 1, L_0x1f88160, L_0x1fa4b60, L_0x1fa4a00, L_0x1fa4830;
L_0x1f88250/0/0 .functor OR 1, L_0x1fa4e20, L_0x1fa5010, L_0x1fa5120, L_0x1fa5310;
L_0x1f88250/0/4 .functor OR 1, L_0x1f87fd0, C4<0>, C4<0>, C4<0>;
L_0x1f88250 .functor OR 1, L_0x1f88250/0/0, L_0x1f88250/0/4, C4<0>, C4<0>;
v0x1ca2920_0 .net *"_s1", 0 0, L_0x1fa4a70;  1 drivers
v0x1ca2a00_0 .net *"_s11", 0 0, L_0x1fa5380;  1 drivers
v0x1cb7450_0 .net *"_s13", 0 0, L_0x1fa54b0;  1 drivers
v0x1cb7510_0 .net *"_s15", 0 0, L_0x1f88160;  1 drivers
v0x1cb75f0_0 .net *"_s3", 0 0, L_0x1fa4bd0;  1 drivers
v0x1cbc750_0 .net *"_s5", 0 0, L_0x1fa4d30;  1 drivers
v0x1cbc830_0 .net *"_s7", 0 0, L_0x1fa5080;  1 drivers
v0x1cc3840_0 .net *"_s9", 0 0, L_0x1fa5220;  1 drivers
v0x1cc3920_0 .net "a0", 0 0, L_0x1fa44b0;  alias, 1 drivers
v0x1cc39c0_0 .net "a1", 0 0, L_0x1fa4670;  alias, 1 drivers
v0x1d1b5d0_0 .net "a2", 0 0, L_0x7f0fd50538d0;  alias, 1 drivers
v0x1d1b670_0 .net "a3", 0 0, L_0x1fa48f0;  alias, 1 drivers
v0x1d1b730_0 .net "a4", 0 0, L_0x1fa4830;  alias, 1 drivers
v0x1d208c0_0 .net "addWire", 0 0, L_0x1fa4e20;  1 drivers
v0x1d20960_0 .net "nandWire", 0 0, L_0x1fa5310;  1 drivers
v0x1d20a20_0 .net "norWire", 0 0, L_0x1f87fd0;  1 drivers
v0x1d3a6e0_0 .net "ns0", 0 0, L_0x1fa4a00;  1 drivers
v0x1d3f9d0_0 .net "ns1", 0 0, L_0x1fa4b60;  1 drivers
v0x1d3fa90_0 .net "ns2", 0 0, L_0x1fa4cc0;  1 drivers
v0x1d3fb50_0 .net "out", 0 0, L_0x1f88250;  alias, 1 drivers
v0x1d44cb0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d44d70_0 .net "sltWire", 0 0, L_0x1fa5120;  1 drivers
v0x1d44e30_0 .net "xorWire", 0 0, L_0x1fa5010;  1 drivers
L_0x1fa4a70 .part v0x1a12fa0_0, 0, 1;
L_0x1fa4bd0 .part v0x1a12fa0_0, 1, 1;
L_0x1fa4d30 .part v0x1a12fa0_0, 2, 1;
L_0x1fa5080 .part v0x1a12fa0_0, 0, 1;
L_0x1fa5220 .part v0x1a12fa0_0, 1, 1;
L_0x1fa5380 .part v0x1a12fa0_0, 1, 1;
L_0x1fa54b0 .part v0x1a12fa0_0, 0, 1;
L_0x1f88160 .part v0x1a12fa0_0, 2, 1;
S_0x1d94580 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1d94740 .param/l "bit" 0 4 127, +C4<011001>;
S_0x1ddf8a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1d94580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f88790 .functor XOR 1, L_0x1fa8740, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1f88ca0 .functor NOR 1, L_0x1fa86a0, L_0x1fa8740, C4<0>, C4<0>;
L_0x1f88da0 .functor XOR 1, L_0x1fa86a0, L_0x1fa8740, C4<0>, C4<0>;
L_0x1f88e60 .functor NAND 1, L_0x1fa86a0, L_0x1fa8740, C4<1>, C4<1>;
L_0x1f88f60 .functor XOR 1, v0x1c8cfb0_0, L_0x1f88ca0, C4<0>, C4<0>;
L_0x1fa75b0 .functor XOR 1, v0x1c8cfb0_0, L_0x1f88e60, C4<0>, C4<0>;
v0x1da6860_0 .net "a", 0 0, L_0x1fa86a0;  1 drivers
v0x1da6950_0 .net "addSubtract", 0 0, L_0x1f88c30;  1 drivers
v0x1da69f0_0 .net "b", 0 0, L_0x1fa8740;  1 drivers
v0x1d353b0_0 .net "bOut", 0 0, L_0x1f88790;  1 drivers
v0x1d35480_0 .net "carryin", 0 0, L_0x1f88540;  1 drivers
v0x1d35520_0 .net "carryout", 0 0, L_0x1f88ad0;  1 drivers
v0x1d162a0_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1d16340_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1d163e0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d16480_0 .net "nandOut", 0 0, L_0x1fa75b0;  1 drivers
v0x1d017b0_0 .net "nandgate", 0 0, L_0x1f88e60;  1 drivers
v0x1d01850_0 .net "norOut", 0 0, L_0x1f88f60;  1 drivers
v0x1d01920_0 .net "norgate", 0 0, L_0x1f88ca0;  1 drivers
v0x1cfc480_0 .net "result", 0 0, L_0x1fa8450;  1 drivers
L_0x7f0fd5053918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfc550_0 .net "slt", 0 0, L_0x7f0fd5053918;  1 drivers
v0x1cfc620_0 .net "xorgate", 0 0, L_0x1f88da0;  1 drivers
S_0x1de4b90 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ddf8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f88850 .functor AND 1, L_0x1fa86a0, L_0x1f88790, C4<1>, C4<1>;
L_0x1f88910 .functor XOR 1, L_0x1fa86a0, L_0x1f88790, C4<0>, C4<0>;
L_0x1f88a10 .functor AND 1, L_0x1f88910, L_0x1f88540, C4<1>, C4<1>;
L_0x1f88ad0 .functor OR 1, L_0x1f88a10, L_0x1f88850, C4<0>, C4<0>;
L_0x1f88c30 .functor XOR 1, L_0x1f88910, L_0x1f88540, C4<0>, C4<0>;
v0x1df9690_0 .net "G", 0 0, L_0x1f88850;  1 drivers
v0x1df9770_0 .net "P", 0 0, L_0x1f88910;  1 drivers
v0x1df9830_0 .net "PandCin", 0 0, L_0x1f88a10;  1 drivers
v0x1dfe990_0 .net "a", 0 0, L_0x1fa86a0;  alias, 1 drivers
v0x1dfea50_0 .net "b", 0 0, L_0x1f88790;  alias, 1 drivers
v0x1e03c90_0 .net "carryin", 0 0, L_0x1f88540;  alias, 1 drivers
v0x1e03d50_0 .net "carryout", 0 0, L_0x1f88ad0;  alias, 1 drivers
v0x1e03e10_0 .net "sum", 0 0, L_0x1f88c30;  alias, 1 drivers
S_0x1e1da80 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ddf8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fa7670 .functor NOT 1, L_0x1fa76e0, C4<0>, C4<0>, C4<0>;
L_0x1fa77d0 .functor NOT 1, L_0x1fa7840, C4<0>, C4<0>, C4<0>;
L_0x1fa7930 .functor NOT 1, L_0x1fa79a0, C4<0>, C4<0>, C4<0>;
L_0x1fa7a90 .functor AND 1, L_0x1fa7930, L_0x1fa77d0, L_0x1fa7670, L_0x1f88c30;
L_0x1fa7c80 .functor AND 1, L_0x1fa7930, L_0x1fa77d0, L_0x1fa7cf0, L_0x1f88da0;
L_0x1fa7d90 .functor AND 1, L_0x1fa7930, L_0x1fa7e90, L_0x1fa7670, L_0x7f0fd5053918;
L_0x1fa7f80 .functor AND 1, L_0x1fa7930, L_0x1fa7ff0, L_0x1fa80e0, L_0x1fa75b0;
L_0x1fa81d0 .functor AND 1, L_0x1fa8360, L_0x1fa77d0, L_0x1fa7670, L_0x1f88f60;
L_0x1fa8450/0/0 .functor OR 1, L_0x1fa7a90, L_0x1fa7c80, L_0x1fa7d90, L_0x1fa7f80;
L_0x1fa8450/0/4 .functor OR 1, L_0x1fa81d0, C4<0>, C4<0>, C4<0>;
L_0x1fa8450 .functor OR 1, L_0x1fa8450/0/0, L_0x1fa8450/0/4, C4<0>, C4<0>;
v0x1e22e30_0 .net *"_s1", 0 0, L_0x1fa76e0;  1 drivers
v0x1e22f10_0 .net *"_s11", 0 0, L_0x1fa7ff0;  1 drivers
v0x1e28080_0 .net *"_s13", 0 0, L_0x1fa80e0;  1 drivers
v0x1e28140_0 .net *"_s15", 0 0, L_0x1fa8360;  1 drivers
v0x1e28220_0 .net *"_s3", 0 0, L_0x1fa7840;  1 drivers
v0x1e3cb70_0 .net *"_s5", 0 0, L_0x1fa79a0;  1 drivers
v0x1e3cc50_0 .net *"_s7", 0 0, L_0x1fa7cf0;  1 drivers
v0x1e43c60_0 .net *"_s9", 0 0, L_0x1fa7e90;  1 drivers
v0x1e43d40_0 .net "a0", 0 0, L_0x1f88c30;  alias, 1 drivers
v0x1e43de0_0 .net "a1", 0 0, L_0x1f88da0;  alias, 1 drivers
v0x1e46810_0 .net "a2", 0 0, L_0x7f0fd5053918;  alias, 1 drivers
v0x1e468b0_0 .net "a3", 0 0, L_0x1fa75b0;  alias, 1 drivers
v0x1e46970_0 .net "a4", 0 0, L_0x1f88f60;  alias, 1 drivers
v0x1dda570_0 .net "addWire", 0 0, L_0x1fa7a90;  1 drivers
v0x1dda630_0 .net "nandWire", 0 0, L_0x1fa7f80;  1 drivers
v0x1dda6f0_0 .net "norWire", 0 0, L_0x1fa81d0;  1 drivers
v0x1dc5a70_0 .net "ns0", 0 0, L_0x1fa7670;  1 drivers
v0x1dc5c20_0 .net "ns1", 0 0, L_0x1fa77d0;  1 drivers
v0x1dc0770_0 .net "ns2", 0 0, L_0x1fa7930;  1 drivers
v0x1dc0830_0 .net "out", 0 0, L_0x1fa8450;  alias, 1 drivers
v0x1dc08f0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1dbb470_0 .net "sltWire", 0 0, L_0x1fa7d90;  1 drivers
v0x1dbb530_0 .net "xorWire", 0 0, L_0x1fa7c80;  1 drivers
L_0x1fa76e0 .part v0x1a12fa0_0, 0, 1;
L_0x1fa7840 .part v0x1a12fa0_0, 1, 1;
L_0x1fa79a0 .part v0x1a12fa0_0, 2, 1;
L_0x1fa7cf0 .part v0x1a12fa0_0, 0, 1;
L_0x1fa7e90 .part v0x1a12fa0_0, 1, 1;
L_0x1fa7ff0 .part v0x1a12fa0_0, 1, 1;
L_0x1fa80e0 .part v0x1a12fa0_0, 0, 1;
L_0x1fa8360 .part v0x1a12fa0_0, 2, 1;
S_0x1cf70f0 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1cf72b0 .param/l "bit" 0 4 127, +C4<011010>;
S_0x1c54db0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cf70f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f8aba0 .functor XOR 1, L_0x1fa87e0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fa8f20 .functor NOR 1, L_0x1faa3e0, L_0x1fa87e0, C4<0>, C4<0>;
L_0x1fa9020 .functor XOR 1, L_0x1faa3e0, L_0x1fa87e0, C4<0>, C4<0>;
L_0x1fa90e0 .functor NAND 1, L_0x1faa3e0, L_0x1fa87e0, C4<1>, C4<1>;
L_0x1fa91e0 .functor XOR 1, v0x1c8cfb0_0, L_0x1fa8f20, C4<0>, C4<0>;
L_0x1fa92a0 .functor XOR 1, v0x1c8cfb0_0, L_0x1fa90e0, C4<0>, C4<0>;
v0x1d2ae70_0 .net "a", 0 0, L_0x1faa3e0;  1 drivers
v0x1d2af60_0 .net "addSubtract", 0 0, L_0x1fa8eb0;  1 drivers
v0x1d2b000_0 .net "b", 0 0, L_0x1fa87e0;  1 drivers
v0x1d25bb0_0 .net "bOut", 0 0, L_0x1f8aba0;  1 drivers
v0x1d25c80_0 .net "carryin", 0 0, L_0x1fa8880;  1 drivers
v0x1d25d70_0 .net "carryout", 0 0, L_0x1fa8d50;  1 drivers
v0x1d11030_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1d110d0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1d11170_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d11210_0 .net "nandOut", 0 0, L_0x1fa92a0;  1 drivers
v0x1d0bd80_0 .net "nandgate", 0 0, L_0x1fa90e0;  1 drivers
v0x1d0be20_0 .net "norOut", 0 0, L_0x1fa91e0;  1 drivers
v0x1d0bef0_0 .net "norgate", 0 0, L_0x1fa8f20;  1 drivers
v0x1d06ac0_0 .net "result", 0 0, L_0x1faa190;  1 drivers
L_0x7f0fd5053960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d06b90_0 .net "slt", 0 0, L_0x7f0fd5053960;  1 drivers
v0x1d06c60_0 .net "xorgate", 0 0, L_0x1fa9020;  1 drivers
S_0x1c40370 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c54db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f8ac10 .functor AND 1, L_0x1faa3e0, L_0x1f8aba0, C4<1>, C4<1>;
L_0x1f886c0 .functor XOR 1, L_0x1faa3e0, L_0x1f8aba0, C4<0>, C4<0>;
L_0x1fa8ce0 .functor AND 1, L_0x1f886c0, L_0x1fa8880, C4<1>, C4<1>;
L_0x1fa8d50 .functor OR 1, L_0x1fa8ce0, L_0x1f8ac10, C4<0>, C4<0>;
L_0x1fa8eb0 .functor XOR 1, L_0x1f886c0, L_0x1fa8880, C4<0>, C4<0>;
v0x1c3af90_0 .net "G", 0 0, L_0x1f8ac10;  1 drivers
v0x1c3b070_0 .net "P", 0 0, L_0x1f886c0;  1 drivers
v0x1c3b130_0 .net "PandCin", 0 0, L_0x1fa8ce0;  1 drivers
v0x1c35c60_0 .net "a", 0 0, L_0x1faa3e0;  alias, 1 drivers
v0x1c35d20_0 .net "b", 0 0, L_0x1f8aba0;  alias, 1 drivers
v0x1c35e30_0 .net "carryin", 0 0, L_0x1fa8880;  alias, 1 drivers
v0x1d970b0_0 .net "carryout", 0 0, L_0x1fa8d50;  alias, 1 drivers
v0x1d97150_0 .net "sum", 0 0, L_0x1fa8eb0;  alias, 1 drivers
S_0x1def130 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c54db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fa93b0 .functor NOT 1, L_0x1fa9420, C4<0>, C4<0>, C4<0>;
L_0x1fa9510 .functor NOT 1, L_0x1fa9580, C4<0>, C4<0>, C4<0>;
L_0x1fa9670 .functor NOT 1, L_0x1fa96e0, C4<0>, C4<0>, C4<0>;
L_0x1fa97d0 .functor AND 1, L_0x1fa9670, L_0x1fa9510, L_0x1fa93b0, L_0x1fa8eb0;
L_0x1fa99c0 .functor AND 1, L_0x1fa9670, L_0x1fa9510, L_0x1fa9a30, L_0x1fa9020;
L_0x1fa9ad0 .functor AND 1, L_0x1fa9670, L_0x1fa9bd0, L_0x1fa93b0, L_0x7f0fd5053960;
L_0x1fa9cc0 .functor AND 1, L_0x1fa9670, L_0x1fa9d30, L_0x1fa9e20, L_0x1fa92a0;
L_0x1fa9f10 .functor AND 1, L_0x1faa0a0, L_0x1fa9510, L_0x1fa93b0, L_0x1fa91e0;
L_0x1faa190/0/0 .functor OR 1, L_0x1fa97d0, L_0x1fa99c0, L_0x1fa9ad0, L_0x1fa9cc0;
L_0x1faa190/0/4 .functor OR 1, L_0x1fa9f10, C4<0>, C4<0>, C4<0>;
L_0x1faa190 .functor OR 1, L_0x1faa190/0/0, L_0x1faa190/0/4, C4<0>, C4<0>;
v0x1de9e70_0 .net *"_s1", 0 0, L_0x1fa9420;  1 drivers
v0x1de9f50_0 .net *"_s11", 0 0, L_0x1fa9d30;  1 drivers
v0x1dea030_0 .net *"_s13", 0 0, L_0x1fa9e20;  1 drivers
v0x1dd52d0_0 .net *"_s15", 0 0, L_0x1faa0a0;  1 drivers
v0x1dd5390_0 .net *"_s3", 0 0, L_0x1fa9580;  1 drivers
v0x1dd54c0_0 .net *"_s5", 0 0, L_0x1fa96e0;  1 drivers
v0x1dd0010_0 .net *"_s7", 0 0, L_0x1fa9a30;  1 drivers
v0x1dd00f0_0 .net *"_s9", 0 0, L_0x1fa9bd0;  1 drivers
v0x1dd01d0_0 .net "a0", 0 0, L_0x1fa8eb0;  alias, 1 drivers
v0x1dcad50_0 .net "a1", 0 0, L_0x1fa9020;  alias, 1 drivers
v0x1dcadf0_0 .net "a2", 0 0, L_0x7f0fd5053960;  alias, 1 drivers
v0x1dcaeb0_0 .net "a3", 0 0, L_0x1fa92a0;  alias, 1 drivers
v0x1db6190_0 .net "a4", 0 0, L_0x1fa91e0;  alias, 1 drivers
v0x1db6250_0 .net "addWire", 0 0, L_0x1fa97d0;  1 drivers
v0x1db6310_0 .net "nandWire", 0 0, L_0x1fa9cc0;  1 drivers
v0x1db0ed0_0 .net "norWire", 0 0, L_0x1fa9f10;  1 drivers
v0x1db0f90_0 .net "ns0", 0 0, L_0x1fa93b0;  1 drivers
v0x1dabc20_0 .net "ns1", 0 0, L_0x1fa9510;  1 drivers
v0x1dabce0_0 .net "ns2", 0 0, L_0x1fa9670;  1 drivers
v0x1dabda0_0 .net "out", 0 0, L_0x1faa190;  alias, 1 drivers
v0x1d30130_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d301f0_0 .net "sltWire", 0 0, L_0x1fa9ad0;  1 drivers
v0x1d302b0_0 .net "xorWire", 0 0, L_0x1fa99c0;  1 drivers
L_0x1fa9420 .part v0x1a12fa0_0, 0, 1;
L_0x1fa9580 .part v0x1a12fa0_0, 1, 1;
L_0x1fa96e0 .part v0x1a12fa0_0, 2, 1;
L_0x1fa9a30 .part v0x1a12fa0_0, 0, 1;
L_0x1fa9bd0 .part v0x1a12fa0_0, 1, 1;
L_0x1fa9d30 .part v0x1a12fa0_0, 1, 1;
L_0x1fa9e20 .part v0x1a12fa0_0, 0, 1;
L_0x1faa0a0 .part v0x1a12fa0_0, 2, 1;
S_0x1c6ec40 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1c6ee00 .param/l "bit" 0 4 127, +C4<011011>;
S_0x1c69980 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c6ec40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fa89b0 .functor XOR 1, L_0x1fac180, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1faaba0 .functor NOR 1, L_0x1fac0e0, L_0x1fac180, C4<0>, C4<0>;
L_0x1faaca0 .functor XOR 1, L_0x1fac0e0, L_0x1fac180, C4<0>, C4<0>;
L_0x1faad60 .functor NAND 1, L_0x1fac0e0, L_0x1fac180, C4<1>, C4<1>;
L_0x1faae60 .functor XOR 1, v0x1c8cfb0_0, L_0x1faaba0, C4<0>, C4<0>;
L_0x1faaf20 .functor XOR 1, v0x1c8cfb0_0, L_0x1faad60, C4<0>, C4<0>;
v0x1e13590_0 .net "a", 0 0, L_0x1fac0e0;  1 drivers
v0x1e13680_0 .net "addSubtract", 0 0, L_0x1faab30;  1 drivers
v0x1e13720_0 .net "b", 0 0, L_0x1fac180;  1 drivers
v0x1e137c0_0 .net "bOut", 0 0, L_0x1fa89b0;  1 drivers
v0x1e0e2e0_0 .net "carryin", 0 0, L_0x1faa480;  1 drivers
v0x1e0e380_0 .net "carryout", 0 0, L_0x1faa9d0;  1 drivers
v0x1e0e450_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1e0e4f0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1df4450_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1df44f0_0 .net "nandOut", 0 0, L_0x1faaf20;  1 drivers
v0x1df45c0_0 .net "nandgate", 0 0, L_0x1faad60;  1 drivers
v0x1df4660_0 .net "norOut", 0 0, L_0x1faae60;  1 drivers
v0x1d8d510_0 .net "norgate", 0 0, L_0x1faaba0;  1 drivers
v0x1d8d5b0_0 .net "result", 0 0, L_0x1fabe90;  1 drivers
L_0x7f0fd50539a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8d680_0 .net "slt", 0 0, L_0x7f0fd50539a8;  1 drivers
v0x1d8d750_0 .net "xorgate", 0 0, L_0x1faaca0;  1 drivers
S_0x1c647a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c69980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1faa750 .functor AND 1, L_0x1fac0e0, L_0x1fa89b0, C4<1>, C4<1>;
L_0x1faa810 .functor XOR 1, L_0x1fac0e0, L_0x1fa89b0, C4<0>, C4<0>;
L_0x1faa910 .functor AND 1, L_0x1faa810, L_0x1faa480, C4<1>, C4<1>;
L_0x1faa9d0 .functor OR 1, L_0x1faa910, L_0x1faa750, C4<0>, C4<0>;
L_0x1faab30 .functor XOR 1, L_0x1faa810, L_0x1faa480, C4<0>, C4<0>;
v0x1c4fb20_0 .net "G", 0 0, L_0x1faa750;  1 drivers
v0x1c4fbe0_0 .net "P", 0 0, L_0x1faa810;  1 drivers
v0x1c4fca0_0 .net "PandCin", 0 0, L_0x1faa910;  1 drivers
v0x1c4a860_0 .net "a", 0 0, L_0x1fac0e0;  alias, 1 drivers
v0x1c4a920_0 .net "b", 0 0, L_0x1fa89b0;  alias, 1 drivers
v0x1c4a9e0_0 .net "carryin", 0 0, L_0x1faa480;  alias, 1 drivers
v0x1c455a0_0 .net "carryout", 0 0, L_0x1faa9d0;  alias, 1 drivers
v0x1c45660_0 .net "sum", 0 0, L_0x1faab30;  alias, 1 drivers
S_0x1c30a30 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c69980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fab030 .functor NOT 1, L_0x1fab0a0, C4<0>, C4<0>, C4<0>;
L_0x1fab190 .functor NOT 1, L_0x1fab200, C4<0>, C4<0>, C4<0>;
L_0x1fab2f0 .functor NOT 1, L_0x1fab360, C4<0>, C4<0>, C4<0>;
L_0x1fab450 .functor AND 1, L_0x1fab2f0, L_0x1fab190, L_0x1fab030, L_0x1faab30;
L_0x1fab640 .functor AND 1, L_0x1fab2f0, L_0x1fab190, L_0x1fab6b0, L_0x1faaca0;
L_0x1fab750 .functor AND 1, L_0x1fab2f0, L_0x1fab890, L_0x1fab030, L_0x7f0fd50539a8;
L_0x1fab980 .functor AND 1, L_0x1fab2f0, L_0x1fab9f0, L_0x1fabb20, L_0x1faaf20;
L_0x1fabc10 .functor AND 1, L_0x1fabda0, L_0x1fab190, L_0x1fab030, L_0x1faae60;
L_0x1fabe90/0/0 .functor OR 1, L_0x1fab450, L_0x1fab640, L_0x1fab750, L_0x1fab980;
L_0x1fabe90/0/4 .functor OR 1, L_0x1fabc10, C4<0>, C4<0>, C4<0>;
L_0x1fabe90 .functor OR 1, L_0x1fabe90/0/0, L_0x1fabe90/0/4, C4<0>, C4<0>;
v0x1c2b780_0 .net *"_s1", 0 0, L_0x1fab0a0;  1 drivers
v0x1c2b860_0 .net *"_s11", 0 0, L_0x1fab9f0;  1 drivers
v0x1c2b940_0 .net *"_s13", 0 0, L_0x1fabb20;  1 drivers
v0x1c263d0_0 .net *"_s15", 0 0, L_0x1fabda0;  1 drivers
v0x1c26490_0 .net *"_s3", 0 0, L_0x1fab200;  1 drivers
v0x1c265c0_0 .net *"_s5", 0 0, L_0x1fab360;  1 drivers
v0x1cc63e0_0 .net *"_s7", 0 0, L_0x1fab6b0;  1 drivers
v0x1cc64a0_0 .net *"_s9", 0 0, L_0x1fab890;  1 drivers
v0x1cc6580_0 .net "a0", 0 0, L_0x1faab30;  alias, 1 drivers
v0x1e37930_0 .net "a1", 0 0, L_0x1faaca0;  alias, 1 drivers
v0x1e379d0_0 .net "a2", 0 0, L_0x7f0fd50539a8;  alias, 1 drivers
v0x1e37a90_0 .net "a3", 0 0, L_0x1faaf20;  alias, 1 drivers
v0x1e37b50_0 .net "a4", 0 0, L_0x1faae60;  alias, 1 drivers
v0x1e32680_0 .net "addWire", 0 0, L_0x1fab450;  1 drivers
v0x1e32720_0 .net "nandWire", 0 0, L_0x1fab980;  1 drivers
v0x1e327e0_0 .net "norWire", 0 0, L_0x1fabc10;  1 drivers
v0x1e328a0_0 .net "ns0", 0 0, L_0x1fab030;  1 drivers
v0x1e2d4e0_0 .net "ns1", 0 0, L_0x1fab190;  1 drivers
v0x1e2d580_0 .net "ns2", 0 0, L_0x1fab2f0;  1 drivers
v0x1e18840_0 .net "out", 0 0, L_0x1fabe90;  alias, 1 drivers
v0x1e18900_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1e189c0_0 .net "sltWire", 0 0, L_0x1fab750;  1 drivers
v0x1e18a80_0 .net "xorWire", 0 0, L_0x1fab640;  1 drivers
L_0x1fab0a0 .part v0x1a12fa0_0, 0, 1;
L_0x1fab200 .part v0x1a12fa0_0, 1, 1;
L_0x1fab360 .part v0x1a12fa0_0, 2, 1;
L_0x1fab6b0 .part v0x1a12fa0_0, 0, 1;
L_0x1fab890 .part v0x1a12fa0_0, 1, 1;
L_0x1fab9f0 .part v0x1a12fa0_0, 1, 1;
L_0x1fabb20 .part v0x1a12fa0_0, 0, 1;
L_0x1fabda0 .part v0x1a12fa0_0, 2, 1;
S_0x1d88260 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1d88420 .param/l "bit" 0 4 127, +C4<011100>;
S_0x1d736a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1d88260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1faa5b0 .functor XOR 1, L_0x1fac220, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fac840 .functor NOR 1, L_0x1fadd80, L_0x1fac220, C4<0>, C4<0>;
L_0x1fac940 .functor XOR 1, L_0x1fadd80, L_0x1fac220, C4<0>, C4<0>;
L_0x1faca00 .functor NAND 1, L_0x1fadd80, L_0x1fac220, C4<1>, C4<1>;
L_0x1facb00 .functor XOR 1, v0x1c8cfb0_0, L_0x1fac840, C4<0>, C4<0>;
L_0x1facbc0 .functor XOR 1, v0x1c8cfb0_0, L_0x1faca00, C4<0>, C4<0>;
v0x1cc6b70_0 .net "a", 0 0, L_0x1fadd80;  1 drivers
v0x1cc6c30_0 .net "addSubtract", 0 0, L_0x1fac7d0;  1 drivers
v0x1cc6cd0_0 .net "b", 0 0, L_0x1fac220;  1 drivers
v0x1cc6d70_0 .net "bOut", 0 0, L_0x1faa5b0;  1 drivers
v0x1d97840_0 .net "carryin", 0 0, L_0x1fac2c0;  1 drivers
v0x1d97930_0 .net "carryout", 0 0, L_0x1fac670;  1 drivers
v0x1d97a00_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1d97aa0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1d44860_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1d44900_0 .net "nandOut", 0 0, L_0x1facbc0;  1 drivers
v0x1d449d0_0 .net "nandgate", 0 0, L_0x1faca00;  1 drivers
v0x1e46fa0_0 .net "norOut", 0 0, L_0x1facb00;  1 drivers
v0x1e47070_0 .net "norgate", 0 0, L_0x1fac840;  1 drivers
v0x1e47110_0 .net "result", 0 0, L_0x1fadb30;  1 drivers
L_0x7f0fd50539f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e471e0_0 .net "slt", 0 0, L_0x7f0fd50539f0;  1 drivers
v0x199c8f0_0 .net "xorgate", 0 0, L_0x1fac940;  1 drivers
S_0x1d6e3f0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1d736a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1faa620 .functor AND 1, L_0x1fadd80, L_0x1faa5b0, C4<1>, C4<1>;
L_0x1fac4b0 .functor XOR 1, L_0x1fadd80, L_0x1faa5b0, C4<0>, C4<0>;
L_0x1fac5b0 .functor AND 1, L_0x1fac4b0, L_0x1fac2c0, C4<1>, C4<1>;
L_0x1fac670 .functor OR 1, L_0x1fac5b0, L_0x1faa620, C4<0>, C4<0>;
L_0x1fac7d0 .functor XOR 1, L_0x1fac4b0, L_0x1fac2c0, C4<0>, C4<0>;
v0x1d6e610_0 .net "G", 0 0, L_0x1faa620;  1 drivers
v0x1d69140_0 .net "P", 0 0, L_0x1fac4b0;  1 drivers
v0x1d69200_0 .net "PandCin", 0 0, L_0x1fac5b0;  1 drivers
v0x1d692d0_0 .net "a", 0 0, L_0x1fadd80;  alias, 1 drivers
v0x1d69390_0 .net "b", 0 0, L_0x1faa5b0;  alias, 1 drivers
v0x1d54570_0 .net "carryin", 0 0, L_0x1fac2c0;  alias, 1 drivers
v0x1d54630_0 .net "carryout", 0 0, L_0x1fac670;  alias, 1 drivers
v0x1d546f0_0 .net "sum", 0 0, L_0x1fac7d0;  alias, 1 drivers
S_0x1d4f2c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1d736a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1faccd0 .functor NOT 1, L_0x1facd40, C4<0>, C4<0>, C4<0>;
L_0x1face30 .functor NOT 1, L_0x1facea0, C4<0>, C4<0>, C4<0>;
L_0x1facf90 .functor NOT 1, L_0x1fad000, C4<0>, C4<0>, C4<0>;
L_0x1fad0f0 .functor AND 1, L_0x1facf90, L_0x1face30, L_0x1faccd0, L_0x1fac7d0;
L_0x1fad2e0 .functor AND 1, L_0x1facf90, L_0x1face30, L_0x1fad350, L_0x1fac940;
L_0x1fad3f0 .functor AND 1, L_0x1facf90, L_0x1fad530, L_0x1faccd0, L_0x7f0fd50539f0;
L_0x1fad620 .functor AND 1, L_0x1facf90, L_0x1fad690, L_0x1fad7c0, L_0x1facbc0;
L_0x1fad8b0 .functor AND 1, L_0x1fada40, L_0x1face30, L_0x1faccd0, L_0x1facb00;
L_0x1fadb30/0/0 .functor OR 1, L_0x1fad0f0, L_0x1fad2e0, L_0x1fad3f0, L_0x1fad620;
L_0x1fadb30/0/4 .functor OR 1, L_0x1fad8b0, C4<0>, C4<0>, C4<0>;
L_0x1fadb30 .functor OR 1, L_0x1fadb30/0/0, L_0x1fadb30/0/4, C4<0>, C4<0>;
v0x1d4a010_0 .net *"_s1", 0 0, L_0x1facd40;  1 drivers
v0x1d4a0f0_0 .net *"_s11", 0 0, L_0x1fad690;  1 drivers
v0x1d4a1d0_0 .net *"_s13", 0 0, L_0x1fad7c0;  1 drivers
v0x1cb21f0_0 .net *"_s15", 0 0, L_0x1fada40;  1 drivers
v0x1cb22d0_0 .net *"_s3", 0 0, L_0x1facea0;  1 drivers
v0x1cb2400_0 .net *"_s5", 0 0, L_0x1fad000;  1 drivers
v0x1cacf40_0 .net *"_s7", 0 0, L_0x1fad350;  1 drivers
v0x1cad020_0 .net *"_s9", 0 0, L_0x1fad530;  1 drivers
v0x1cad100_0 .net "a0", 0 0, L_0x1fac7d0;  alias, 1 drivers
v0x1cad1a0_0 .net "a1", 0 0, L_0x1fac940;  alias, 1 drivers
v0x1ca7c90_0 .net "a2", 0 0, L_0x7f0fd50539f0;  alias, 1 drivers
v0x1ca7d50_0 .net "a3", 0 0, L_0x1facbc0;  alias, 1 drivers
v0x1ca7e10_0 .net "a4", 0 0, L_0x1facb00;  alias, 1 drivers
v0x1ca7ed0_0 .net "addWire", 0 0, L_0x1fad0f0;  1 drivers
v0x1c930b0_0 .net "nandWire", 0 0, L_0x1fad620;  1 drivers
v0x1c93170_0 .net "norWire", 0 0, L_0x1fad8b0;  1 drivers
v0x1c93230_0 .net "ns0", 0 0, L_0x1faccd0;  1 drivers
v0x1c932d0_0 .net "ns1", 0 0, L_0x1face30;  1 drivers
v0x1c8df10_0 .net "ns2", 0 0, L_0x1facf90;  1 drivers
v0x1c8dfb0_0 .net "out", 0 0, L_0x1fadb30;  alias, 1 drivers
v0x1c88b50_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1c88c10_0 .net "sltWire", 0 0, L_0x1fad3f0;  1 drivers
v0x1c88cd0_0 .net "xorWire", 0 0, L_0x1fad2e0;  1 drivers
L_0x1facd40 .part v0x1a12fa0_0, 0, 1;
L_0x1facea0 .part v0x1a12fa0_0, 1, 1;
L_0x1fad000 .part v0x1a12fa0_0, 2, 1;
L_0x1fad350 .part v0x1a12fa0_0, 0, 1;
L_0x1fad530 .part v0x1a12fa0_0, 1, 1;
L_0x1fad690 .part v0x1a12fa0_0, 1, 1;
L_0x1fad7c0 .part v0x1a12fa0_0, 0, 1;
L_0x1fada40 .part v0x1a12fa0_0, 2, 1;
S_0x199ca20 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x1e472b0 .param/l "bit" 0 4 127, +C4<011101>;
S_0x198bd20 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x199ca20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fac3f0 .functor XOR 1, L_0x1fafda0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fae8e0 .functor NOR 1, L_0x1fafd00, L_0x1fafda0, C4<0>, C4<0>;
L_0x1fae9e0 .functor XOR 1, L_0x1fafd00, L_0x1fafda0, C4<0>, C4<0>;
L_0x1faea50 .functor NAND 1, L_0x1fafd00, L_0x1fafda0, C4<1>, C4<1>;
L_0x1faeb50 .functor XOR 1, v0x1c8cfb0_0, L_0x1fae8e0, C4<0>, C4<0>;
L_0x1faebc0 .functor XOR 1, v0x1c8cfb0_0, L_0x1faea50, C4<0>, C4<0>;
v0x1991730_0 .net "a", 0 0, L_0x1fafd00;  1 drivers
v0x198ce50_0 .net "addSubtract", 0 0, L_0x1955790;  1 drivers
v0x198cef0_0 .net "b", 0 0, L_0x1fafda0;  1 drivers
v0x198cf90_0 .net "bOut", 0 0, L_0x1fac3f0;  1 drivers
v0x198d060_0 .net "carryin", 0 0, L_0x1fade20;  1 drivers
v0x198d150_0 .net "carryout", 0 0, L_0x1955630;  1 drivers
v0x1988f60_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1989000_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x19890a0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1989140_0 .net "nandOut", 0 0, L_0x1faebc0;  1 drivers
v0x1989210_0 .net "nandgate", 0 0, L_0x1faea50;  1 drivers
v0x19892b0_0 .net "norOut", 0 0, L_0x1faeb50;  1 drivers
v0x198a980_0 .net "norgate", 0 0, L_0x1fae8e0;  1 drivers
v0x198aa20_0 .net "result", 0 0, L_0x1fafab0;  1 drivers
L_0x7f0fd5053a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x198aaf0_0 .net "slt", 0 0, L_0x7f0fd5053a38;  1 drivers
v0x198abc0_0 .net "xorgate", 0 0, L_0x1fae9e0;  1 drivers
S_0x196fef0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x198bd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1955400 .functor AND 1, L_0x1fafd00, L_0x1fac3f0, C4<1>, C4<1>;
L_0x1955470 .functor XOR 1, L_0x1fafd00, L_0x1fac3f0, C4<0>, C4<0>;
L_0x1955570 .functor AND 1, L_0x1955470, L_0x1fade20, C4<1>, C4<1>;
L_0x1955630 .functor OR 1, L_0x1955570, L_0x1955400, C4<0>, C4<0>;
L_0x1955790 .functor XOR 1, L_0x1955470, L_0x1fade20, C4<0>, C4<0>;
v0x1970110_0 .net "G", 0 0, L_0x1955400;  1 drivers
v0x19701f0_0 .net "P", 0 0, L_0x1955470;  1 drivers
v0x199cc50_0 .net "PandCin", 0 0, L_0x1955570;  1 drivers
v0x198c020_0 .net "a", 0 0, L_0x1fafd00;  alias, 1 drivers
v0x196e0a0_0 .net "b", 0 0, L_0x1fac3f0;  alias, 1 drivers
v0x196e1b0_0 .net "carryin", 0 0, L_0x1fade20;  alias, 1 drivers
v0x196e270_0 .net "carryout", 0 0, L_0x1955630;  alias, 1 drivers
v0x196e330_0 .net "sum", 0 0, L_0x1955790;  alias, 1 drivers
S_0x196ef70 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x198bd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1faecd0 .functor NOT 1, L_0x1faed40, C4<0>, C4<0>, C4<0>;
L_0x1faee30 .functor NOT 1, L_0x1faeea0, C4<0>, C4<0>, C4<0>;
L_0x1faef90 .functor NOT 1, L_0x1faf000, C4<0>, C4<0>, C4<0>;
L_0x1faf0f0 .functor AND 1, L_0x1faef90, L_0x1faee30, L_0x1faecd0, L_0x1955790;
L_0x1faf2e0 .functor AND 1, L_0x1faef90, L_0x1faee30, L_0x1faf350, L_0x1fae9e0;
L_0x1faf3f0 .functor AND 1, L_0x1faef90, L_0x1faf4f0, L_0x1faecd0, L_0x7f0fd5053a38;
L_0x1faf5e0 .functor AND 1, L_0x1faef90, L_0x1faf650, L_0x1faf740, L_0x1faebc0;
L_0x1faf830 .functor AND 1, L_0x1faf9c0, L_0x1faee30, L_0x1faecd0, L_0x1faeb50;
L_0x1fafab0/0/0 .functor OR 1, L_0x1faf0f0, L_0x1faf2e0, L_0x1faf3f0, L_0x1faf5e0;
L_0x1fafab0/0/4 .functor OR 1, L_0x1faf830, C4<0>, C4<0>, C4<0>;
L_0x1fafab0 .functor OR 1, L_0x1fafab0/0/0, L_0x1fafab0/0/4, C4<0>, C4<0>;
v0x196f210_0 .net *"_s1", 0 0, L_0x1faed40;  1 drivers
v0x196f2f0_0 .net *"_s11", 0 0, L_0x1faf650;  1 drivers
v0x1965750_0 .net *"_s13", 0 0, L_0x1faf740;  1 drivers
v0x19657f0_0 .net *"_s15", 0 0, L_0x1faf9c0;  1 drivers
v0x19658d0_0 .net *"_s3", 0 0, L_0x1faeea0;  1 drivers
v0x1965a00_0 .net *"_s5", 0 0, L_0x1faf000;  1 drivers
v0x1985c00_0 .net *"_s7", 0 0, L_0x1faf350;  1 drivers
v0x1985ce0_0 .net *"_s9", 0 0, L_0x1faf4f0;  1 drivers
v0x1985dc0_0 .net "a0", 0 0, L_0x1955790;  alias, 1 drivers
v0x1985e60_0 .net "a1", 0 0, L_0x1fae9e0;  alias, 1 drivers
v0x1985f00_0 .net "a2", 0 0, L_0x7f0fd5053a38;  alias, 1 drivers
v0x197f630_0 .net "a3", 0 0, L_0x1faebc0;  alias, 1 drivers
v0x197f6f0_0 .net "a4", 0 0, L_0x1faeb50;  alias, 1 drivers
v0x197f7b0_0 .net "addWire", 0 0, L_0x1faf0f0;  1 drivers
v0x197f870_0 .net "nandWire", 0 0, L_0x1faf5e0;  1 drivers
v0x197f930_0 .net "norWire", 0 0, L_0x1faf830;  1 drivers
v0x19828c0_0 .net "ns0", 0 0, L_0x1faecd0;  1 drivers
v0x1982a70_0 .net "ns1", 0 0, L_0x1faee30;  1 drivers
v0x1982b30_0 .net "ns2", 0 0, L_0x1faef90;  1 drivers
v0x1982bf0_0 .net "out", 0 0, L_0x1fafab0;  alias, 1 drivers
v0x1991410_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x19914d0_0 .net "sltWire", 0 0, L_0x1faf3f0;  1 drivers
v0x1991590_0 .net "xorWire", 0 0, L_0x1faf2e0;  1 drivers
L_0x1faed40 .part v0x1a12fa0_0, 0, 1;
L_0x1faeea0 .part v0x1a12fa0_0, 1, 1;
L_0x1faf000 .part v0x1a12fa0_0, 2, 1;
L_0x1faf350 .part v0x1a12fa0_0, 0, 1;
L_0x1faf4f0 .part v0x1a12fa0_0, 1, 1;
L_0x1faf650 .part v0x1a12fa0_0, 1, 1;
L_0x1faf740 .part v0x1a12fa0_0, 0, 1;
L_0x1faf9c0 .part v0x1a12fa0_0, 2, 1;
S_0x1987ce0 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x1e43440;
 .timescale 0 0;
P_0x198d220 .param/l "bit" 0 4 127, +C4<011110>;
S_0x1916cf0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1987ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fadf50 .functor XOR 1, L_0x1f938a0, v0x1c8cef0_0, C4<0>, C4<0>;
L_0x1fb0440 .functor NOR 1, L_0x1fb1940, L_0x1f938a0, C4<0>, C4<0>;
L_0x1fb0540 .functor XOR 1, L_0x1fb1940, L_0x1f938a0, C4<0>, C4<0>;
L_0x1fb0600 .functor NAND 1, L_0x1fb1940, L_0x1f938a0, C4<1>, C4<1>;
L_0x1fb0700 .functor XOR 1, v0x1c8cfb0_0, L_0x1fb0440, C4<0>, C4<0>;
L_0x1fb07c0 .functor XOR 1, v0x1c8cfb0_0, L_0x1fb0600, C4<0>, C4<0>;
v0x1e52680_0 .net "a", 0 0, L_0x1fb1940;  1 drivers
v0x1e52720_0 .net "addSubtract", 0 0, L_0x1fb03d0;  1 drivers
v0x1e527c0_0 .net "b", 0 0, L_0x1f938a0;  1 drivers
v0x1e52860_0 .net "bOut", 0 0, L_0x1fadf50;  1 drivers
v0x1e52900_0 .net "carryin", 0 0, L_0x1f93940;  1 drivers
v0x1e529a0_0 .net "carryout", 0 0, L_0x1fb0270;  1 drivers
v0x1e52a40_0 .net "invertB", 0 0, v0x1c8cef0_0;  alias, 1 drivers
v0x1e52ae0_0 .net "invertOut", 0 0, v0x1c8cfb0_0;  alias, 1 drivers
v0x1c833a0_0 .net "muxindex", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1c83440_0 .net "nandOut", 0 0, L_0x1fb07c0;  1 drivers
v0x1c83510_0 .net "nandgate", 0 0, L_0x1fb0600;  1 drivers
v0x1992d10_0 .net "norOut", 0 0, L_0x1fb0700;  1 drivers
v0x1992de0_0 .net "norgate", 0 0, L_0x1fb0440;  1 drivers
v0x1992e80_0 .net "result", 0 0, L_0x1fb16f0;  1 drivers
L_0x7f0fd5053a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1992f50_0 .net "slt", 0 0, L_0x7f0fd5053a80;  1 drivers
v0x1993020_0 .net "xorgate", 0 0, L_0x1fb0540;  1 drivers
S_0x194d450 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1916cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fadfc0 .functor AND 1, L_0x1fb1940, L_0x1fadf50, C4<1>, C4<1>;
L_0x1fb0100 .functor XOR 1, L_0x1fb1940, L_0x1fadf50, C4<0>, C4<0>;
L_0x1fb0200 .functor AND 1, L_0x1fb0100, L_0x1f93940, C4<1>, C4<1>;
L_0x1fb0270 .functor OR 1, L_0x1fb0200, L_0x1fadfc0, C4<0>, C4<0>;
L_0x1fb03d0 .functor XOR 1, L_0x1fb0100, L_0x1f93940, C4<0>, C4<0>;
v0x194d650_0 .net "G", 0 0, L_0x1fadfc0;  1 drivers
v0x194d730_0 .net "P", 0 0, L_0x1fb0100;  1 drivers
v0x198acf0_0 .net "PandCin", 0 0, L_0x1fb0200;  1 drivers
v0x1ac8c50_0 .net "a", 0 0, L_0x1fb1940;  alias, 1 drivers
v0x1916ff0_0 .net "b", 0 0, L_0x1fadf50;  alias, 1 drivers
v0x19513b0_0 .net "carryin", 0 0, L_0x1f93940;  alias, 1 drivers
v0x1951470_0 .net "carryout", 0 0, L_0x1fb0270;  alias, 1 drivers
v0x1951530_0 .net "sum", 0 0, L_0x1fb03d0;  alias, 1 drivers
S_0x195ab20 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1916cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fb08d0 .functor NOT 1, L_0x1fb0940, C4<0>, C4<0>, C4<0>;
L_0x1fb0a30 .functor NOT 1, L_0x1fb0aa0, C4<0>, C4<0>, C4<0>;
L_0x1fb0b90 .functor NOT 1, L_0x1fb0c00, C4<0>, C4<0>, C4<0>;
L_0x1fb0cf0 .functor AND 1, L_0x1fb0b90, L_0x1fb0a30, L_0x1fb08d0, L_0x1fb03d0;
L_0x1fb0ee0 .functor AND 1, L_0x1fb0b90, L_0x1fb0a30, L_0x1fb0f50, L_0x1fb0540;
L_0x1fb0ff0 .functor AND 1, L_0x1fb0b90, L_0x1fb10f0, L_0x1fb08d0, L_0x7f0fd5053a80;
L_0x1fb11e0 .functor AND 1, L_0x1fb0b90, L_0x1fb1250, L_0x1fb1380, L_0x1fb07c0;
L_0x1fb1470 .functor AND 1, L_0x1fb1600, L_0x1fb0a30, L_0x1fb08d0, L_0x1fb0700;
L_0x1fb16f0/0/0 .functor OR 1, L_0x1fb0cf0, L_0x1fb0ee0, L_0x1fb0ff0, L_0x1fb11e0;
L_0x1fb16f0/0/4 .functor OR 1, L_0x1fb1470, C4<0>, C4<0>, C4<0>;
L_0x1fb16f0 .functor OR 1, L_0x1fb16f0/0/0, L_0x1fb16f0/0/4, C4<0>, C4<0>;
v0x195adc0_0 .net *"_s1", 0 0, L_0x1fb0940;  1 drivers
v0x195aea0_0 .net *"_s11", 0 0, L_0x1fb1250;  1 drivers
v0x1951690_0 .net *"_s13", 0 0, L_0x1fb1380;  1 drivers
v0x1969b40_0 .net *"_s15", 0 0, L_0x1fb1600;  1 drivers
v0x1969c20_0 .net *"_s3", 0 0, L_0x1fb0aa0;  1 drivers
v0x1969d50_0 .net *"_s5", 0 0, L_0x1fb0c00;  1 drivers
v0x1969e30_0 .net *"_s7", 0 0, L_0x1fb0f50;  1 drivers
v0x1969f10_0 .net *"_s9", 0 0, L_0x1fb10f0;  1 drivers
v0x1e51c10_0 .net "a0", 0 0, L_0x1fb03d0;  alias, 1 drivers
v0x1e51cb0_0 .net "a1", 0 0, L_0x1fb0540;  alias, 1 drivers
v0x1e51d50_0 .net "a2", 0 0, L_0x7f0fd5053a80;  alias, 1 drivers
v0x1e51df0_0 .net "a3", 0 0, L_0x1fb07c0;  alias, 1 drivers
v0x1e51e90_0 .net "a4", 0 0, L_0x1fb0700;  alias, 1 drivers
v0x1e51f30_0 .net "addWire", 0 0, L_0x1fb0cf0;  1 drivers
v0x1e51fd0_0 .net "nandWire", 0 0, L_0x1fb11e0;  1 drivers
v0x1e52070_0 .net "norWire", 0 0, L_0x1fb1470;  1 drivers
v0x1e52110_0 .net "ns0", 0 0, L_0x1fb08d0;  1 drivers
v0x1e522c0_0 .net "ns1", 0 0, L_0x1fb0a30;  1 drivers
v0x1e52360_0 .net "ns2", 0 0, L_0x1fb0b90;  1 drivers
v0x1e52400_0 .net "out", 0 0, L_0x1fb16f0;  alias, 1 drivers
v0x1e524a0_0 .net "select", 2 0, v0x1a12fa0_0;  alias, 1 drivers
v0x1e52540_0 .net "sltWire", 0 0, L_0x1fb0ff0;  1 drivers
v0x1e525e0_0 .net "xorWire", 0 0, L_0x1fb0ee0;  1 drivers
L_0x1fb0940 .part v0x1a12fa0_0, 0, 1;
L_0x1fb0aa0 .part v0x1a12fa0_0, 1, 1;
L_0x1fb0c00 .part v0x1a12fa0_0, 2, 1;
L_0x1fb0f50 .part v0x1a12fa0_0, 0, 1;
L_0x1fb10f0 .part v0x1a12fa0_0, 1, 1;
L_0x1fb1250 .part v0x1a12fa0_0, 1, 1;
L_0x1fb1380 .part v0x1a12fa0_0, 0, 1;
L_0x1fb1600 .part v0x1a12fa0_0, 2, 1;
S_0x1e56530 .scope module, "cpuMemory" "memory" 3 30, 6 10 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataMemorydataOut"
    .port_info 2 /OUTPUT 32 "instructionOut"
    .port_info 3 /INPUT 32 "InstructionAddress"
    .port_info 4 /INPUT 32 "dataMemoryAddress"
    .port_info 5 /INPUT 1 "dataMemorywriteEnable"
    .port_info 6 /INPUT 32 "dataMemorydataIn"
P_0x1e56720 .param/l "addresswidth" 0 6 12, +C4<00000000000000000000000000100000>;
P_0x1e56760 .param/l "depth" 0 6 13, +C4<00000000000000001000000000000000>;
P_0x1e567a0 .param/l "width" 0 6 14, +C4<00000000000000000000000000100000>;
L_0x1f68b20 .functor BUFZ 32, L_0x1f68940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1f690d0 .functor BUFZ 32, L_0x1f68be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1e56a50_0 .net "InstructionAddress", 31 0, v0x1e5ba90_0;  alias, 1 drivers
v0x1e56b30_0 .net *"_s12", 31 0, L_0x1f68be0;  1 drivers
v0x1e56c30_0 .net *"_s14", 14 0, L_0x1f68db0;  1 drivers
v0x1e56cf0_0 .net *"_s16", 12 0, L_0x1f68c80;  1 drivers
L_0x7f0fd5053060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e56dd0_0 .net *"_s18", 1 0, L_0x7f0fd5053060;  1 drivers
v0x1e56f00_0 .net *"_s20", 16 0, L_0x1f68ef0;  1 drivers
L_0x7f0fd50530a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e56fe0_0 .net *"_s23", 1 0, L_0x7f0fd50530a8;  1 drivers
v0x1e570c0_0 .net *"_s4", 31 0, L_0x1f68940;  1 drivers
v0x1e571a0_0 .net *"_s6", 16 0, L_0x1f689e0;  1 drivers
L_0x7f0fd5053018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e57310_0 .net *"_s9", 1 0, L_0x7f0fd5053018;  1 drivers
v0x1e573f0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1e574b0_0 .net "compactDataMemoryAddress", 14 0, L_0x1f68810;  1 drivers
v0x1e57590_0 .net "compactInstructionAddress", 14 0, L_0x1f68770;  1 drivers
v0x1e57670_0 .net "dataMemoryAddress", 31 0, L_0x1fb5520;  alias, 1 drivers
v0x1e57730_0 .net "dataMemorydataIn", 31 0, L_0x1fb9a20;  alias, 1 drivers
v0x1e577f0_0 .net "dataMemorydataOut", 31 0, L_0x1f68b20;  alias, 1 drivers
v0x1e578d0_0 .net "dataMemorywriteEnable", 0 0, v0x1e5abe0_0;  alias, 1 drivers
v0x1e57a80_0 .net "instructionOut", 31 0, L_0x1f690d0;  alias, 1 drivers
v0x1e57b20 .array "memory", 0 32767, 31 0;
E_0x1e568e0 .event posedge, v0x1e573f0_0;
L_0x1f68770 .part v0x1e5ba90_0, 0, 15;
L_0x1f68810 .part L_0x1fb5520, 0, 15;
L_0x1f68940 .array/port v0x1e57b20, L_0x1f689e0;
L_0x1f689e0 .concat [ 15 2 0 0], L_0x1f68810, L_0x7f0fd5053018;
L_0x1f68be0 .array/port v0x1e57b20, L_0x1f68ef0;
L_0x1f68c80 .part L_0x1f68770, 2, 13;
L_0x1f68db0 .concat [ 13 2 0 0], L_0x1f68c80, L_0x7f0fd5053060;
L_0x1f68ef0 .concat [ 15 2 0 0], L_0x1f68db0, L_0x7f0fd50530a8;
S_0x1e57ce0 .scope module, "muxA" "mux2to1by32" 3 73, 7 61 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
v0x1e57f50_0 .net "address", 0 0, v0x1e5ad70_0;  alias, 1 drivers
v0x1e58030_0 .net "input0", 31 0, L_0x1fb92f0;  alias, 1 drivers
v0x1e58110_0 .net "input1", 31 0, v0x1e5ba90_0;  alias, 1 drivers
v0x1e58210_0 .var "out", 31 0;
E_0x1ce9640 .event edge, v0x1e57f50_0, v0x1e58030_0, v0x1e56a50_0;
S_0x1e58370 .scope module, "muxB" "mux4to1by32" 3 65, 7 3 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
v0x1e58680_0 .net "address", 1 0, v0x1e5ae40_0;  alias, 1 drivers
v0x1e58780_0 .net "input0", 31 0, L_0x1f79800;  alias, 1 drivers
v0x1e58860_0 .net "input1", 31 0, L_0x1fb9a20;  alias, 1 drivers
L_0x7f0fd5053138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1e58960_0 .net "input2", 31 0, L_0x7f0fd5053138;  1 drivers
o0x7f0fd50e2078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1e58a20_0 .net "input3", 31 0, o0x7f0fd50e2078;  0 drivers
v0x1e58b50_0 .var "out", 31 0;
E_0x1e58620/0 .event edge, v0x1e58680_0, v0x1e58780_0, v0x1e57730_0, v0x1e58960_0;
E_0x1e58620/1 .event edge, v0x1e58a20_0;
E_0x1e58620 .event/or E_0x1e58620/0, E_0x1e58620/1;
S_0x1e58cf0 .scope module, "muxPC" "mux4to1by32" 3 47, 7 3 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
v0x1e59010_0 .net "address", 1 0, v0x1e5af30_0;  alias, 1 drivers
v0x1e59110_0 .net "input0", 31 0, L_0x1ff5df0;  alias, 1 drivers
v0x1e591f0_0 .net "input1", 31 0, L_0x1f69310;  1 drivers
v0x1e592e0_0 .net "input2", 31 0, L_0x1fb92f0;  alias, 1 drivers
v0x1e593d0_0 .net "input3", 31 0, L_0x2034110;  alias, 1 drivers
v0x1e594e0_0 .var "out", 31 0;
E_0x1e58fb0/0 .event edge, v0x1e59010_0, v0x1e59110_0, v0x1e591f0_0, v0x1e58030_0;
E_0x1e58fb0/1 .event edge, v0x1e593d0_0;
E_0x1e58fb0 .event/or E_0x1e58fb0/0, E_0x1e58fb0/1;
S_0x1e596c0 .scope module, "muxRegWriteSelect" "mux4to1by5" 3 56, 7 23 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "out"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 5 "input0"
    .port_info 3 /INPUT 5 "input1"
    .port_info 4 /INPUT 5 "input2"
    .port_info 5 /INPUT 5 "input3"
v0x1e59990_0 .net "address", 1 0, v0x1e5b360_0;  alias, 1 drivers
v0x1e59a90_0 .net "input0", 4 0, L_0x1f69400;  1 drivers
L_0x7f0fd50530f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1e59b70_0 .net "input1", 4 0, L_0x7f0fd50530f0;  1 drivers
v0x1e59c60_0 .net "input2", 4 0, L_0x1f694a0;  1 drivers
o0x7f0fd50e2498 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1e59d40_0 .net "input3", 4 0, o0x7f0fd50e2498;  0 drivers
v0x1e59e70_0 .var "out", 4 0;
E_0x1e59930/0 .event edge, v0x1e59990_0, v0x1e59a90_0, v0x1e59b70_0, v0x1e59c60_0;
E_0x1e59930/1 .event edge, v0x1e59d40_0;
E_0x1e59930 .event/or E_0x1e59930/0, E_0x1e59930/1;
S_0x1e5a030 .scope module, "muxWD3" "mux2to1by32" 3 80, 7 61 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
v0x1e5a2e0_0 .net "address", 0 0, v0x1e5b000_0;  alias, 1 drivers
v0x1e5a3c0_0 .net "input0", 31 0, L_0x1f68b20;  alias, 1 drivers
v0x1e5a4b0_0 .net "input1", 31 0, L_0x1fb5520;  alias, 1 drivers
v0x1e5a5d0_0 .var "out", 31 0;
E_0x1e58540 .event edge, v0x1e5a2e0_0, v0x1e577f0_0, v0x1e56020_0;
S_0x1e5a710 .scope module, "opDecoder" "instructionDecoder" 3 123, 8 31 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "functcode"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "regWrite"
    .port_info 4 /OUTPUT 1 "muxA_en"
    .port_info 5 /OUTPUT 1 "dm_we"
    .port_info 6 /OUTPUT 1 "muxWD3_en"
    .port_info 7 /OUTPUT 2 "muxB_en"
    .port_info 8 /OUTPUT 2 "regWriteAddSelect"
    .port_info 9 /OUTPUT 2 "muxPC"
    .port_info 10 /OUTPUT 3 "ALUop"
L_0x1fbb2c0 .functor NOT 1, L_0x1fb6050, C4<0>, C4<0>, C4<0>;
v0x1e5aab0_0 .var "ALUop", 2 0;
v0x1e5abe0_0 .var "dm_we", 0 0;
v0x1e5aca0_0 .net "functcode", 5 0, L_0x1fbb460;  1 drivers
v0x1e5ad70_0 .var "muxA_en", 0 0;
v0x1e5ae40_0 .var "muxB_en", 1 0;
v0x1e5af30_0 .var "muxPC", 1 0;
v0x1e5b000_0 .var "muxWD3_en", 0 0;
v0x1e5b0d0_0 .net "nzero", 0 0, L_0x1fbb2c0;  1 drivers
v0x1e5b170_0 .net "opcode", 5 0, L_0x1fbb3c0;  1 drivers
v0x1e5b2a0_0 .var "regWrite", 0 0;
v0x1e5b360_0 .var "regWriteAddSelect", 1 0;
v0x1e5b450_0 .net "zero", 0 0, L_0x1fb6050;  alias, 1 drivers
E_0x1e5aa50 .event edge, v0x1e5b170_0, v0x1e5aca0_0, v0x1e56350_0, v0x1e5b0d0_0;
S_0x1e5b6a0 .scope module, "pc" "programCounter" 3 41, 9 5 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "q"
v0x1e5b8d0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1e5b9c0_0 .net "d", 31 0, v0x1e594e0_0;  alias, 1 drivers
v0x1e5ba90_0 .var "q", 31 0;
S_0x1e5bc10 .scope module, "pcAddFour" "ALU" 3 137, 4 106 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1ebe2e0 .functor NOT 1, L_0x1fd8460, C4<0>, C4<0>, C4<0>;
L_0x1fd86b0 .functor NOT 1, L_0x1fd8720, C4<0>, C4<0>, C4<0>;
L_0x1fd8810 .functor NOT 1, L_0x1ff43e0, C4<0>, C4<0>, C4<0>;
L_0x1ff4560 .functor AND 1, L_0x1fd8810, L_0x1fd86b0, L_0x1ebe2e0, C4<1>;
L_0x1ff5ff0 .functor AND 1, L_0x1fd8810, L_0x1ff6060, C4<1>, C4<1>;
L_0x1ff6150 .functor OR 1, L_0x1ff4560, L_0x1ff5ff0, C4<0>, C4<0>;
L_0x1ff66b0 .functor XOR 1, L_0x1ff4730, L_0x1ff67b0, C4<0>, C4<0>;
L_0x1ff6850 .functor AND 1, L_0x1ff66b0, L_0x1ff6150, C4<1>, C4<1>;
L_0x1ff7110 .functor XOR 1, L_0x1ff6850, L_0x1ff4840, C4<0>, C4<0>;
L_0x1ff7210/0/0 .functor OR 1, L_0x1ff7390, L_0x1ff7480, L_0x1ff6dd0, L_0x1ff6fd0;
L_0x1ff7210/0/4 .functor OR 1, L_0x1ff78d0, L_0x1ff7970, L_0x1ff7570, L_0x1ff7660;
L_0x1ff7210/0/8 .functor OR 1, L_0x1ff7750, L_0x1ff7d90, L_0x1ff7a10, L_0x1ff6ec0;
L_0x1ff7210/0/12 .functor OR 1, L_0x1ff81d0, L_0x1ff8270, L_0x1ff7e30, L_0x1ff7f20;
L_0x1ff7210/0/16 .functor OR 1, L_0x1ff8010, L_0x1ff8100, L_0x1ff8360, L_0x1ff8450;
L_0x1ff7210/0/20 .functor OR 1, L_0x1ff8540, L_0x1ff8630, L_0x1ff8b60, L_0x1ff8c50;
L_0x1ff7210/0/24 .functor OR 1, L_0x1ff8770, L_0x1ff8860, L_0x1ff8950, L_0x1ff8a40;
L_0x1ff7210/0/28 .functor OR 1, L_0x1ff7b00, L_0x1ff7bf0, L_0x1ff8d40, L_0x1ff8e30;
L_0x1ff7210/1/0 .functor OR 1, L_0x1ff7210/0/0, L_0x1ff7210/0/4, L_0x1ff7210/0/8, L_0x1ff7210/0/12;
L_0x1ff7210/1/4 .functor OR 1, L_0x1ff7210/0/16, L_0x1ff7210/0/20, L_0x1ff7210/0/24, L_0x1ff7210/0/28;
L_0x1ff7210 .functor NOR 1, L_0x1ff7210/1/0, L_0x1ff7210/1/4, C4<0>, C4<0>;
v0x1ec3660_0 .net "Cout", 30 0, L_0x1ff40f0;  1 drivers
v0x1ec3760_0 .net *"_s231", 0 0, L_0x1fd8460;  1 drivers
v0x1ec3840_0 .net *"_s233", 0 0, L_0x1fd8720;  1 drivers
v0x1ec3930_0 .net *"_s235", 0 0, L_0x1ff43e0;  1 drivers
v0x1ec3a10_0 .net *"_s237", 0 0, L_0x1ff6060;  1 drivers
v0x1ec3af0_0 .net *"_s239", 0 0, L_0x1ff67b0;  1 drivers
v0x1ec3bd0_0 .net *"_s241", 0 0, L_0x1ff7390;  1 drivers
v0x1ec3cb0_0 .net *"_s243", 0 0, L_0x1ff7480;  1 drivers
v0x1ec3d90_0 .net *"_s245", 0 0, L_0x1ff6dd0;  1 drivers
v0x1ec3f00_0 .net *"_s247", 0 0, L_0x1ff6fd0;  1 drivers
v0x1ec3fe0_0 .net *"_s249", 0 0, L_0x1ff78d0;  1 drivers
v0x1ec40c0_0 .net *"_s251", 0 0, L_0x1ff7970;  1 drivers
v0x1ec41a0_0 .net *"_s253", 0 0, L_0x1ff7570;  1 drivers
v0x1ec4280_0 .net *"_s255", 0 0, L_0x1ff7660;  1 drivers
v0x1ec4360_0 .net *"_s257", 0 0, L_0x1ff7750;  1 drivers
v0x1ec4440_0 .net *"_s259", 0 0, L_0x1ff7d90;  1 drivers
v0x1ec4520_0 .net *"_s261", 0 0, L_0x1ff7a10;  1 drivers
v0x1ec46d0_0 .net *"_s263", 0 0, L_0x1ff6ec0;  1 drivers
v0x1ec4770_0 .net *"_s265", 0 0, L_0x1ff81d0;  1 drivers
v0x1ec4850_0 .net *"_s267", 0 0, L_0x1ff8270;  1 drivers
v0x1ec4930_0 .net *"_s269", 0 0, L_0x1ff7e30;  1 drivers
v0x1ec4a10_0 .net *"_s271", 0 0, L_0x1ff7f20;  1 drivers
v0x1ec4af0_0 .net *"_s273", 0 0, L_0x1ff8010;  1 drivers
v0x1ec4bd0_0 .net *"_s275", 0 0, L_0x1ff8100;  1 drivers
v0x1ec4cb0_0 .net *"_s277", 0 0, L_0x1ff8360;  1 drivers
v0x1ec4d90_0 .net *"_s279", 0 0, L_0x1ff8450;  1 drivers
v0x1ec4e70_0 .net *"_s281", 0 0, L_0x1ff8540;  1 drivers
v0x1ec4f50_0 .net *"_s283", 0 0, L_0x1ff8630;  1 drivers
v0x1ec5030_0 .net *"_s285", 0 0, L_0x1ff8b60;  1 drivers
v0x1ec5110_0 .net *"_s287", 0 0, L_0x1ff8c50;  1 drivers
v0x1ec51f0_0 .net *"_s289", 0 0, L_0x1ff8770;  1 drivers
v0x1ec52d0_0 .net *"_s291", 0 0, L_0x1ff8860;  1 drivers
v0x1ec53b0_0 .net *"_s293", 0 0, L_0x1ff8950;  1 drivers
v0x1ec4600_0 .net *"_s295", 0 0, L_0x1ff8a40;  1 drivers
v0x1ec5680_0 .net *"_s297", 0 0, L_0x1ff7b00;  1 drivers
v0x1ec5760_0 .net *"_s299", 0 0, L_0x1ff7bf0;  1 drivers
v0x1ec5840_0 .net *"_s301", 0 0, L_0x1ff8d40;  1 drivers
v0x1ec5920_0 .net *"_s303", 0 0, L_0x1ff8e30;  1 drivers
v0x1ec5a00_0 .net "addMode", 0 0, L_0x1ff4560;  1 drivers
v0x1ec5ac0_0 .net "carryout", 0 0, L_0x1ff4730;  1 drivers
L_0x7f0fd5054530 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1ec5b60_0 .net "command", 2 0, L_0x7f0fd5054530;  1 drivers
v0x1ec5c20_0 .net "invertB", 0 0, v0x1e62430_0;  1 drivers
v0x1ec5cc0_0 .net "invertOut", 0 0, v0x1e62580_0;  1 drivers
v0x1ec5d60_0 .net "muxindex", 2 0, v0x1e62650_0;  1 drivers
v0x1ec5e00_0 .net "ncmd0", 0 0, L_0x1ebe2e0;  1 drivers
v0x1ec5ec0_0 .net "ncmd1", 0 0, L_0x1fd86b0;  1 drivers
v0x1ec5f80_0 .net "ncmd2", 0 0, L_0x1fd8810;  1 drivers
v0x1ec6040_0 .net "opOvf", 0 0, L_0x1ff6150;  1 drivers
L_0x7f0fd50544e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1ec6100_0 .net "operandA", 31 0, L_0x7f0fd50544e8;  1 drivers
v0x1ec61e0_0 .net "operandB", 31 0, v0x1e5ba90_0;  alias, 1 drivers
v0x1ec62a0_0 .net "overflow", 0 0, L_0x1ff6850;  1 drivers
v0x1ec6360_0 .net "ovf_internal", 0 0, L_0x1ff66b0;  1 drivers
v0x1ec6420_0 .net "result", 31 0, L_0x1ff5df0;  alias, 1 drivers
v0x1ec64e0_0 .net "set_in", 0 0, L_0x1ff7110;  1 drivers
v0x1ec65d0_0 .net "set_out", 0 0, L_0x1ff4840;  1 drivers
v0x1ec6670_0 .net "subSltMode", 0 0, L_0x1ff5ff0;  1 drivers
v0x1ec6710_0 .net "zero", 0 0, L_0x1ff7210;  1 drivers
L_0x1fbce80 .part L_0x7f0fd50544e8, 1, 1;
L_0x1fbcf20 .part v0x1e5ba90_0, 1, 1;
L_0x1fbcfc0 .part L_0x1ff40f0, 0, 1;
L_0x1fbea70 .part L_0x7f0fd50544e8, 2, 1;
L_0x1fbeb60 .part v0x1e5ba90_0, 2, 1;
L_0x1fbec00 .part L_0x1ff40f0, 1, 1;
L_0x1fc0740 .part L_0x7f0fd50544e8, 3, 1;
L_0x1fc07e0 .part v0x1e5ba90_0, 3, 1;
L_0x1fc0990 .part L_0x1ff40f0, 2, 1;
L_0x1fc2440 .part L_0x7f0fd50544e8, 4, 1;
L_0x1fc25d0 .part v0x1e5ba90_0, 4, 1;
L_0x1fc2670 .part L_0x1ff40f0, 3, 1;
L_0x1fc41b0 .part L_0x7f0fd50544e8, 5, 1;
L_0x1fc4250 .part v0x1e5ba90_0, 5, 1;
L_0x1fc4370 .part L_0x1ff40f0, 4, 1;
L_0x1fc5b40 .part L_0x7f0fd50544e8, 6, 1;
L_0x1fc5c70 .part v0x1e5ba90_0, 6, 1;
L_0x1fc5d10 .part L_0x1ff40f0, 5, 1;
L_0x1fc77f0 .part L_0x7f0fd50544e8, 7, 1;
L_0x1fc7890 .part v0x1e5ba90_0, 7, 1;
L_0x1fc5e40 .part L_0x1ff40f0, 6, 1;
L_0x1ec3210 .part L_0x7f0fd50544e8, 8, 1;
L_0x1fc7930 .part v0x1e5ba90_0, 8, 1;
L_0x1ec3480 .part L_0x1ff40f0, 7, 1;
L_0x1fcb890 .part L_0x7f0fd50544e8, 9, 1;
L_0x1fcb930 .part v0x1e5ba90_0, 9, 1;
L_0x1fca080 .part L_0x1ff40f0, 8, 1;
L_0x1fcd540 .part L_0x7f0fd50544e8, 10, 1;
L_0x1fcb9d0 .part v0x1e5ba90_0, 10, 1;
L_0x1fcd6d0 .part L_0x1ff40f0, 9, 1;
L_0x1fcf1e0 .part L_0x7f0fd50544e8, 11, 1;
L_0x1fcf280 .part v0x1e5ba90_0, 11, 1;
L_0x1fcd800 .part L_0x1ff40f0, 10, 1;
L_0x1fd0f80 .part L_0x7f0fd50544e8, 12, 1;
L_0x1fc0880 .part v0x1e5ba90_0, 12, 1;
L_0x1fd1140 .part L_0x1ff40f0, 11, 1;
L_0x1fd2c20 .part L_0x7f0fd50544e8, 13, 1;
L_0x1fd2cc0 .part v0x1e5ba90_0, 13, 1;
L_0x1fd1270 .part L_0x1ff40f0, 12, 1;
L_0x1fd48b0 .part L_0x7f0fd50544e8, 14, 1;
L_0x1fd2d60 .part v0x1e5ba90_0, 14, 1;
L_0x1fd2e00 .part L_0x1ff40f0, 13, 1;
L_0x1fd6560 .part L_0x7f0fd50544e8, 15, 1;
L_0x1fd6600 .part v0x1e5ba90_0, 15, 1;
L_0x1fd4b30 .part L_0x1ff40f0, 14, 1;
L_0x1fd8280 .part L_0x7f0fd50544e8, 16, 1;
L_0x1ec32b0 .part v0x1e5ba90_0, 16, 1;
L_0x1fd66a0 .part L_0x1ff40f0, 15, 1;
L_0x1fda0e0 .part L_0x7f0fd50544e8, 17, 1;
L_0x1fda180 .part v0x1e5ba90_0, 17, 1;
L_0x1fd88c0 .part L_0x1ff40f0, 16, 1;
L_0x1fdbd80 .part L_0x7f0fd50544e8, 18, 1;
L_0x1fda220 .part v0x1e5ba90_0, 18, 1;
L_0x1fda2c0 .part L_0x1ff40f0, 17, 1;
L_0x1fdda30 .part L_0x7f0fd50544e8, 19, 1;
L_0x1fddad0 .part v0x1e5ba90_0, 19, 1;
L_0x1fdc060 .part L_0x1ff40f0, 18, 1;
L_0x1fdf720 .part L_0x7f0fd50544e8, 20, 1;
L_0x1fddb70 .part v0x1e5ba90_0, 20, 1;
L_0x1fddc10 .part L_0x1ff40f0, 19, 1;
L_0x1fe13b0 .part L_0x7f0fd50544e8, 21, 1;
L_0x1fe1450 .part v0x1e5ba90_0, 21, 1;
L_0x1fdf7c0 .part L_0x1ff40f0, 20, 1;
L_0x1fe3030 .part L_0x7f0fd50544e8, 22, 1;
L_0x1fe14f0 .part v0x1e5ba90_0, 22, 1;
L_0x1fe1590 .part L_0x1ff40f0, 21, 1;
L_0x1fe4b00 .part L_0x7f0fd50544e8, 23, 1;
L_0x1fe4ba0 .part v0x1e5ba90_0, 23, 1;
L_0x1fe30d0 .part L_0x1ff40f0, 22, 1;
L_0x1fc9430 .part L_0x7f0fd50544e8, 24, 1;
L_0x1fe4c40 .part v0x1e5ba90_0, 24, 1;
L_0x1fe4ce0 .part L_0x1ff40f0, 23, 1;
L_0x1fe9310 .part L_0x7f0fd50544e8, 25, 1;
L_0x1fe93b0 .part v0x1e5ba90_0, 25, 1;
L_0x1fc94d0 .part L_0x1ff40f0, 24, 1;
L_0x1feaf90 .part L_0x7f0fd50544e8, 26, 1;
L_0x1fe9450 .part v0x1e5ba90_0, 26, 1;
L_0x1fe94f0 .part L_0x1ff40f0, 25, 1;
L_0x1fecc40 .part L_0x7f0fd50544e8, 27, 1;
L_0x1fecce0 .part v0x1e5ba90_0, 27, 1;
L_0x1fcf320 .part L_0x1ff40f0, 26, 1;
L_0x1fee900 .part L_0x7f0fd50544e8, 28, 1;
L_0x1fed190 .part v0x1e5ba90_0, 28, 1;
L_0x1fed230 .part L_0x1ff40f0, 27, 1;
L_0x1ff08f0 .part L_0x7f0fd50544e8, 29, 1;
L_0x1ff0990 .part v0x1e5ba90_0, 29, 1;
L_0x1fee9a0 .part L_0x1ff40f0, 28, 1;
L_0x1ff24f0 .part L_0x7f0fd50544e8, 30, 1;
L_0x1ff0a30 .part v0x1e5ba90_0, 30, 1;
L_0x1ff0ad0 .part L_0x1ff40f0, 29, 1;
LS_0x1ff40f0_0_0 .concat8 [ 1 1 1 1], L_0x1ff2a30, L_0x1fbb7f0, L_0x1fbd3e0, L_0x1fbf070;
LS_0x1ff40f0_0_4 .concat8 [ 1 1 1 1], L_0x1fc0db0, L_0x1fc2af0, L_0x1fc4720, L_0x1fc6160;
LS_0x1ff40f0_0_8 .concat8 [ 1 1 1 1], L_0x1fc7d60, L_0x1fca250, L_0x1fcbe30, L_0x1fcdb10;
LS_0x1ff40f0_0_12 .concat8 [ 1 1 1 1], L_0x1fcf860, L_0x1fd1510, L_0x1fd31e0, L_0x1fd4e50;
LS_0x1ff40f0_0_16 .concat8 [ 1 1 1 1], L_0x1fd6b00, L_0x1fd8a50, L_0x1fda660, L_0x1fdc320;
LS_0x1ff40f0_0_20 .concat8 [ 1 1 1 1], L_0x1fde010, L_0x1fdfca0, L_0x1fe1920, L_0x1e97b30;
LS_0x1ff40f0_0_24 .concat8 [ 1 1 1 1], L_0x1fe50f0, L_0x1fc9a10, L_0x1fe98c0, L_0x1feb530;
LS_0x1ff40f0_0_28 .concat8 [ 1 1 1 0], L_0x1feb0f0, L_0x1ebc160, L_0x1ff0e60;
LS_0x1ff40f0_1_0 .concat8 [ 4 4 4 4], LS_0x1ff40f0_0_0, LS_0x1ff40f0_0_4, LS_0x1ff40f0_0_8, LS_0x1ff40f0_0_12;
LS_0x1ff40f0_1_4 .concat8 [ 4 4 4 3], LS_0x1ff40f0_0_16, LS_0x1ff40f0_0_20, LS_0x1ff40f0_0_24, LS_0x1ff40f0_0_28;
L_0x1ff40f0 .concat8 [ 16 15 0 0], LS_0x1ff40f0_1_0, LS_0x1ff40f0_1_4;
L_0x1ff42a0 .part L_0x7f0fd50544e8, 0, 1;
L_0x1ff2590 .part v0x1e5ba90_0, 0, 1;
LS_0x1ff5df0_0_0 .concat8 [ 1 1 1 1], L_0x1ff3ea0, L_0x1fbcc30, L_0x1fbe820, L_0x1fc04f0;
LS_0x1ff5df0_0_4 .concat8 [ 1 1 1 1], L_0x1fc21f0, L_0x1fc3f60, L_0x1fc58f0, L_0x1fc75a0;
LS_0x1ff5df0_0_8 .concat8 [ 1 1 1 1], L_0x1ec2fc0, L_0x1fcb640, L_0x1fcd2f0, L_0x1fcef90;
LS_0x1ff5df0_0_12 .concat8 [ 1 1 1 1], L_0x1fd0d30, L_0x1fd29d0, L_0x1fd4660, L_0x1fd6310;
LS_0x1ff5df0_0_16 .concat8 [ 1 1 1 1], L_0x1fd8030, L_0x1fd9e90, L_0x1fdbb30, L_0x1fdd7e0;
LS_0x1ff5df0_0_20 .concat8 [ 1 1 1 1], L_0x1fdf4d0, L_0x1fe1160, L_0x1fe2de0, L_0x1fe48b0;
LS_0x1ff5df0_0_24 .concat8 [ 1 1 1 1], L_0x1fc91e0, L_0x1fe90c0, L_0x1fead40, L_0x1fec9f0;
LS_0x1ff5df0_0_28 .concat8 [ 1 1 1 1], L_0x1fee6b0, L_0x1ff06a0, L_0x1ff22a0, L_0x1ff5ba0;
LS_0x1ff5df0_1_0 .concat8 [ 4 4 4 4], LS_0x1ff5df0_0_0, LS_0x1ff5df0_0_4, LS_0x1ff5df0_0_8, LS_0x1ff5df0_0_12;
LS_0x1ff5df0_1_4 .concat8 [ 4 4 4 4], LS_0x1ff5df0_0_16, LS_0x1ff5df0_0_20, LS_0x1ff5df0_0_24, LS_0x1ff5df0_0_28;
L_0x1ff5df0 .concat8 [ 16 16 0 0], LS_0x1ff5df0_1_0, LS_0x1ff5df0_1_4;
L_0x1ff4340 .part L_0x7f0fd50544e8, 31, 1;
L_0x1fd8320 .part v0x1e5ba90_0, 31, 1;
L_0x1fd83c0 .part L_0x1ff40f0, 30, 1;
L_0x1fd8460 .part L_0x7f0fd5054530, 0, 1;
L_0x1fd8720 .part L_0x7f0fd5054530, 1, 1;
L_0x1ff43e0 .part L_0x7f0fd5054530, 2, 1;
L_0x1ff6060 .part L_0x7f0fd5054530, 0, 1;
L_0x1ff67b0 .part L_0x1ff40f0, 30, 1;
L_0x1ff7390 .part L_0x1ff5df0, 0, 1;
L_0x1ff7480 .part L_0x1ff5df0, 1, 1;
L_0x1ff6dd0 .part L_0x1ff5df0, 2, 1;
L_0x1ff6fd0 .part L_0x1ff5df0, 3, 1;
L_0x1ff78d0 .part L_0x1ff5df0, 4, 1;
L_0x1ff7970 .part L_0x1ff5df0, 5, 1;
L_0x1ff7570 .part L_0x1ff5df0, 6, 1;
L_0x1ff7660 .part L_0x1ff5df0, 7, 1;
L_0x1ff7750 .part L_0x1ff5df0, 8, 1;
L_0x1ff7d90 .part L_0x1ff5df0, 9, 1;
L_0x1ff7a10 .part L_0x1ff5df0, 10, 1;
L_0x1ff6ec0 .part L_0x1ff5df0, 11, 1;
L_0x1ff81d0 .part L_0x1ff5df0, 12, 1;
L_0x1ff8270 .part L_0x1ff5df0, 13, 1;
L_0x1ff7e30 .part L_0x1ff5df0, 14, 1;
L_0x1ff7f20 .part L_0x1ff5df0, 15, 1;
L_0x1ff8010 .part L_0x1ff5df0, 16, 1;
L_0x1ff8100 .part L_0x1ff5df0, 17, 1;
L_0x1ff8360 .part L_0x1ff5df0, 18, 1;
L_0x1ff8450 .part L_0x1ff5df0, 19, 1;
L_0x1ff8540 .part L_0x1ff5df0, 20, 1;
L_0x1ff8630 .part L_0x1ff5df0, 21, 1;
L_0x1ff8b60 .part L_0x1ff5df0, 22, 1;
L_0x1ff8c50 .part L_0x1ff5df0, 23, 1;
L_0x1ff8770 .part L_0x1ff5df0, 24, 1;
L_0x1ff8860 .part L_0x1ff5df0, 25, 1;
L_0x1ff8950 .part L_0x1ff5df0, 26, 1;
L_0x1ff8a40 .part L_0x1ff5df0, 27, 1;
L_0x1ff7b00 .part L_0x1ff5df0, 28, 1;
L_0x1ff7bf0 .part L_0x1ff5df0, 29, 1;
L_0x1ff8d40 .part L_0x1ff5df0, 30, 1;
L_0x1ff8e30 .part L_0x1ff5df0, 31, 1;
S_0x1e5bed0 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x1e5bc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ff0c00 .functor XOR 1, L_0x1ff2590, v0x1e62430_0, C4<0>, C4<0>;
L_0x1ff2c00 .functor NOR 1, L_0x1ff42a0, L_0x1ff2590, C4<0>, C4<0>;
L_0x1ff2d00 .functor XOR 1, L_0x1ff42a0, L_0x1ff2590, C4<0>, C4<0>;
L_0x1ff2dc0 .functor NAND 1, L_0x1ff42a0, L_0x1ff2590, C4<1>, C4<1>;
L_0x1ff2ec0 .functor XOR 1, v0x1e62580_0, L_0x1ff2c00, C4<0>, C4<0>;
L_0x1ff2f80 .functor XOR 1, v0x1e62580_0, L_0x1ff2dc0, C4<0>, C4<0>;
v0x1e5e2d0_0 .net "a", 0 0, L_0x1ff42a0;  1 drivers
v0x1e5e3c0_0 .net "addSubtract", 0 0, L_0x1ff2b90;  1 drivers
v0x1e5e460_0 .net "b", 0 0, L_0x1ff2590;  1 drivers
v0x1e5e500_0 .net "bOut", 0 0, L_0x1ff0c00;  1 drivers
v0x1e5e5d0_0 .net "carryin", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e5e6c0_0 .net "carryout", 0 0, L_0x1ff2a30;  1 drivers
v0x1e5e790_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e5e880_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e5e920_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e5ea50_0 .net "nandOut", 0 0, L_0x1ff2f80;  1 drivers
v0x1e5eb20_0 .net "nandgate", 0 0, L_0x1ff2dc0;  1 drivers
v0x1e5ebc0_0 .net "norOut", 0 0, L_0x1ff2ec0;  1 drivers
v0x1e5ec90_0 .net "norgate", 0 0, L_0x1ff2c00;  1 drivers
v0x1e5ed30_0 .net "result", 0 0, L_0x1ff3ea0;  1 drivers
v0x1e5ee00_0 .net "slt", 0 0, L_0x1ff7110;  alias, 1 drivers
v0x1e5eea0_0 .net "xorgate", 0 0, L_0x1ff2d00;  1 drivers
S_0x1e5c1d0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e5bed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ff0c70 .functor AND 1, L_0x1ff42a0, L_0x1ff0c00, C4<1>, C4<1>;
L_0x1ff28c0 .functor XOR 1, L_0x1ff42a0, L_0x1ff0c00, C4<0>, C4<0>;
L_0x1ff29c0 .functor AND 1, L_0x1ff28c0, v0x1e62430_0, C4<1>, C4<1>;
L_0x1ff2a30 .functor OR 1, L_0x1ff29c0, L_0x1ff0c70, C4<0>, C4<0>;
L_0x1ff2b90 .functor XOR 1, L_0x1ff28c0, v0x1e62430_0, C4<0>, C4<0>;
v0x1e5c440_0 .net "G", 0 0, L_0x1ff0c70;  1 drivers
v0x1e5c520_0 .net "P", 0 0, L_0x1ff28c0;  1 drivers
v0x1e5c5e0_0 .net "PandCin", 0 0, L_0x1ff29c0;  1 drivers
v0x1e5c6b0_0 .net "a", 0 0, L_0x1ff42a0;  alias, 1 drivers
v0x1e5c770_0 .net "b", 0 0, L_0x1ff0c00;  alias, 1 drivers
v0x1e5c880_0 .net "carryin", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e5c940_0 .net "carryout", 0 0, L_0x1ff2a30;  alias, 1 drivers
v0x1e5ca00_0 .net "sum", 0 0, L_0x1ff2b90;  alias, 1 drivers
S_0x1e5cb60 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e5bed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1ff3090 .functor NOT 1, L_0x1ff3100, C4<0>, C4<0>, C4<0>;
L_0x1ff31f0 .functor NOT 1, L_0x1ff3260, C4<0>, C4<0>, C4<0>;
L_0x1ff3350 .functor NOT 1, L_0x1ff33c0, C4<0>, C4<0>, C4<0>;
L_0x1ff34b0 .functor AND 1, L_0x1ff3350, L_0x1ff31f0, L_0x1ff3090, L_0x1ff2b90;
L_0x1ff36a0 .functor AND 1, L_0x1ff3350, L_0x1ff31f0, L_0x1ff3710, L_0x1ff2d00;
L_0x1ff37b0 .functor AND 1, L_0x1ff3350, L_0x1ff38f0, L_0x1ff3090, L_0x1ff7110;
L_0x1ff3990 .functor AND 1, L_0x1ff3350, L_0x1ff3a00, L_0x1ff3b30, L_0x1ff2f80;
L_0x1ff3c20 .functor AND 1, L_0x1ff3db0, L_0x1ff31f0, L_0x1ff3090, L_0x1ff2ec0;
L_0x1ff3ea0/0/0 .functor OR 1, L_0x1ff34b0, L_0x1ff36a0, L_0x1ff37b0, L_0x1ff3990;
L_0x1ff3ea0/0/4 .functor OR 1, L_0x1ff3c20, C4<0>, C4<0>, C4<0>;
L_0x1ff3ea0 .functor OR 1, L_0x1ff3ea0/0/0, L_0x1ff3ea0/0/4, C4<0>, C4<0>;
v0x1e5ce40_0 .net *"_s1", 0 0, L_0x1ff3100;  1 drivers
v0x1e5cf20_0 .net *"_s11", 0 0, L_0x1ff3a00;  1 drivers
v0x1e5d000_0 .net *"_s13", 0 0, L_0x1ff3b30;  1 drivers
v0x1e5d0c0_0 .net *"_s15", 0 0, L_0x1ff3db0;  1 drivers
v0x1e5d1a0_0 .net *"_s3", 0 0, L_0x1ff3260;  1 drivers
v0x1e5d2d0_0 .net *"_s5", 0 0, L_0x1ff33c0;  1 drivers
v0x1e5d3b0_0 .net *"_s7", 0 0, L_0x1ff3710;  1 drivers
v0x1e5d490_0 .net *"_s9", 0 0, L_0x1ff38f0;  1 drivers
v0x1e5d570_0 .net "a0", 0 0, L_0x1ff2b90;  alias, 1 drivers
v0x1e5d6a0_0 .net "a1", 0 0, L_0x1ff2d00;  alias, 1 drivers
v0x1e5d740_0 .net "a2", 0 0, L_0x1ff7110;  alias, 1 drivers
v0x1e5d800_0 .net "a3", 0 0, L_0x1ff2f80;  alias, 1 drivers
v0x1e5d8c0_0 .net "a4", 0 0, L_0x1ff2ec0;  alias, 1 drivers
v0x1e5d980_0 .net "addWire", 0 0, L_0x1ff34b0;  1 drivers
v0x1e5da40_0 .net "nandWire", 0 0, L_0x1ff3990;  1 drivers
v0x1e5db00_0 .net "norWire", 0 0, L_0x1ff3c20;  1 drivers
v0x1e5dbc0_0 .net "ns0", 0 0, L_0x1ff3090;  1 drivers
v0x1e5dd70_0 .net "ns1", 0 0, L_0x1ff31f0;  1 drivers
v0x1e5de10_0 .net "ns2", 0 0, L_0x1ff3350;  1 drivers
v0x1e5deb0_0 .net "out", 0 0, L_0x1ff3ea0;  alias, 1 drivers
v0x1e5df50_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e5e030_0 .net "sltWire", 0 0, L_0x1ff37b0;  1 drivers
v0x1e5e0f0_0 .net "xorWire", 0 0, L_0x1ff36a0;  1 drivers
L_0x1ff3100 .part v0x1e62650_0, 0, 1;
L_0x1ff3260 .part v0x1e62650_0, 1, 1;
L_0x1ff33c0 .part v0x1e62650_0, 2, 1;
L_0x1ff3710 .part v0x1e62650_0, 0, 1;
L_0x1ff38f0 .part v0x1e62650_0, 1, 1;
L_0x1ff3a00 .part v0x1e62650_0, 1, 1;
L_0x1ff3b30 .part v0x1e62650_0, 0, 1;
L_0x1ff3db0 .part v0x1e62650_0, 2, 1;
S_0x1e5eff0 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x1e5bc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x1ff2630 .functor XOR 1, L_0x1fd8320, v0x1e62430_0, C4<0>, C4<0>;
L_0x1ff4940 .functor NOR 1, L_0x1ff4340, L_0x1fd8320, C4<0>, C4<0>;
L_0x1ff4a40 .functor XOR 1, L_0x1ff4340, L_0x1fd8320, C4<0>, C4<0>;
L_0x1ff4ab0 .functor NAND 1, L_0x1ff4340, L_0x1fd8320, C4<1>, C4<1>;
L_0x1ff4bb0 .functor XOR 1, v0x1e62580_0, L_0x1ff4940, C4<0>, C4<0>;
L_0x1ff4c70 .functor XOR 1, v0x1e62580_0, L_0x1ff4ab0, C4<0>, C4<0>;
v0x1e61340_0 .net "a", 0 0, L_0x1ff4340;  1 drivers
v0x1e61400_0 .net "b", 0 0, L_0x1fd8320;  1 drivers
v0x1e614a0_0 .net "bOut", 0 0, L_0x1ff2630;  1 drivers
v0x1e615a0_0 .net "carryin", 0 0, L_0x1fd83c0;  1 drivers
v0x1e61670_0 .net "carryout", 0 0, L_0x1ff4730;  alias, 1 drivers
v0x1e61760_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e61800_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e618d0_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e61970_0 .net "nandOut", 0 0, L_0x1ff4c70;  1 drivers
v0x1e61ad0_0 .net "nandgate", 0 0, L_0x1ff4ab0;  1 drivers
v0x1e61b70_0 .net "norOut", 0 0, L_0x1ff4bb0;  1 drivers
v0x1e61c40_0 .net "norgate", 0 0, L_0x1ff4940;  1 drivers
v0x1e61ce0_0 .net "result", 0 0, L_0x1ff5ba0;  1 drivers
v0x1e61db0_0 .net "set", 0 0, L_0x1ff4840;  alias, 1 drivers
L_0x7f0fd50544a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e61e50_0 .net "slt", 0 0, L_0x7f0fd50544a0;  1 drivers
v0x1e61ef0_0 .net "xorgate", 0 0, L_0x1ff4a40;  1 drivers
S_0x1e5f290 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x1e5eff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ff26f0 .functor AND 1, L_0x1ff4340, L_0x1ff2630, C4<1>, C4<1>;
L_0x1ff27b0 .functor XOR 1, L_0x1ff4340, L_0x1ff2630, C4<0>, C4<0>;
L_0x1ff46c0 .functor AND 1, L_0x1ff27b0, L_0x1fd83c0, C4<1>, C4<1>;
L_0x1ff4730 .functor OR 1, L_0x1ff46c0, L_0x1ff26f0, C4<0>, C4<0>;
L_0x1ff4840 .functor XOR 1, L_0x1ff27b0, L_0x1fd83c0, C4<0>, C4<0>;
v0x1e5f510_0 .net "G", 0 0, L_0x1ff26f0;  1 drivers
v0x1e5f5f0_0 .net "P", 0 0, L_0x1ff27b0;  1 drivers
v0x1e5f6b0_0 .net "PandCin", 0 0, L_0x1ff46c0;  1 drivers
v0x1e5f780_0 .net "a", 0 0, L_0x1ff4340;  alias, 1 drivers
v0x1e5f840_0 .net "b", 0 0, L_0x1ff2630;  alias, 1 drivers
v0x1e5f950_0 .net "carryin", 0 0, L_0x1fd83c0;  alias, 1 drivers
v0x1e5fa10_0 .net "carryout", 0 0, L_0x1ff4730;  alias, 1 drivers
v0x1e5fad0_0 .net "sum", 0 0, L_0x1ff4840;  alias, 1 drivers
S_0x1e5fc30 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x1e5eff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1ff4d80 .functor NOT 1, L_0x1ff4df0, C4<0>, C4<0>, C4<0>;
L_0x1ff4ee0 .functor NOT 1, L_0x1ff4f50, C4<0>, C4<0>, C4<0>;
L_0x1ff5040 .functor NOT 1, L_0x1ff50b0, C4<0>, C4<0>, C4<0>;
L_0x1ff51a0 .functor AND 1, L_0x1ff5040, L_0x1ff4ee0, L_0x1ff4d80, L_0x1ff4840;
L_0x1ff5300 .functor AND 1, L_0x1ff5040, L_0x1ff4ee0, L_0x1ff5370, L_0x1ff4a40;
L_0x1ff5460 .functor AND 1, L_0x1ff5040, L_0x1ff55a0, L_0x1ff4d80, L_0x7f0fd50544a0;
L_0x1ff5690 .functor AND 1, L_0x1ff5040, L_0x1ff5700, L_0x1ff5830, L_0x1ff4c70;
L_0x1ff5920 .functor AND 1, L_0x1ff5ab0, L_0x1ff4ee0, L_0x1ff4d80, L_0x1ff4bb0;
L_0x1ff5ba0/0/0 .functor OR 1, L_0x1ff51a0, L_0x1ff5300, L_0x1ff5460, L_0x1ff5690;
L_0x1ff5ba0/0/4 .functor OR 1, L_0x1ff5920, C4<0>, C4<0>, C4<0>;
L_0x1ff5ba0 .functor OR 1, L_0x1ff5ba0/0/0, L_0x1ff5ba0/0/4, C4<0>, C4<0>;
v0x1e5fed0_0 .net *"_s1", 0 0, L_0x1ff4df0;  1 drivers
v0x1e5ffb0_0 .net *"_s11", 0 0, L_0x1ff5700;  1 drivers
v0x1e60090_0 .net *"_s13", 0 0, L_0x1ff5830;  1 drivers
v0x1e60150_0 .net *"_s15", 0 0, L_0x1ff5ab0;  1 drivers
v0x1e60230_0 .net *"_s3", 0 0, L_0x1ff4f50;  1 drivers
v0x1e60360_0 .net *"_s5", 0 0, L_0x1ff50b0;  1 drivers
v0x1e60440_0 .net *"_s7", 0 0, L_0x1ff5370;  1 drivers
v0x1e60520_0 .net *"_s9", 0 0, L_0x1ff55a0;  1 drivers
v0x1e60600_0 .net "a0", 0 0, L_0x1ff4840;  alias, 1 drivers
v0x1e60730_0 .net "a1", 0 0, L_0x1ff4a40;  alias, 1 drivers
v0x1e607d0_0 .net "a2", 0 0, L_0x7f0fd50544a0;  alias, 1 drivers
v0x1e60890_0 .net "a3", 0 0, L_0x1ff4c70;  alias, 1 drivers
v0x1e60950_0 .net "a4", 0 0, L_0x1ff4bb0;  alias, 1 drivers
v0x1e60a10_0 .net "addWire", 0 0, L_0x1ff51a0;  1 drivers
v0x1e60ad0_0 .net "nandWire", 0 0, L_0x1ff5690;  1 drivers
v0x1e60b90_0 .net "norWire", 0 0, L_0x1ff5920;  1 drivers
v0x1e60c50_0 .net "ns0", 0 0, L_0x1ff4d80;  1 drivers
v0x1e60e00_0 .net "ns1", 0 0, L_0x1ff4ee0;  1 drivers
v0x1e60ea0_0 .net "ns2", 0 0, L_0x1ff5040;  1 drivers
v0x1e60f40_0 .net "out", 0 0, L_0x1ff5ba0;  alias, 1 drivers
v0x1e60fe0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e610a0_0 .net "sltWire", 0 0, L_0x1ff5460;  1 drivers
v0x1e61160_0 .net "xorWire", 0 0, L_0x1ff5300;  1 drivers
L_0x1ff4df0 .part v0x1e62650_0, 0, 1;
L_0x1ff4f50 .part v0x1e62650_0, 1, 1;
L_0x1ff50b0 .part v0x1e62650_0, 2, 1;
L_0x1ff5370 .part v0x1e62650_0, 0, 1;
L_0x1ff55a0 .part v0x1e62650_0, 1, 1;
L_0x1ff5700 .part v0x1e62650_0, 1, 1;
L_0x1ff5830 .part v0x1e62650_0, 0, 1;
L_0x1ff5ab0 .part v0x1e62650_0, 2, 1;
S_0x1e62070 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x1e5bc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x1e62330_0 .net "ALUcommand", 2 0, L_0x7f0fd5054530;  alias, 1 drivers
v0x1e62430_0 .var "invertB", 0 0;
v0x1e62580_0 .var "invertOut", 0 0;
v0x1e62650_0 .var "muxindex", 2 0;
E_0x1e5cd50 .event edge, v0x1e62330_0;
S_0x1e627e0 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e629a0 .param/l "bit" 0 4 127, +C4<01>;
S_0x1e62a60 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e627e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fbb500 .functor XOR 1, L_0x1fbcf20, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fbb9c0 .functor NOR 1, L_0x1fbce80, L_0x1fbcf20, C4<0>, C4<0>;
L_0x1fbbac0 .functor XOR 1, L_0x1fbce80, L_0x1fbcf20, C4<0>, C4<0>;
L_0x1fbbb80 .functor NAND 1, L_0x1fbce80, L_0x1fbcf20, C4<1>, C4<1>;
L_0x1fbbc80 .functor XOR 1, v0x1e62580_0, L_0x1fbb9c0, C4<0>, C4<0>;
L_0x1fbbd40 .functor XOR 1, v0x1e62580_0, L_0x1fbbb80, C4<0>, C4<0>;
v0x1e64e40_0 .net "a", 0 0, L_0x1fbce80;  1 drivers
v0x1e64f30_0 .net "addSubtract", 0 0, L_0x1fbb950;  1 drivers
v0x1e64fd0_0 .net "b", 0 0, L_0x1fbcf20;  1 drivers
v0x1e65070_0 .net "bOut", 0 0, L_0x1fbb500;  1 drivers
v0x1e65140_0 .net "carryin", 0 0, L_0x1fbcfc0;  1 drivers
v0x1e65230_0 .net "carryout", 0 0, L_0x1fbb7f0;  1 drivers
v0x1e65300_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e653a0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e65440_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e65570_0 .net "nandOut", 0 0, L_0x1fbbd40;  1 drivers
v0x1e65640_0 .net "nandgate", 0 0, L_0x1fbbb80;  1 drivers
v0x1e656e0_0 .net "norOut", 0 0, L_0x1fbbc80;  1 drivers
v0x1e657b0_0 .net "norgate", 0 0, L_0x1fbb9c0;  1 drivers
v0x1e65850_0 .net "result", 0 0, L_0x1fbcc30;  1 drivers
L_0x7f0fd5053c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e65920_0 .net "slt", 0 0, L_0x7f0fd5053c30;  1 drivers
v0x1e659c0_0 .net "xorgate", 0 0, L_0x1fbbac0;  1 drivers
S_0x1e62d60 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e62a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fbb570 .functor AND 1, L_0x1fbce80, L_0x1fbb500, C4<1>, C4<1>;
L_0x1fbb630 .functor XOR 1, L_0x1fbce80, L_0x1fbb500, C4<0>, C4<0>;
L_0x1fbb730 .functor AND 1, L_0x1fbb630, L_0x1fbcfc0, C4<1>, C4<1>;
L_0x1fbb7f0 .functor OR 1, L_0x1fbb730, L_0x1fbb570, C4<0>, C4<0>;
L_0x1fbb950 .functor XOR 1, L_0x1fbb630, L_0x1fbcfc0, C4<0>, C4<0>;
v0x1e62fd0_0 .net "G", 0 0, L_0x1fbb570;  1 drivers
v0x1e630b0_0 .net "P", 0 0, L_0x1fbb630;  1 drivers
v0x1e63170_0 .net "PandCin", 0 0, L_0x1fbb730;  1 drivers
v0x1e63240_0 .net "a", 0 0, L_0x1fbce80;  alias, 1 drivers
v0x1e63300_0 .net "b", 0 0, L_0x1fbb500;  alias, 1 drivers
v0x1e63410_0 .net "carryin", 0 0, L_0x1fbcfc0;  alias, 1 drivers
v0x1e634d0_0 .net "carryout", 0 0, L_0x1fbb7f0;  alias, 1 drivers
v0x1e63590_0 .net "sum", 0 0, L_0x1fbb950;  alias, 1 drivers
S_0x1e636f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e62a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fbbe50 .functor NOT 1, L_0x1fbbec0, C4<0>, C4<0>, C4<0>;
L_0x1fbbfb0 .functor NOT 1, L_0x1fbc020, C4<0>, C4<0>, C4<0>;
L_0x1fbc110 .functor NOT 1, L_0x1fbc180, C4<0>, C4<0>, C4<0>;
L_0x1fbc270 .functor AND 1, L_0x1fbc110, L_0x1fbbfb0, L_0x1fbbe50, L_0x1fbb950;
L_0x1fbc460 .functor AND 1, L_0x1fbc110, L_0x1fbbfb0, L_0x1fbc4d0, L_0x1fbbac0;
L_0x1fbc570 .functor AND 1, L_0x1fbc110, L_0x1fbc670, L_0x1fbbe50, L_0x7f0fd5053c30;
L_0x1fbc760 .functor AND 1, L_0x1fbc110, L_0x1fbc7d0, L_0x1fbc8c0, L_0x1fbbd40;
L_0x1fbc9b0 .functor AND 1, L_0x1fbcb40, L_0x1fbbfb0, L_0x1fbbe50, L_0x1fbbc80;
L_0x1fbcc30/0/0 .functor OR 1, L_0x1fbc270, L_0x1fbc460, L_0x1fbc570, L_0x1fbc760;
L_0x1fbcc30/0/4 .functor OR 1, L_0x1fbc9b0, C4<0>, C4<0>, C4<0>;
L_0x1fbcc30 .functor OR 1, L_0x1fbcc30/0/0, L_0x1fbcc30/0/4, C4<0>, C4<0>;
v0x1e639d0_0 .net *"_s1", 0 0, L_0x1fbbec0;  1 drivers
v0x1e63ab0_0 .net *"_s11", 0 0, L_0x1fbc7d0;  1 drivers
v0x1e63b90_0 .net *"_s13", 0 0, L_0x1fbc8c0;  1 drivers
v0x1e63c50_0 .net *"_s15", 0 0, L_0x1fbcb40;  1 drivers
v0x1e63d30_0 .net *"_s3", 0 0, L_0x1fbc020;  1 drivers
v0x1e63e60_0 .net *"_s5", 0 0, L_0x1fbc180;  1 drivers
v0x1e63f40_0 .net *"_s7", 0 0, L_0x1fbc4d0;  1 drivers
v0x1e64020_0 .net *"_s9", 0 0, L_0x1fbc670;  1 drivers
v0x1e64100_0 .net "a0", 0 0, L_0x1fbb950;  alias, 1 drivers
v0x1e64230_0 .net "a1", 0 0, L_0x1fbbac0;  alias, 1 drivers
v0x1e642d0_0 .net "a2", 0 0, L_0x7f0fd5053c30;  alias, 1 drivers
v0x1e64390_0 .net "a3", 0 0, L_0x1fbbd40;  alias, 1 drivers
v0x1e64450_0 .net "a4", 0 0, L_0x1fbbc80;  alias, 1 drivers
v0x1e64510_0 .net "addWire", 0 0, L_0x1fbc270;  1 drivers
v0x1e645d0_0 .net "nandWire", 0 0, L_0x1fbc760;  1 drivers
v0x1e64690_0 .net "norWire", 0 0, L_0x1fbc9b0;  1 drivers
v0x1e64750_0 .net "ns0", 0 0, L_0x1fbbe50;  1 drivers
v0x1e64900_0 .net "ns1", 0 0, L_0x1fbbfb0;  1 drivers
v0x1e649a0_0 .net "ns2", 0 0, L_0x1fbc110;  1 drivers
v0x1e64a40_0 .net "out", 0 0, L_0x1fbcc30;  alias, 1 drivers
v0x1e64ae0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e64ba0_0 .net "sltWire", 0 0, L_0x1fbc570;  1 drivers
v0x1e64c60_0 .net "xorWire", 0 0, L_0x1fbc460;  1 drivers
L_0x1fbbec0 .part v0x1e62650_0, 0, 1;
L_0x1fbc020 .part v0x1e62650_0, 1, 1;
L_0x1fbc180 .part v0x1e62650_0, 2, 1;
L_0x1fbc4d0 .part v0x1e62650_0, 0, 1;
L_0x1fbc670 .part v0x1e62650_0, 1, 1;
L_0x1fbc7d0 .part v0x1e62650_0, 1, 1;
L_0x1fbc8c0 .part v0x1e62650_0, 0, 1;
L_0x1fbcb40 .part v0x1e62650_0, 2, 1;
S_0x1e65b10 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e65d20 .param/l "bit" 0 4 127, +C4<010>;
S_0x1e65de0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e65b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fbd0f0 .functor XOR 1, L_0x1fbeb60, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fbd5b0 .functor NOR 1, L_0x1fbea70, L_0x1fbeb60, C4<0>, C4<0>;
L_0x1fbd6b0 .functor XOR 1, L_0x1fbea70, L_0x1fbeb60, C4<0>, C4<0>;
L_0x1fbd770 .functor NAND 1, L_0x1fbea70, L_0x1fbeb60, C4<1>, C4<1>;
L_0x1fbd870 .functor XOR 1, v0x1e62580_0, L_0x1fbd5b0, C4<0>, C4<0>;
L_0x1fbd930 .functor XOR 1, v0x1e62580_0, L_0x1fbd770, C4<0>, C4<0>;
v0x1e68180_0 .net "a", 0 0, L_0x1fbea70;  1 drivers
v0x1e68270_0 .net "addSubtract", 0 0, L_0x1fbd540;  1 drivers
v0x1e68310_0 .net "b", 0 0, L_0x1fbeb60;  1 drivers
v0x1e683b0_0 .net "bOut", 0 0, L_0x1fbd0f0;  1 drivers
v0x1e68480_0 .net "carryin", 0 0, L_0x1fbec00;  1 drivers
v0x1e68570_0 .net "carryout", 0 0, L_0x1fbd3e0;  1 drivers
v0x1e68640_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e686e0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e68810_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e68a50_0 .net "nandOut", 0 0, L_0x1fbd930;  1 drivers
v0x1e68af0_0 .net "nandgate", 0 0, L_0x1fbd770;  1 drivers
v0x1e68b90_0 .net "norOut", 0 0, L_0x1fbd870;  1 drivers
v0x1e68c30_0 .net "norgate", 0 0, L_0x1fbd5b0;  1 drivers
v0x1e68cd0_0 .net "result", 0 0, L_0x1fbe820;  1 drivers
L_0x7f0fd5053c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e68d70_0 .net "slt", 0 0, L_0x7f0fd5053c78;  1 drivers
v0x1e68e10_0 .net "xorgate", 0 0, L_0x1fbd6b0;  1 drivers
S_0x1e660e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e65de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fbd160 .functor AND 1, L_0x1fbea70, L_0x1fbd0f0, C4<1>, C4<1>;
L_0x1fbd220 .functor XOR 1, L_0x1fbea70, L_0x1fbd0f0, C4<0>, C4<0>;
L_0x1fbd320 .functor AND 1, L_0x1fbd220, L_0x1fbec00, C4<1>, C4<1>;
L_0x1fbd3e0 .functor OR 1, L_0x1fbd320, L_0x1fbd160, C4<0>, C4<0>;
L_0x1fbd540 .functor XOR 1, L_0x1fbd220, L_0x1fbec00, C4<0>, C4<0>;
v0x1e66350_0 .net "G", 0 0, L_0x1fbd160;  1 drivers
v0x1e66430_0 .net "P", 0 0, L_0x1fbd220;  1 drivers
v0x1e664f0_0 .net "PandCin", 0 0, L_0x1fbd320;  1 drivers
v0x1e665c0_0 .net "a", 0 0, L_0x1fbea70;  alias, 1 drivers
v0x1e66680_0 .net "b", 0 0, L_0x1fbd0f0;  alias, 1 drivers
v0x1e66790_0 .net "carryin", 0 0, L_0x1fbec00;  alias, 1 drivers
v0x1e66850_0 .net "carryout", 0 0, L_0x1fbd3e0;  alias, 1 drivers
v0x1e66910_0 .net "sum", 0 0, L_0x1fbd540;  alias, 1 drivers
S_0x1e66a70 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e65de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fbda40 .functor NOT 1, L_0x1fbdab0, C4<0>, C4<0>, C4<0>;
L_0x1fbdba0 .functor NOT 1, L_0x1fbdc10, C4<0>, C4<0>, C4<0>;
L_0x1fbdd00 .functor NOT 1, L_0x1fbdd70, C4<0>, C4<0>, C4<0>;
L_0x1fbde60 .functor AND 1, L_0x1fbdd00, L_0x1fbdba0, L_0x1fbda40, L_0x1fbd540;
L_0x1fbe050 .functor AND 1, L_0x1fbdd00, L_0x1fbdba0, L_0x1fbe0c0, L_0x1fbd6b0;
L_0x1fbe160 .functor AND 1, L_0x1fbdd00, L_0x1fbe260, L_0x1fbda40, L_0x7f0fd5053c78;
L_0x1fbe350 .functor AND 1, L_0x1fbdd00, L_0x1fbe3c0, L_0x1fbe4b0, L_0x1fbd930;
L_0x1fbe5a0 .functor AND 1, L_0x1fbe730, L_0x1fbdba0, L_0x1fbda40, L_0x1fbd870;
L_0x1fbe820/0/0 .functor OR 1, L_0x1fbde60, L_0x1fbe050, L_0x1fbe160, L_0x1fbe350;
L_0x1fbe820/0/4 .functor OR 1, L_0x1fbe5a0, C4<0>, C4<0>, C4<0>;
L_0x1fbe820 .functor OR 1, L_0x1fbe820/0/0, L_0x1fbe820/0/4, C4<0>, C4<0>;
v0x1e66d10_0 .net *"_s1", 0 0, L_0x1fbdab0;  1 drivers
v0x1e66df0_0 .net *"_s11", 0 0, L_0x1fbe3c0;  1 drivers
v0x1e66ed0_0 .net *"_s13", 0 0, L_0x1fbe4b0;  1 drivers
v0x1e66f90_0 .net *"_s15", 0 0, L_0x1fbe730;  1 drivers
v0x1e67070_0 .net *"_s3", 0 0, L_0x1fbdc10;  1 drivers
v0x1e671a0_0 .net *"_s5", 0 0, L_0x1fbdd70;  1 drivers
v0x1e67280_0 .net *"_s7", 0 0, L_0x1fbe0c0;  1 drivers
v0x1e67360_0 .net *"_s9", 0 0, L_0x1fbe260;  1 drivers
v0x1e67440_0 .net "a0", 0 0, L_0x1fbd540;  alias, 1 drivers
v0x1e67570_0 .net "a1", 0 0, L_0x1fbd6b0;  alias, 1 drivers
v0x1e67610_0 .net "a2", 0 0, L_0x7f0fd5053c78;  alias, 1 drivers
v0x1e676d0_0 .net "a3", 0 0, L_0x1fbd930;  alias, 1 drivers
v0x1e67790_0 .net "a4", 0 0, L_0x1fbd870;  alias, 1 drivers
v0x1e67850_0 .net "addWire", 0 0, L_0x1fbde60;  1 drivers
v0x1e67910_0 .net "nandWire", 0 0, L_0x1fbe350;  1 drivers
v0x1e679d0_0 .net "norWire", 0 0, L_0x1fbe5a0;  1 drivers
v0x1e67a90_0 .net "ns0", 0 0, L_0x1fbda40;  1 drivers
v0x1e67c40_0 .net "ns1", 0 0, L_0x1fbdba0;  1 drivers
v0x1e67ce0_0 .net "ns2", 0 0, L_0x1fbdd00;  1 drivers
v0x1e67d80_0 .net "out", 0 0, L_0x1fbe820;  alias, 1 drivers
v0x1e67e20_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e67ee0_0 .net "sltWire", 0 0, L_0x1fbe160;  1 drivers
v0x1e67fa0_0 .net "xorWire", 0 0, L_0x1fbe050;  1 drivers
L_0x1fbdab0 .part v0x1e62650_0, 0, 1;
L_0x1fbdc10 .part v0x1e62650_0, 1, 1;
L_0x1fbdd70 .part v0x1e62650_0, 2, 1;
L_0x1fbe0c0 .part v0x1e62650_0, 0, 1;
L_0x1fbe260 .part v0x1e62650_0, 1, 1;
L_0x1fbe3c0 .part v0x1e62650_0, 1, 1;
L_0x1fbe4b0 .part v0x1e62650_0, 0, 1;
L_0x1fbe730 .part v0x1e62650_0, 2, 1;
S_0x1e68f60 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e5e830 .param/l "bit" 0 4 127, +C4<011>;
S_0x1e69190 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e68f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fbed30 .functor XOR 1, L_0x1fc07e0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fbf240 .functor NOR 1, L_0x1fc0740, L_0x1fc07e0, C4<0>, C4<0>;
L_0x1fbf340 .functor XOR 1, L_0x1fc0740, L_0x1fc07e0, C4<0>, C4<0>;
L_0x1fbf400 .functor NAND 1, L_0x1fc0740, L_0x1fc07e0, C4<1>, C4<1>;
L_0x1fbf500 .functor XOR 1, v0x1e62580_0, L_0x1fbf240, C4<0>, C4<0>;
L_0x1fbf5c0 .functor XOR 1, v0x1e62580_0, L_0x1fbf400, C4<0>, C4<0>;
v0x1e6b560_0 .net "a", 0 0, L_0x1fc0740;  1 drivers
v0x1e6b650_0 .net "addSubtract", 0 0, L_0x1fbf1d0;  1 drivers
v0x1e6b6f0_0 .net "b", 0 0, L_0x1fc07e0;  1 drivers
v0x1e6b790_0 .net "bOut", 0 0, L_0x1fbed30;  1 drivers
v0x1e6b860_0 .net "carryin", 0 0, L_0x1fc0990;  1 drivers
v0x1e6b950_0 .net "carryout", 0 0, L_0x1fbf070;  1 drivers
v0x1e6ba20_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e6bac0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e6bb60_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e6bc90_0 .net "nandOut", 0 0, L_0x1fbf5c0;  1 drivers
v0x1e6bd60_0 .net "nandgate", 0 0, L_0x1fbf400;  1 drivers
v0x1e6be00_0 .net "norOut", 0 0, L_0x1fbf500;  1 drivers
v0x1e6bed0_0 .net "norgate", 0 0, L_0x1fbf240;  1 drivers
v0x1e6bf70_0 .net "result", 0 0, L_0x1fc04f0;  1 drivers
L_0x7f0fd5053cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e6c040_0 .net "slt", 0 0, L_0x7f0fd5053cc0;  1 drivers
v0x1e6c0e0_0 .net "xorgate", 0 0, L_0x1fbf340;  1 drivers
S_0x1e69490 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e69190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fbedf0 .functor AND 1, L_0x1fc0740, L_0x1fbed30, C4<1>, C4<1>;
L_0x1fbeeb0 .functor XOR 1, L_0x1fc0740, L_0x1fbed30, C4<0>, C4<0>;
L_0x1fbefb0 .functor AND 1, L_0x1fbeeb0, L_0x1fc0990, C4<1>, C4<1>;
L_0x1fbf070 .functor OR 1, L_0x1fbefb0, L_0x1fbedf0, C4<0>, C4<0>;
L_0x1fbf1d0 .functor XOR 1, L_0x1fbeeb0, L_0x1fc0990, C4<0>, C4<0>;
v0x1e69730_0 .net "G", 0 0, L_0x1fbedf0;  1 drivers
v0x1e69810_0 .net "P", 0 0, L_0x1fbeeb0;  1 drivers
v0x1e698d0_0 .net "PandCin", 0 0, L_0x1fbefb0;  1 drivers
v0x1e699a0_0 .net "a", 0 0, L_0x1fc0740;  alias, 1 drivers
v0x1e69a60_0 .net "b", 0 0, L_0x1fbed30;  alias, 1 drivers
v0x1e69b70_0 .net "carryin", 0 0, L_0x1fc0990;  alias, 1 drivers
v0x1e69c30_0 .net "carryout", 0 0, L_0x1fbf070;  alias, 1 drivers
v0x1e69cf0_0 .net "sum", 0 0, L_0x1fbf1d0;  alias, 1 drivers
S_0x1e69e50 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e69190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fbf6d0 .functor NOT 1, L_0x1fbf740, C4<0>, C4<0>, C4<0>;
L_0x1fbf830 .functor NOT 1, L_0x1fbf8a0, C4<0>, C4<0>, C4<0>;
L_0x1fbf990 .functor NOT 1, L_0x1fbfa00, C4<0>, C4<0>, C4<0>;
L_0x1fbfaf0 .functor AND 1, L_0x1fbf990, L_0x1fbf830, L_0x1fbf6d0, L_0x1fbf1d0;
L_0x1fbfce0 .functor AND 1, L_0x1fbf990, L_0x1fbf830, L_0x1fbfd50, L_0x1fbf340;
L_0x1fbfdf0 .functor AND 1, L_0x1fbf990, L_0x1fbfef0, L_0x1fbf6d0, L_0x7f0fd5053cc0;
L_0x1fbffe0 .functor AND 1, L_0x1fbf990, L_0x1fc0050, L_0x1fc0180, L_0x1fbf5c0;
L_0x1fc0270 .functor AND 1, L_0x1fc0400, L_0x1fbf830, L_0x1fbf6d0, L_0x1fbf500;
L_0x1fc04f0/0/0 .functor OR 1, L_0x1fbfaf0, L_0x1fbfce0, L_0x1fbfdf0, L_0x1fbffe0;
L_0x1fc04f0/0/4 .functor OR 1, L_0x1fc0270, C4<0>, C4<0>, C4<0>;
L_0x1fc04f0 .functor OR 1, L_0x1fc04f0/0/0, L_0x1fc04f0/0/4, C4<0>, C4<0>;
v0x1e6a0f0_0 .net *"_s1", 0 0, L_0x1fbf740;  1 drivers
v0x1e6a1d0_0 .net *"_s11", 0 0, L_0x1fc0050;  1 drivers
v0x1e6a2b0_0 .net *"_s13", 0 0, L_0x1fc0180;  1 drivers
v0x1e6a370_0 .net *"_s15", 0 0, L_0x1fc0400;  1 drivers
v0x1e6a450_0 .net *"_s3", 0 0, L_0x1fbf8a0;  1 drivers
v0x1e6a580_0 .net *"_s5", 0 0, L_0x1fbfa00;  1 drivers
v0x1e6a660_0 .net *"_s7", 0 0, L_0x1fbfd50;  1 drivers
v0x1e6a740_0 .net *"_s9", 0 0, L_0x1fbfef0;  1 drivers
v0x1e6a820_0 .net "a0", 0 0, L_0x1fbf1d0;  alias, 1 drivers
v0x1e6a950_0 .net "a1", 0 0, L_0x1fbf340;  alias, 1 drivers
v0x1e6a9f0_0 .net "a2", 0 0, L_0x7f0fd5053cc0;  alias, 1 drivers
v0x1e6aab0_0 .net "a3", 0 0, L_0x1fbf5c0;  alias, 1 drivers
v0x1e6ab70_0 .net "a4", 0 0, L_0x1fbf500;  alias, 1 drivers
v0x1e6ac30_0 .net "addWire", 0 0, L_0x1fbfaf0;  1 drivers
v0x1e6acf0_0 .net "nandWire", 0 0, L_0x1fbffe0;  1 drivers
v0x1e6adb0_0 .net "norWire", 0 0, L_0x1fc0270;  1 drivers
v0x1e6ae70_0 .net "ns0", 0 0, L_0x1fbf6d0;  1 drivers
v0x1e6b020_0 .net "ns1", 0 0, L_0x1fbf830;  1 drivers
v0x1e6b0c0_0 .net "ns2", 0 0, L_0x1fbf990;  1 drivers
v0x1e6b160_0 .net "out", 0 0, L_0x1fc04f0;  alias, 1 drivers
v0x1e6b200_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e6b2c0_0 .net "sltWire", 0 0, L_0x1fbfdf0;  1 drivers
v0x1e6b380_0 .net "xorWire", 0 0, L_0x1fbfce0;  1 drivers
L_0x1fbf740 .part v0x1e62650_0, 0, 1;
L_0x1fbf8a0 .part v0x1e62650_0, 1, 1;
L_0x1fbfa00 .part v0x1e62650_0, 2, 1;
L_0x1fbfd50 .part v0x1e62650_0, 0, 1;
L_0x1fbfef0 .part v0x1e62650_0, 1, 1;
L_0x1fc0050 .part v0x1e62650_0, 1, 1;
L_0x1fc0180 .part v0x1e62650_0, 0, 1;
L_0x1fc0400 .part v0x1e62650_0, 2, 1;
S_0x1e6c230 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e6c3f0 .param/l "bit" 0 4 127, +C4<0100>;
S_0x1e6c4b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e6c230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc0ac0 .functor XOR 1, L_0x1fc25d0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fc0f80 .functor NOR 1, L_0x1fc2440, L_0x1fc25d0, C4<0>, C4<0>;
L_0x1fc1080 .functor XOR 1, L_0x1fc2440, L_0x1fc25d0, C4<0>, C4<0>;
L_0x1fc1140 .functor NAND 1, L_0x1fc2440, L_0x1fc25d0, C4<1>, C4<1>;
L_0x1fc1240 .functor XOR 1, v0x1e62580_0, L_0x1fc0f80, C4<0>, C4<0>;
L_0x1fc1300 .functor XOR 1, v0x1e62580_0, L_0x1fc1140, C4<0>, C4<0>;
v0x1e6e880_0 .net "a", 0 0, L_0x1fc2440;  1 drivers
v0x1e6e970_0 .net "addSubtract", 0 0, L_0x1fc0f10;  1 drivers
v0x1e6ea10_0 .net "b", 0 0, L_0x1fc25d0;  1 drivers
v0x1e6eab0_0 .net "bOut", 0 0, L_0x1fc0ac0;  1 drivers
v0x1e6eb80_0 .net "carryin", 0 0, L_0x1fc2670;  1 drivers
v0x1e6ec70_0 .net "carryout", 0 0, L_0x1fc0db0;  1 drivers
v0x1e6ed40_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e6eef0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e6ef90_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e6f030_0 .net "nandOut", 0 0, L_0x1fc1300;  1 drivers
v0x1e6f100_0 .net "nandgate", 0 0, L_0x1fc1140;  1 drivers
v0x1e6f1a0_0 .net "norOut", 0 0, L_0x1fc1240;  1 drivers
v0x1e6f270_0 .net "norgate", 0 0, L_0x1fc0f80;  1 drivers
v0x1e6f310_0 .net "result", 0 0, L_0x1fc21f0;  1 drivers
L_0x7f0fd5053d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e6f3e0_0 .net "slt", 0 0, L_0x7f0fd5053d08;  1 drivers
v0x1e6f480_0 .net "xorgate", 0 0, L_0x1fc1080;  1 drivers
S_0x1e6c7b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e6c4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc0b30 .functor AND 1, L_0x1fc2440, L_0x1fc0ac0, C4<1>, C4<1>;
L_0x1fc0bf0 .functor XOR 1, L_0x1fc2440, L_0x1fc0ac0, C4<0>, C4<0>;
L_0x1fc0cf0 .functor AND 1, L_0x1fc0bf0, L_0x1fc2670, C4<1>, C4<1>;
L_0x1fc0db0 .functor OR 1, L_0x1fc0cf0, L_0x1fc0b30, C4<0>, C4<0>;
L_0x1fc0f10 .functor XOR 1, L_0x1fc0bf0, L_0x1fc2670, C4<0>, C4<0>;
v0x1e6ca50_0 .net "G", 0 0, L_0x1fc0b30;  1 drivers
v0x1e6cb30_0 .net "P", 0 0, L_0x1fc0bf0;  1 drivers
v0x1e6cbf0_0 .net "PandCin", 0 0, L_0x1fc0cf0;  1 drivers
v0x1e6ccc0_0 .net "a", 0 0, L_0x1fc2440;  alias, 1 drivers
v0x1e6cd80_0 .net "b", 0 0, L_0x1fc0ac0;  alias, 1 drivers
v0x1e6ce90_0 .net "carryin", 0 0, L_0x1fc2670;  alias, 1 drivers
v0x1e6cf50_0 .net "carryout", 0 0, L_0x1fc0db0;  alias, 1 drivers
v0x1e6d010_0 .net "sum", 0 0, L_0x1fc0f10;  alias, 1 drivers
S_0x1e6d170 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e6c4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fc1410 .functor NOT 1, L_0x1fc1480, C4<0>, C4<0>, C4<0>;
L_0x1fc1570 .functor NOT 1, L_0x1fc15e0, C4<0>, C4<0>, C4<0>;
L_0x1fc16d0 .functor NOT 1, L_0x1fc1740, C4<0>, C4<0>, C4<0>;
L_0x1fc1830 .functor AND 1, L_0x1fc16d0, L_0x1fc1570, L_0x1fc1410, L_0x1fc0f10;
L_0x1fc1a20 .functor AND 1, L_0x1fc16d0, L_0x1fc1570, L_0x1fc1a90, L_0x1fc1080;
L_0x1fc1b30 .functor AND 1, L_0x1fc16d0, L_0x1fc1c30, L_0x1fc1410, L_0x7f0fd5053d08;
L_0x1fc1d20 .functor AND 1, L_0x1fc16d0, L_0x1fc1d90, L_0x1fc1e80, L_0x1fc1300;
L_0x1fc1f70 .functor AND 1, L_0x1fc2100, L_0x1fc1570, L_0x1fc1410, L_0x1fc1240;
L_0x1fc21f0/0/0 .functor OR 1, L_0x1fc1830, L_0x1fc1a20, L_0x1fc1b30, L_0x1fc1d20;
L_0x1fc21f0/0/4 .functor OR 1, L_0x1fc1f70, C4<0>, C4<0>, C4<0>;
L_0x1fc21f0 .functor OR 1, L_0x1fc21f0/0/0, L_0x1fc21f0/0/4, C4<0>, C4<0>;
v0x1e6d410_0 .net *"_s1", 0 0, L_0x1fc1480;  1 drivers
v0x1e6d4f0_0 .net *"_s11", 0 0, L_0x1fc1d90;  1 drivers
v0x1e6d5d0_0 .net *"_s13", 0 0, L_0x1fc1e80;  1 drivers
v0x1e6d690_0 .net *"_s15", 0 0, L_0x1fc2100;  1 drivers
v0x1e6d770_0 .net *"_s3", 0 0, L_0x1fc15e0;  1 drivers
v0x1e6d8a0_0 .net *"_s5", 0 0, L_0x1fc1740;  1 drivers
v0x1e6d980_0 .net *"_s7", 0 0, L_0x1fc1a90;  1 drivers
v0x1e6da60_0 .net *"_s9", 0 0, L_0x1fc1c30;  1 drivers
v0x1e6db40_0 .net "a0", 0 0, L_0x1fc0f10;  alias, 1 drivers
v0x1e6dc70_0 .net "a1", 0 0, L_0x1fc1080;  alias, 1 drivers
v0x1e6dd10_0 .net "a2", 0 0, L_0x7f0fd5053d08;  alias, 1 drivers
v0x1e6ddd0_0 .net "a3", 0 0, L_0x1fc1300;  alias, 1 drivers
v0x1e6de90_0 .net "a4", 0 0, L_0x1fc1240;  alias, 1 drivers
v0x1e6df50_0 .net "addWire", 0 0, L_0x1fc1830;  1 drivers
v0x1e6e010_0 .net "nandWire", 0 0, L_0x1fc1d20;  1 drivers
v0x1e6e0d0_0 .net "norWire", 0 0, L_0x1fc1f70;  1 drivers
v0x1e6e190_0 .net "ns0", 0 0, L_0x1fc1410;  1 drivers
v0x1e6e340_0 .net "ns1", 0 0, L_0x1fc1570;  1 drivers
v0x1e6e3e0_0 .net "ns2", 0 0, L_0x1fc16d0;  1 drivers
v0x1e6e480_0 .net "out", 0 0, L_0x1fc21f0;  alias, 1 drivers
v0x1e6e520_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e6e5e0_0 .net "sltWire", 0 0, L_0x1fc1b30;  1 drivers
v0x1e6e6a0_0 .net "xorWire", 0 0, L_0x1fc1a20;  1 drivers
L_0x1fc1480 .part v0x1e62650_0, 0, 1;
L_0x1fc15e0 .part v0x1e62650_0, 1, 1;
L_0x1fc1740 .part v0x1e62650_0, 2, 1;
L_0x1fc1a90 .part v0x1e62650_0, 0, 1;
L_0x1fc1c30 .part v0x1e62650_0, 1, 1;
L_0x1fc1d90 .part v0x1e62650_0, 1, 1;
L_0x1fc1e80 .part v0x1e62650_0, 0, 1;
L_0x1fc2100 .part v0x1e62650_0, 2, 1;
S_0x1e6f5d0 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e6f790 .param/l "bit" 0 4 127, +C4<0101>;
S_0x1e6f850 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e6f5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc28a0 .functor XOR 1, L_0x1fc4250, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fc2c70 .functor NOR 1, L_0x1fc41b0, L_0x1fc4250, C4<0>, C4<0>;
L_0x1fc2d70 .functor XOR 1, L_0x1fc41b0, L_0x1fc4250, C4<0>, C4<0>;
L_0x1fc2e30 .functor NAND 1, L_0x1fc41b0, L_0x1fc4250, C4<1>, C4<1>;
L_0x1fc2f30 .functor XOR 1, v0x1e62580_0, L_0x1fc2c70, C4<0>, C4<0>;
L_0x1fc2ff0 .functor XOR 1, v0x1e62580_0, L_0x1fc2e30, C4<0>, C4<0>;
v0x1e71c20_0 .net "a", 0 0, L_0x1fc41b0;  1 drivers
v0x1e71d10_0 .net "addSubtract", 0 0, L_0x1fc2c00;  1 drivers
v0x1e71db0_0 .net "b", 0 0, L_0x1fc4250;  1 drivers
v0x1e71e50_0 .net "bOut", 0 0, L_0x1fc28a0;  1 drivers
v0x1e71f20_0 .net "carryin", 0 0, L_0x1fc4370;  1 drivers
v0x1e72010_0 .net "carryout", 0 0, L_0x1fc2af0;  1 drivers
v0x1e720e0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e72180_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e72220_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e72350_0 .net "nandOut", 0 0, L_0x1fc2ff0;  1 drivers
v0x1e72420_0 .net "nandgate", 0 0, L_0x1fc2e30;  1 drivers
v0x1e724c0_0 .net "norOut", 0 0, L_0x1fc2f30;  1 drivers
v0x1e72590_0 .net "norgate", 0 0, L_0x1fc2c70;  1 drivers
v0x1e72630_0 .net "result", 0 0, L_0x1fc3f60;  1 drivers
L_0x7f0fd5053d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e72700_0 .net "slt", 0 0, L_0x7f0fd5053d50;  1 drivers
v0x1e727a0_0 .net "xorgate", 0 0, L_0x1fc2d70;  1 drivers
S_0x1e6fb50 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e6f850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc2910 .functor AND 1, L_0x1fc41b0, L_0x1fc28a0, C4<1>, C4<1>;
L_0x1fc2980 .functor XOR 1, L_0x1fc41b0, L_0x1fc28a0, C4<0>, C4<0>;
L_0x1fc2a80 .functor AND 1, L_0x1fc2980, L_0x1fc4370, C4<1>, C4<1>;
L_0x1fc2af0 .functor OR 1, L_0x1fc2a80, L_0x1fc2910, C4<0>, C4<0>;
L_0x1fc2c00 .functor XOR 1, L_0x1fc2980, L_0x1fc4370, C4<0>, C4<0>;
v0x1e6fdf0_0 .net "G", 0 0, L_0x1fc2910;  1 drivers
v0x1e6fed0_0 .net "P", 0 0, L_0x1fc2980;  1 drivers
v0x1e6ff90_0 .net "PandCin", 0 0, L_0x1fc2a80;  1 drivers
v0x1e70060_0 .net "a", 0 0, L_0x1fc41b0;  alias, 1 drivers
v0x1e70120_0 .net "b", 0 0, L_0x1fc28a0;  alias, 1 drivers
v0x1e70230_0 .net "carryin", 0 0, L_0x1fc4370;  alias, 1 drivers
v0x1e702f0_0 .net "carryout", 0 0, L_0x1fc2af0;  alias, 1 drivers
v0x1e703b0_0 .net "sum", 0 0, L_0x1fc2c00;  alias, 1 drivers
S_0x1e70510 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e6f850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fc3100 .functor NOT 1, L_0x1fc3170, C4<0>, C4<0>, C4<0>;
L_0x1fc3260 .functor NOT 1, L_0x1fc32d0, C4<0>, C4<0>, C4<0>;
L_0x1fc33c0 .functor NOT 1, L_0x1fc3430, C4<0>, C4<0>, C4<0>;
L_0x1fc3520 .functor AND 1, L_0x1fc33c0, L_0x1fc3260, L_0x1fc3100, L_0x1fc2c00;
L_0x1fc3710 .functor AND 1, L_0x1fc33c0, L_0x1fc3260, L_0x1fc3780, L_0x1fc2d70;
L_0x1fc3820 .functor AND 1, L_0x1fc33c0, L_0x1fc3960, L_0x1fc3100, L_0x7f0fd5053d50;
L_0x1fc3a50 .functor AND 1, L_0x1fc33c0, L_0x1fc3ac0, L_0x1fc3bf0, L_0x1fc2ff0;
L_0x1fc3ce0 .functor AND 1, L_0x1fc3e70, L_0x1fc3260, L_0x1fc3100, L_0x1fc2f30;
L_0x1fc3f60/0/0 .functor OR 1, L_0x1fc3520, L_0x1fc3710, L_0x1fc3820, L_0x1fc3a50;
L_0x1fc3f60/0/4 .functor OR 1, L_0x1fc3ce0, C4<0>, C4<0>, C4<0>;
L_0x1fc3f60 .functor OR 1, L_0x1fc3f60/0/0, L_0x1fc3f60/0/4, C4<0>, C4<0>;
v0x1e707b0_0 .net *"_s1", 0 0, L_0x1fc3170;  1 drivers
v0x1e70890_0 .net *"_s11", 0 0, L_0x1fc3ac0;  1 drivers
v0x1e70970_0 .net *"_s13", 0 0, L_0x1fc3bf0;  1 drivers
v0x1e70a30_0 .net *"_s15", 0 0, L_0x1fc3e70;  1 drivers
v0x1e70b10_0 .net *"_s3", 0 0, L_0x1fc32d0;  1 drivers
v0x1e70c40_0 .net *"_s5", 0 0, L_0x1fc3430;  1 drivers
v0x1e70d20_0 .net *"_s7", 0 0, L_0x1fc3780;  1 drivers
v0x1e70e00_0 .net *"_s9", 0 0, L_0x1fc3960;  1 drivers
v0x1e70ee0_0 .net "a0", 0 0, L_0x1fc2c00;  alias, 1 drivers
v0x1e71010_0 .net "a1", 0 0, L_0x1fc2d70;  alias, 1 drivers
v0x1e710b0_0 .net "a2", 0 0, L_0x7f0fd5053d50;  alias, 1 drivers
v0x1e71170_0 .net "a3", 0 0, L_0x1fc2ff0;  alias, 1 drivers
v0x1e71230_0 .net "a4", 0 0, L_0x1fc2f30;  alias, 1 drivers
v0x1e712f0_0 .net "addWire", 0 0, L_0x1fc3520;  1 drivers
v0x1e713b0_0 .net "nandWire", 0 0, L_0x1fc3a50;  1 drivers
v0x1e71470_0 .net "norWire", 0 0, L_0x1fc3ce0;  1 drivers
v0x1e71530_0 .net "ns0", 0 0, L_0x1fc3100;  1 drivers
v0x1e716e0_0 .net "ns1", 0 0, L_0x1fc3260;  1 drivers
v0x1e71780_0 .net "ns2", 0 0, L_0x1fc33c0;  1 drivers
v0x1e71820_0 .net "out", 0 0, L_0x1fc3f60;  alias, 1 drivers
v0x1e718c0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e71980_0 .net "sltWire", 0 0, L_0x1fc3820;  1 drivers
v0x1e71a40_0 .net "xorWire", 0 0, L_0x1fc3710;  1 drivers
L_0x1fc3170 .part v0x1e62650_0, 0, 1;
L_0x1fc32d0 .part v0x1e62650_0, 1, 1;
L_0x1fc3430 .part v0x1e62650_0, 2, 1;
L_0x1fc3780 .part v0x1e62650_0, 0, 1;
L_0x1fc3960 .part v0x1e62650_0, 1, 1;
L_0x1fc3ac0 .part v0x1e62650_0, 1, 1;
L_0x1fc3bf0 .part v0x1e62650_0, 0, 1;
L_0x1fc3e70 .part v0x1e62650_0, 2, 1;
S_0x1e728f0 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e65cd0 .param/l "bit" 0 4 127, +C4<0110>;
S_0x1e72bb0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e728f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc2830 .functor XOR 1, L_0x1fc5c70, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fc48f0 .functor NOR 1, L_0x1fc5b40, L_0x1fc5c70, C4<0>, C4<0>;
L_0x1fc49f0 .functor XOR 1, L_0x1fc5b40, L_0x1fc5c70, C4<0>, C4<0>;
L_0x1fc4ab0 .functor NAND 1, L_0x1fc5b40, L_0x1fc5c70, C4<1>, C4<1>;
L_0x1fc4bb0 .functor XOR 1, v0x1e62580_0, L_0x1fc48f0, C4<0>, C4<0>;
L_0x1fc4c70 .functor XOR 1, v0x1e62580_0, L_0x1fc4ab0, C4<0>, C4<0>;
v0x1e74f80_0 .net "a", 0 0, L_0x1fc5b40;  1 drivers
v0x1e75070_0 .net "addSubtract", 0 0, L_0x1fc4880;  1 drivers
v0x1e75110_0 .net "b", 0 0, L_0x1fc5c70;  1 drivers
v0x1e751b0_0 .net "bOut", 0 0, L_0x1fc2830;  1 drivers
v0x1e75280_0 .net "carryin", 0 0, L_0x1fc5d10;  1 drivers
v0x1e75370_0 .net "carryout", 0 0, L_0x1fc4720;  1 drivers
v0x1e75440_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e754e0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e75690_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e68940_0 .net "nandOut", 0 0, L_0x1fc4c70;  1 drivers
v0x1e75940_0 .net "nandgate", 0 0, L_0x1fc4ab0;  1 drivers
v0x1e759e0_0 .net "norOut", 0 0, L_0x1fc4bb0;  1 drivers
v0x1e75a80_0 .net "norgate", 0 0, L_0x1fc48f0;  1 drivers
v0x1e75b20_0 .net "result", 0 0, L_0x1fc58f0;  1 drivers
L_0x7f0fd5053d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e75bf0_0 .net "slt", 0 0, L_0x7f0fd5053d98;  1 drivers
v0x1e75c90_0 .net "xorgate", 0 0, L_0x1fc49f0;  1 drivers
S_0x1e72eb0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e72bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc44a0 .functor AND 1, L_0x1fc5b40, L_0x1fc2830, C4<1>, C4<1>;
L_0x1fc4560 .functor XOR 1, L_0x1fc5b40, L_0x1fc2830, C4<0>, C4<0>;
L_0x1fc4660 .functor AND 1, L_0x1fc4560, L_0x1fc5d10, C4<1>, C4<1>;
L_0x1fc4720 .functor OR 1, L_0x1fc4660, L_0x1fc44a0, C4<0>, C4<0>;
L_0x1fc4880 .functor XOR 1, L_0x1fc4560, L_0x1fc5d10, C4<0>, C4<0>;
v0x1e73150_0 .net "G", 0 0, L_0x1fc44a0;  1 drivers
v0x1e73230_0 .net "P", 0 0, L_0x1fc4560;  1 drivers
v0x1e732f0_0 .net "PandCin", 0 0, L_0x1fc4660;  1 drivers
v0x1e733c0_0 .net "a", 0 0, L_0x1fc5b40;  alias, 1 drivers
v0x1e73480_0 .net "b", 0 0, L_0x1fc2830;  alias, 1 drivers
v0x1e73590_0 .net "carryin", 0 0, L_0x1fc5d10;  alias, 1 drivers
v0x1e73650_0 .net "carryout", 0 0, L_0x1fc4720;  alias, 1 drivers
v0x1e73710_0 .net "sum", 0 0, L_0x1fc4880;  alias, 1 drivers
S_0x1e73870 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e72bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fc4d80 .functor NOT 1, L_0x1fc4df0, C4<0>, C4<0>, C4<0>;
L_0x1fc4ee0 .functor NOT 1, L_0x1fc4f50, C4<0>, C4<0>, C4<0>;
L_0x1e70f80 .functor NOT 1, L_0x1fc4ff0, C4<0>, C4<0>, C4<0>;
L_0x1e6a8c0 .functor AND 1, L_0x1e70f80, L_0x1fc4ee0, L_0x1fc4d80, L_0x1fc4880;
L_0x1fc5120 .functor AND 1, L_0x1e70f80, L_0x1fc4ee0, L_0x1fc5190, L_0x1fc49f0;
L_0x1fc5230 .functor AND 1, L_0x1e70f80, L_0x1fc5330, L_0x1fc4d80, L_0x7f0fd5053d98;
L_0x1fc5420 .functor AND 1, L_0x1e70f80, L_0x1fc5490, L_0x1fc5580, L_0x1fc4c70;
L_0x1fc5670 .functor AND 1, L_0x1fc5800, L_0x1fc4ee0, L_0x1fc4d80, L_0x1fc4bb0;
L_0x1fc58f0/0/0 .functor OR 1, L_0x1e6a8c0, L_0x1fc5120, L_0x1fc5230, L_0x1fc5420;
L_0x1fc58f0/0/4 .functor OR 1, L_0x1fc5670, C4<0>, C4<0>, C4<0>;
L_0x1fc58f0 .functor OR 1, L_0x1fc58f0/0/0, L_0x1fc58f0/0/4, C4<0>, C4<0>;
v0x1e73b10_0 .net *"_s1", 0 0, L_0x1fc4df0;  1 drivers
v0x1e73bf0_0 .net *"_s11", 0 0, L_0x1fc5490;  1 drivers
v0x1e73cd0_0 .net *"_s13", 0 0, L_0x1fc5580;  1 drivers
v0x1e73d90_0 .net *"_s15", 0 0, L_0x1fc5800;  1 drivers
v0x1e73e70_0 .net *"_s3", 0 0, L_0x1fc4f50;  1 drivers
v0x1e73fa0_0 .net *"_s5", 0 0, L_0x1fc4ff0;  1 drivers
v0x1e74080_0 .net *"_s7", 0 0, L_0x1fc5190;  1 drivers
v0x1e74160_0 .net *"_s9", 0 0, L_0x1fc5330;  1 drivers
v0x1e74240_0 .net "a0", 0 0, L_0x1fc4880;  alias, 1 drivers
v0x1e74370_0 .net "a1", 0 0, L_0x1fc49f0;  alias, 1 drivers
v0x1e74410_0 .net "a2", 0 0, L_0x7f0fd5053d98;  alias, 1 drivers
v0x1e744d0_0 .net "a3", 0 0, L_0x1fc4c70;  alias, 1 drivers
v0x1e74590_0 .net "a4", 0 0, L_0x1fc4bb0;  alias, 1 drivers
v0x1e74650_0 .net "addWire", 0 0, L_0x1e6a8c0;  1 drivers
v0x1e74710_0 .net "nandWire", 0 0, L_0x1fc5420;  1 drivers
v0x1e747d0_0 .net "norWire", 0 0, L_0x1fc5670;  1 drivers
v0x1e74890_0 .net "ns0", 0 0, L_0x1fc4d80;  1 drivers
v0x1e74a40_0 .net "ns1", 0 0, L_0x1fc4ee0;  1 drivers
v0x1e74ae0_0 .net "ns2", 0 0, L_0x1e70f80;  1 drivers
v0x1e74b80_0 .net "out", 0 0, L_0x1fc58f0;  alias, 1 drivers
v0x1e74c20_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e74ce0_0 .net "sltWire", 0 0, L_0x1fc5230;  1 drivers
v0x1e74da0_0 .net "xorWire", 0 0, L_0x1fc5120;  1 drivers
L_0x1fc4df0 .part v0x1e62650_0, 0, 1;
L_0x1fc4f50 .part v0x1e62650_0, 1, 1;
L_0x1fc4ff0 .part v0x1e62650_0, 2, 1;
L_0x1fc5190 .part v0x1e62650_0, 0, 1;
L_0x1fc5330 .part v0x1e62650_0, 1, 1;
L_0x1fc5490 .part v0x1e62650_0, 1, 1;
L_0x1fc5580 .part v0x1e62650_0, 0, 1;
L_0x1fc5800 .part v0x1e62650_0, 2, 1;
S_0x1e75de0 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e75fa0 .param/l "bit" 0 4 127, +C4<0111>;
S_0x1e76060 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e75de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc5be0 .functor XOR 1, L_0x1fc7890, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fc6330 .functor NOR 1, L_0x1fc77f0, L_0x1fc7890, C4<0>, C4<0>;
L_0x1fc6430 .functor XOR 1, L_0x1fc77f0, L_0x1fc7890, C4<0>, C4<0>;
L_0x1fc64f0 .functor NAND 1, L_0x1fc77f0, L_0x1fc7890, C4<1>, C4<1>;
L_0x1fc65f0 .functor XOR 1, v0x1e62580_0, L_0x1fc6330, C4<0>, C4<0>;
L_0x1fc66b0 .functor XOR 1, v0x1e62580_0, L_0x1fc64f0, C4<0>, C4<0>;
v0x1e78430_0 .net "a", 0 0, L_0x1fc77f0;  1 drivers
v0x1e78520_0 .net "addSubtract", 0 0, L_0x1fc62c0;  1 drivers
v0x1e785c0_0 .net "b", 0 0, L_0x1fc7890;  1 drivers
v0x1e78660_0 .net "bOut", 0 0, L_0x1fc5be0;  1 drivers
v0x1e78730_0 .net "carryin", 0 0, L_0x1fc5e40;  1 drivers
v0x1e78820_0 .net "carryout", 0 0, L_0x1fc6160;  1 drivers
v0x1e788f0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e78990_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e78a30_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e78b60_0 .net "nandOut", 0 0, L_0x1fc66b0;  1 drivers
v0x1e78c30_0 .net "nandgate", 0 0, L_0x1fc64f0;  1 drivers
v0x1e78cd0_0 .net "norOut", 0 0, L_0x1fc65f0;  1 drivers
v0x1e78da0_0 .net "norgate", 0 0, L_0x1fc6330;  1 drivers
v0x1e78e40_0 .net "result", 0 0, L_0x1fc75a0;  1 drivers
L_0x7f0fd5053de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e78f10_0 .net "slt", 0 0, L_0x7f0fd5053de0;  1 drivers
v0x1e78fb0_0 .net "xorgate", 0 0, L_0x1fc6430;  1 drivers
S_0x1e76360 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e76060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc5ee0 .functor AND 1, L_0x1fc77f0, L_0x1fc5be0, C4<1>, C4<1>;
L_0x1fc5fa0 .functor XOR 1, L_0x1fc77f0, L_0x1fc5be0, C4<0>, C4<0>;
L_0x1fc60a0 .functor AND 1, L_0x1fc5fa0, L_0x1fc5e40, C4<1>, C4<1>;
L_0x1fc6160 .functor OR 1, L_0x1fc60a0, L_0x1fc5ee0, C4<0>, C4<0>;
L_0x1fc62c0 .functor XOR 1, L_0x1fc5fa0, L_0x1fc5e40, C4<0>, C4<0>;
v0x1e76600_0 .net "G", 0 0, L_0x1fc5ee0;  1 drivers
v0x1e766e0_0 .net "P", 0 0, L_0x1fc5fa0;  1 drivers
v0x1e767a0_0 .net "PandCin", 0 0, L_0x1fc60a0;  1 drivers
v0x1e76870_0 .net "a", 0 0, L_0x1fc77f0;  alias, 1 drivers
v0x1e76930_0 .net "b", 0 0, L_0x1fc5be0;  alias, 1 drivers
v0x1e76a40_0 .net "carryin", 0 0, L_0x1fc5e40;  alias, 1 drivers
v0x1e76b00_0 .net "carryout", 0 0, L_0x1fc6160;  alias, 1 drivers
v0x1e76bc0_0 .net "sum", 0 0, L_0x1fc62c0;  alias, 1 drivers
S_0x1e76d20 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e76060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fc67c0 .functor NOT 1, L_0x1fc6830, C4<0>, C4<0>, C4<0>;
L_0x1fc6920 .functor NOT 1, L_0x1fc6990, C4<0>, C4<0>, C4<0>;
L_0x1fc6a80 .functor NOT 1, L_0x1fc6af0, C4<0>, C4<0>, C4<0>;
L_0x1fc6be0 .functor AND 1, L_0x1fc6a80, L_0x1fc6920, L_0x1fc67c0, L_0x1fc62c0;
L_0x1fc6dd0 .functor AND 1, L_0x1fc6a80, L_0x1fc6920, L_0x1fc6e40, L_0x1fc6430;
L_0x1fc6ee0 .functor AND 1, L_0x1fc6a80, L_0x1fc6fe0, L_0x1fc67c0, L_0x7f0fd5053de0;
L_0x1fc70d0 .functor AND 1, L_0x1fc6a80, L_0x1fc7140, L_0x1fc7230, L_0x1fc66b0;
L_0x1fc7320 .functor AND 1, L_0x1fc74b0, L_0x1fc6920, L_0x1fc67c0, L_0x1fc65f0;
L_0x1fc75a0/0/0 .functor OR 1, L_0x1fc6be0, L_0x1fc6dd0, L_0x1fc6ee0, L_0x1fc70d0;
L_0x1fc75a0/0/4 .functor OR 1, L_0x1fc7320, C4<0>, C4<0>, C4<0>;
L_0x1fc75a0 .functor OR 1, L_0x1fc75a0/0/0, L_0x1fc75a0/0/4, C4<0>, C4<0>;
v0x1e76fc0_0 .net *"_s1", 0 0, L_0x1fc6830;  1 drivers
v0x1e770a0_0 .net *"_s11", 0 0, L_0x1fc7140;  1 drivers
v0x1e77180_0 .net *"_s13", 0 0, L_0x1fc7230;  1 drivers
v0x1e77240_0 .net *"_s15", 0 0, L_0x1fc74b0;  1 drivers
v0x1e77320_0 .net *"_s3", 0 0, L_0x1fc6990;  1 drivers
v0x1e77450_0 .net *"_s5", 0 0, L_0x1fc6af0;  1 drivers
v0x1e77530_0 .net *"_s7", 0 0, L_0x1fc6e40;  1 drivers
v0x1e77610_0 .net *"_s9", 0 0, L_0x1fc6fe0;  1 drivers
v0x1e776f0_0 .net "a0", 0 0, L_0x1fc62c0;  alias, 1 drivers
v0x1e77820_0 .net "a1", 0 0, L_0x1fc6430;  alias, 1 drivers
v0x1e778c0_0 .net "a2", 0 0, L_0x7f0fd5053de0;  alias, 1 drivers
v0x1e77980_0 .net "a3", 0 0, L_0x1fc66b0;  alias, 1 drivers
v0x1e77a40_0 .net "a4", 0 0, L_0x1fc65f0;  alias, 1 drivers
v0x1e77b00_0 .net "addWire", 0 0, L_0x1fc6be0;  1 drivers
v0x1e77bc0_0 .net "nandWire", 0 0, L_0x1fc70d0;  1 drivers
v0x1e77c80_0 .net "norWire", 0 0, L_0x1fc7320;  1 drivers
v0x1e77d40_0 .net "ns0", 0 0, L_0x1fc67c0;  1 drivers
v0x1e77ef0_0 .net "ns1", 0 0, L_0x1fc6920;  1 drivers
v0x1e77f90_0 .net "ns2", 0 0, L_0x1fc6a80;  1 drivers
v0x1e78030_0 .net "out", 0 0, L_0x1fc75a0;  alias, 1 drivers
v0x1e780d0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e78190_0 .net "sltWire", 0 0, L_0x1fc6ee0;  1 drivers
v0x1e78250_0 .net "xorWire", 0 0, L_0x1fc6dd0;  1 drivers
L_0x1fc6830 .part v0x1e62650_0, 0, 1;
L_0x1fc6990 .part v0x1e62650_0, 1, 1;
L_0x1fc6af0 .part v0x1e62650_0, 2, 1;
L_0x1fc6e40 .part v0x1e62650_0, 0, 1;
L_0x1fc6fe0 .part v0x1e62650_0, 1, 1;
L_0x1fc7140 .part v0x1e62650_0, 1, 1;
L_0x1fc7230 .part v0x1e62650_0, 0, 1;
L_0x1fc74b0 .part v0x1e62650_0, 2, 1;
S_0x1e79100 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e792c0 .param/l "bit" 0 4 127, +C4<01000>;
S_0x1e79380 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e79100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc7a70 .functor XOR 1, L_0x1fc7930, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fc7f30 .functor NOR 1, L_0x1ec3210, L_0x1fc7930, C4<0>, C4<0>;
L_0x1fc8030 .functor XOR 1, L_0x1ec3210, L_0x1fc7930, C4<0>, C4<0>;
L_0x1fc80f0 .functor NAND 1, L_0x1ec3210, L_0x1fc7930, C4<1>, C4<1>;
L_0x1fc81f0 .functor XOR 1, v0x1e62580_0, L_0x1fc7f30, C4<0>, C4<0>;
L_0x1fc82b0 .functor XOR 1, v0x1e62580_0, L_0x1fc80f0, C4<0>, C4<0>;
v0x1e7b6b0_0 .net "a", 0 0, L_0x1ec3210;  1 drivers
v0x1e7b7a0_0 .net "addSubtract", 0 0, L_0x1fc7ec0;  1 drivers
v0x1e7b890_0 .net "b", 0 0, L_0x1fc7930;  1 drivers
v0x1e7b930_0 .net "bOut", 0 0, L_0x1fc7a70;  1 drivers
v0x1e7ba00_0 .net "carryin", 0 0, L_0x1ec3480;  1 drivers
v0x1e7baf0_0 .net "carryout", 0 0, L_0x1fc7d60;  1 drivers
v0x1e7bbc0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e7bc60_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e7bd00_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e7be30_0 .net "nandOut", 0 0, L_0x1fc82b0;  1 drivers
v0x1e7bf00_0 .net "nandgate", 0 0, L_0x1fc80f0;  1 drivers
v0x1e7bfa0_0 .net "norOut", 0 0, L_0x1fc81f0;  1 drivers
v0x1e7c070_0 .net "norgate", 0 0, L_0x1fc7f30;  1 drivers
v0x1e7c110_0 .net "result", 0 0, L_0x1ec2fc0;  1 drivers
L_0x7f0fd5053e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e7c1e0_0 .net "slt", 0 0, L_0x7f0fd5053e28;  1 drivers
v0x1e7c2b0_0 .net "xorgate", 0 0, L_0x1fc8030;  1 drivers
S_0x1e79680 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e79380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc7ae0 .functor AND 1, L_0x1ec3210, L_0x1fc7a70, C4<1>, C4<1>;
L_0x1fc7ba0 .functor XOR 1, L_0x1ec3210, L_0x1fc7a70, C4<0>, C4<0>;
L_0x1fc7ca0 .functor AND 1, L_0x1fc7ba0, L_0x1ec3480, C4<1>, C4<1>;
L_0x1fc7d60 .functor OR 1, L_0x1fc7ca0, L_0x1fc7ae0, C4<0>, C4<0>;
L_0x1fc7ec0 .functor XOR 1, L_0x1fc7ba0, L_0x1ec3480, C4<0>, C4<0>;
v0x1e79920_0 .net "G", 0 0, L_0x1fc7ae0;  1 drivers
v0x1e79a00_0 .net "P", 0 0, L_0x1fc7ba0;  1 drivers
v0x1e79ac0_0 .net "PandCin", 0 0, L_0x1fc7ca0;  1 drivers
v0x1e79b90_0 .net "a", 0 0, L_0x1ec3210;  alias, 1 drivers
v0x1e79c50_0 .net "b", 0 0, L_0x1fc7a70;  alias, 1 drivers
v0x1e79d60_0 .net "carryin", 0 0, L_0x1ec3480;  alias, 1 drivers
v0x1e79e20_0 .net "carryout", 0 0, L_0x1fc7d60;  alias, 1 drivers
v0x1e79ee0_0 .net "sum", 0 0, L_0x1fc7ec0;  alias, 1 drivers
S_0x1e7a040 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e79380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fc83c0 .functor NOT 1, L_0x1fc8430, C4<0>, C4<0>, C4<0>;
L_0x1fc8520 .functor NOT 1, L_0x1fc8590, C4<0>, C4<0>, C4<0>;
L_0x1fc8680 .functor NOT 1, L_0x1fc86f0, C4<0>, C4<0>, C4<0>;
L_0x1fc87e0 .functor AND 1, L_0x1fc8680, L_0x1fc8520, L_0x1fc83c0, L_0x1fc7ec0;
L_0x1fc89d0 .functor AND 1, L_0x1fc8680, L_0x1fc8520, L_0x1fc8a40, L_0x1fc8030;
L_0x1fc8ae0 .functor AND 1, L_0x1fc8680, L_0x1fc8be0, L_0x1fc83c0, L_0x7f0fd5053e28;
L_0x1fc8cd0 .functor AND 1, L_0x1fc8680, L_0x1fc8d40, L_0x1fc8e70, L_0x1fc82b0;
L_0x1e777b0 .functor AND 1, L_0x1ec2ed0, L_0x1fc8520, L_0x1fc83c0, L_0x1fc81f0;
L_0x1ec2fc0/0/0 .functor OR 1, L_0x1fc87e0, L_0x1fc89d0, L_0x1fc8ae0, L_0x1fc8cd0;
L_0x1ec2fc0/0/4 .functor OR 1, L_0x1e777b0, C4<0>, C4<0>, C4<0>;
L_0x1ec2fc0 .functor OR 1, L_0x1ec2fc0/0/0, L_0x1ec2fc0/0/4, C4<0>, C4<0>;
v0x1e7a2e0_0 .net *"_s1", 0 0, L_0x1fc8430;  1 drivers
v0x1e7a3c0_0 .net *"_s11", 0 0, L_0x1fc8d40;  1 drivers
v0x1e7a4a0_0 .net *"_s13", 0 0, L_0x1fc8e70;  1 drivers
v0x1e7a560_0 .net *"_s15", 0 0, L_0x1ec2ed0;  1 drivers
v0x1e7a640_0 .net *"_s3", 0 0, L_0x1fc8590;  1 drivers
v0x1e7a770_0 .net *"_s5", 0 0, L_0x1fc86f0;  1 drivers
v0x1e7a850_0 .net *"_s7", 0 0, L_0x1fc8a40;  1 drivers
v0x1e7a930_0 .net *"_s9", 0 0, L_0x1fc8be0;  1 drivers
v0x1e7aa10_0 .net "a0", 0 0, L_0x1fc7ec0;  alias, 1 drivers
v0x1e7ab40_0 .net "a1", 0 0, L_0x1fc8030;  alias, 1 drivers
v0x1e7abe0_0 .net "a2", 0 0, L_0x7f0fd5053e28;  alias, 1 drivers
v0x1e7aca0_0 .net "a3", 0 0, L_0x1fc82b0;  alias, 1 drivers
v0x1e7ad60_0 .net "a4", 0 0, L_0x1fc81f0;  alias, 1 drivers
v0x1e7ae20_0 .net "addWire", 0 0, L_0x1fc87e0;  1 drivers
v0x1e7aee0_0 .net "nandWire", 0 0, L_0x1fc8cd0;  1 drivers
v0x1e7afa0_0 .net "norWire", 0 0, L_0x1e777b0;  1 drivers
v0x1e7b040_0 .net "ns0", 0 0, L_0x1fc83c0;  1 drivers
v0x1e7b1f0_0 .net "ns1", 0 0, L_0x1fc8520;  1 drivers
v0x1e7b290_0 .net "ns2", 0 0, L_0x1fc8680;  1 drivers
v0x1e7b330_0 .net "out", 0 0, L_0x1ec2fc0;  alias, 1 drivers
v0x1e7b3d0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e7b470_0 .net "sltWire", 0 0, L_0x1fc8ae0;  1 drivers
v0x1e7b510_0 .net "xorWire", 0 0, L_0x1fc89d0;  1 drivers
L_0x1fc8430 .part v0x1e62650_0, 0, 1;
L_0x1fc8590 .part v0x1e62650_0, 1, 1;
L_0x1fc86f0 .part v0x1e62650_0, 2, 1;
L_0x1fc8a40 .part v0x1e62650_0, 0, 1;
L_0x1fc8be0 .part v0x1e62650_0, 1, 1;
L_0x1fc8d40 .part v0x1e62650_0, 1, 1;
L_0x1fc8e70 .part v0x1e62650_0, 0, 1;
L_0x1ec2ed0 .part v0x1e62650_0, 2, 1;
S_0x1e7c3e0 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e7c5a0 .param/l "bit" 0 4 127, +C4<01001>;
S_0x1e7c660 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e7c3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc42f0 .functor XOR 1, L_0x1fcb930, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fca3d0 .functor NOR 1, L_0x1fcb890, L_0x1fcb930, C4<0>, C4<0>;
L_0x1fca4d0 .functor XOR 1, L_0x1fcb890, L_0x1fcb930, C4<0>, C4<0>;
L_0x1fca590 .functor NAND 1, L_0x1fcb890, L_0x1fcb930, C4<1>, C4<1>;
L_0x1fca690 .functor XOR 1, v0x1e62580_0, L_0x1fca3d0, C4<0>, C4<0>;
L_0x1fca750 .functor XOR 1, v0x1e62580_0, L_0x1fca590, C4<0>, C4<0>;
v0x1e7ea30_0 .net "a", 0 0, L_0x1fcb890;  1 drivers
v0x1e7eb20_0 .net "addSubtract", 0 0, L_0x1fca360;  1 drivers
v0x1e7ebc0_0 .net "b", 0 0, L_0x1fcb930;  1 drivers
v0x1e7ec60_0 .net "bOut", 0 0, L_0x1fc42f0;  1 drivers
v0x1e7ed30_0 .net "carryin", 0 0, L_0x1fca080;  1 drivers
v0x1e7ee20_0 .net "carryout", 0 0, L_0x1fca250;  1 drivers
v0x1e7eef0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e7ef90_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e7f030_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e7f160_0 .net "nandOut", 0 0, L_0x1fca750;  1 drivers
v0x1e7f230_0 .net "nandgate", 0 0, L_0x1fca590;  1 drivers
v0x1e7f2d0_0 .net "norOut", 0 0, L_0x1fca690;  1 drivers
v0x1e7f3a0_0 .net "norgate", 0 0, L_0x1fca3d0;  1 drivers
v0x1e7f440_0 .net "result", 0 0, L_0x1fcb640;  1 drivers
L_0x7f0fd5053e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e7f510_0 .net "slt", 0 0, L_0x7f0fd5053e70;  1 drivers
v0x1e7f5b0_0 .net "xorgate", 0 0, L_0x1fca4d0;  1 drivers
S_0x1e7c960 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e7c660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc27a0 .functor AND 1, L_0x1fcb890, L_0x1fc42f0, C4<1>, C4<1>;
L_0x1ec33c0 .functor XOR 1, L_0x1fcb890, L_0x1fc42f0, C4<0>, C4<0>;
L_0x1fca1e0 .functor AND 1, L_0x1ec33c0, L_0x1fca080, C4<1>, C4<1>;
L_0x1fca250 .functor OR 1, L_0x1fca1e0, L_0x1fc27a0, C4<0>, C4<0>;
L_0x1fca360 .functor XOR 1, L_0x1ec33c0, L_0x1fca080, C4<0>, C4<0>;
v0x1e7cc00_0 .net "G", 0 0, L_0x1fc27a0;  1 drivers
v0x1e7cce0_0 .net "P", 0 0, L_0x1ec33c0;  1 drivers
v0x1e7cda0_0 .net "PandCin", 0 0, L_0x1fca1e0;  1 drivers
v0x1e7ce70_0 .net "a", 0 0, L_0x1fcb890;  alias, 1 drivers
v0x1e7cf30_0 .net "b", 0 0, L_0x1fc42f0;  alias, 1 drivers
v0x1e7d040_0 .net "carryin", 0 0, L_0x1fca080;  alias, 1 drivers
v0x1e7d100_0 .net "carryout", 0 0, L_0x1fca250;  alias, 1 drivers
v0x1e7d1c0_0 .net "sum", 0 0, L_0x1fca360;  alias, 1 drivers
S_0x1e7d320 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e7c660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fca860 .functor NOT 1, L_0x1fca8d0, C4<0>, C4<0>, C4<0>;
L_0x1fca9c0 .functor NOT 1, L_0x1fcaa30, C4<0>, C4<0>, C4<0>;
L_0x1fcab20 .functor NOT 1, L_0x1fcab90, C4<0>, C4<0>, C4<0>;
L_0x1fcac80 .functor AND 1, L_0x1fcab20, L_0x1fca9c0, L_0x1fca860, L_0x1fca360;
L_0x1fcae70 .functor AND 1, L_0x1fcab20, L_0x1fca9c0, L_0x1fcaee0, L_0x1fca4d0;
L_0x1fcaf80 .functor AND 1, L_0x1fcab20, L_0x1fcb080, L_0x1fca860, L_0x7f0fd5053e70;
L_0x1fcb170 .functor AND 1, L_0x1fcab20, L_0x1fcb1e0, L_0x1fcb2d0, L_0x1fca750;
L_0x1fcb3c0 .functor AND 1, L_0x1fcb550, L_0x1fca9c0, L_0x1fca860, L_0x1fca690;
L_0x1fcb640/0/0 .functor OR 1, L_0x1fcac80, L_0x1fcae70, L_0x1fcaf80, L_0x1fcb170;
L_0x1fcb640/0/4 .functor OR 1, L_0x1fcb3c0, C4<0>, C4<0>, C4<0>;
L_0x1fcb640 .functor OR 1, L_0x1fcb640/0/0, L_0x1fcb640/0/4, C4<0>, C4<0>;
v0x1e7d5c0_0 .net *"_s1", 0 0, L_0x1fca8d0;  1 drivers
v0x1e7d6a0_0 .net *"_s11", 0 0, L_0x1fcb1e0;  1 drivers
v0x1e7d780_0 .net *"_s13", 0 0, L_0x1fcb2d0;  1 drivers
v0x1e7d840_0 .net *"_s15", 0 0, L_0x1fcb550;  1 drivers
v0x1e7d920_0 .net *"_s3", 0 0, L_0x1fcaa30;  1 drivers
v0x1e7da50_0 .net *"_s5", 0 0, L_0x1fcab90;  1 drivers
v0x1e7db30_0 .net *"_s7", 0 0, L_0x1fcaee0;  1 drivers
v0x1e7dc10_0 .net *"_s9", 0 0, L_0x1fcb080;  1 drivers
v0x1e7dcf0_0 .net "a0", 0 0, L_0x1fca360;  alias, 1 drivers
v0x1e7de20_0 .net "a1", 0 0, L_0x1fca4d0;  alias, 1 drivers
v0x1e7dec0_0 .net "a2", 0 0, L_0x7f0fd5053e70;  alias, 1 drivers
v0x1e7df80_0 .net "a3", 0 0, L_0x1fca750;  alias, 1 drivers
v0x1e7e040_0 .net "a4", 0 0, L_0x1fca690;  alias, 1 drivers
v0x1e7e100_0 .net "addWire", 0 0, L_0x1fcac80;  1 drivers
v0x1e7e1c0_0 .net "nandWire", 0 0, L_0x1fcb170;  1 drivers
v0x1e7e280_0 .net "norWire", 0 0, L_0x1fcb3c0;  1 drivers
v0x1e7e340_0 .net "ns0", 0 0, L_0x1fca860;  1 drivers
v0x1e7e4f0_0 .net "ns1", 0 0, L_0x1fca9c0;  1 drivers
v0x1e7e590_0 .net "ns2", 0 0, L_0x1fcab20;  1 drivers
v0x1e7e630_0 .net "out", 0 0, L_0x1fcb640;  alias, 1 drivers
v0x1e7e6d0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e7e790_0 .net "sltWire", 0 0, L_0x1fcaf80;  1 drivers
v0x1e7e850_0 .net "xorWire", 0 0, L_0x1fcae70;  1 drivers
L_0x1fca8d0 .part v0x1e62650_0, 0, 1;
L_0x1fcaa30 .part v0x1e62650_0, 1, 1;
L_0x1fcab90 .part v0x1e62650_0, 2, 1;
L_0x1fcaee0 .part v0x1e62650_0, 0, 1;
L_0x1fcb080 .part v0x1e62650_0, 1, 1;
L_0x1fcb1e0 .part v0x1e62650_0, 1, 1;
L_0x1fcb2d0 .part v0x1e62650_0, 0, 1;
L_0x1fcb550 .part v0x1e62650_0, 2, 1;
S_0x1e7f700 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e7f8c0 .param/l "bit" 0 4 127, +C4<01010>;
S_0x1e7f980 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e7f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fcbb40 .functor XOR 1, L_0x1fcb9d0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fcc000 .functor NOR 1, L_0x1fcd540, L_0x1fcb9d0, C4<0>, C4<0>;
L_0x1fcc100 .functor XOR 1, L_0x1fcd540, L_0x1fcb9d0, C4<0>, C4<0>;
L_0x1fcc1c0 .functor NAND 1, L_0x1fcd540, L_0x1fcb9d0, C4<1>, C4<1>;
L_0x1fcc2c0 .functor XOR 1, v0x1e62580_0, L_0x1fcc000, C4<0>, C4<0>;
L_0x1fcc380 .functor XOR 1, v0x1e62580_0, L_0x1fcc1c0, C4<0>, C4<0>;
v0x1e81d50_0 .net "a", 0 0, L_0x1fcd540;  1 drivers
v0x1e81e40_0 .net "addSubtract", 0 0, L_0x1fcbf90;  1 drivers
v0x1e81ee0_0 .net "b", 0 0, L_0x1fcb9d0;  1 drivers
v0x1e81f80_0 .net "bOut", 0 0, L_0x1fcbb40;  1 drivers
v0x1e82050_0 .net "carryin", 0 0, L_0x1fcd6d0;  1 drivers
v0x1e82140_0 .net "carryout", 0 0, L_0x1fcbe30;  1 drivers
v0x1e82210_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e822b0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e82350_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e82480_0 .net "nandOut", 0 0, L_0x1fcc380;  1 drivers
v0x1e82550_0 .net "nandgate", 0 0, L_0x1fcc1c0;  1 drivers
v0x1e825f0_0 .net "norOut", 0 0, L_0x1fcc2c0;  1 drivers
v0x1e826c0_0 .net "norgate", 0 0, L_0x1fcc000;  1 drivers
v0x1e82760_0 .net "result", 0 0, L_0x1fcd2f0;  1 drivers
L_0x7f0fd5053eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e82830_0 .net "slt", 0 0, L_0x7f0fd5053eb8;  1 drivers
v0x1e828d0_0 .net "xorgate", 0 0, L_0x1fcc100;  1 drivers
S_0x1e7fc80 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e7f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fcbbb0 .functor AND 1, L_0x1fcd540, L_0x1fcbb40, C4<1>, C4<1>;
L_0x1fcbc70 .functor XOR 1, L_0x1fcd540, L_0x1fcbb40, C4<0>, C4<0>;
L_0x1fcbd70 .functor AND 1, L_0x1fcbc70, L_0x1fcd6d0, C4<1>, C4<1>;
L_0x1fcbe30 .functor OR 1, L_0x1fcbd70, L_0x1fcbbb0, C4<0>, C4<0>;
L_0x1fcbf90 .functor XOR 1, L_0x1fcbc70, L_0x1fcd6d0, C4<0>, C4<0>;
v0x1e7ff20_0 .net "G", 0 0, L_0x1fcbbb0;  1 drivers
v0x1e80000_0 .net "P", 0 0, L_0x1fcbc70;  1 drivers
v0x1e800c0_0 .net "PandCin", 0 0, L_0x1fcbd70;  1 drivers
v0x1e80190_0 .net "a", 0 0, L_0x1fcd540;  alias, 1 drivers
v0x1e80250_0 .net "b", 0 0, L_0x1fcbb40;  alias, 1 drivers
v0x1e80360_0 .net "carryin", 0 0, L_0x1fcd6d0;  alias, 1 drivers
v0x1e80420_0 .net "carryout", 0 0, L_0x1fcbe30;  alias, 1 drivers
v0x1e804e0_0 .net "sum", 0 0, L_0x1fcbf90;  alias, 1 drivers
S_0x1e80640 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e7f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fcc490 .functor NOT 1, L_0x1fcc500, C4<0>, C4<0>, C4<0>;
L_0x1fcc5f0 .functor NOT 1, L_0x1fcc660, C4<0>, C4<0>, C4<0>;
L_0x1fcc750 .functor NOT 1, L_0x1fcc7c0, C4<0>, C4<0>, C4<0>;
L_0x1fcc8b0 .functor AND 1, L_0x1fcc750, L_0x1fcc5f0, L_0x1fcc490, L_0x1fcbf90;
L_0x1fccaa0 .functor AND 1, L_0x1fcc750, L_0x1fcc5f0, L_0x1fccb10, L_0x1fcc100;
L_0x1fccbb0 .functor AND 1, L_0x1fcc750, L_0x1fcccf0, L_0x1fcc490, L_0x7f0fd5053eb8;
L_0x1fccde0 .functor AND 1, L_0x1fcc750, L_0x1fcce50, L_0x1fccf80, L_0x1fcc380;
L_0x1fcd070 .functor AND 1, L_0x1fcd200, L_0x1fcc5f0, L_0x1fcc490, L_0x1fcc2c0;
L_0x1fcd2f0/0/0 .functor OR 1, L_0x1fcc8b0, L_0x1fccaa0, L_0x1fccbb0, L_0x1fccde0;
L_0x1fcd2f0/0/4 .functor OR 1, L_0x1fcd070, C4<0>, C4<0>, C4<0>;
L_0x1fcd2f0 .functor OR 1, L_0x1fcd2f0/0/0, L_0x1fcd2f0/0/4, C4<0>, C4<0>;
v0x1e808e0_0 .net *"_s1", 0 0, L_0x1fcc500;  1 drivers
v0x1e809c0_0 .net *"_s11", 0 0, L_0x1fcce50;  1 drivers
v0x1e80aa0_0 .net *"_s13", 0 0, L_0x1fccf80;  1 drivers
v0x1e80b60_0 .net *"_s15", 0 0, L_0x1fcd200;  1 drivers
v0x1e80c40_0 .net *"_s3", 0 0, L_0x1fcc660;  1 drivers
v0x1e80d70_0 .net *"_s5", 0 0, L_0x1fcc7c0;  1 drivers
v0x1e80e50_0 .net *"_s7", 0 0, L_0x1fccb10;  1 drivers
v0x1e80f30_0 .net *"_s9", 0 0, L_0x1fcccf0;  1 drivers
v0x1e81010_0 .net "a0", 0 0, L_0x1fcbf90;  alias, 1 drivers
v0x1e81140_0 .net "a1", 0 0, L_0x1fcc100;  alias, 1 drivers
v0x1e811e0_0 .net "a2", 0 0, L_0x7f0fd5053eb8;  alias, 1 drivers
v0x1e812a0_0 .net "a3", 0 0, L_0x1fcc380;  alias, 1 drivers
v0x1e81360_0 .net "a4", 0 0, L_0x1fcc2c0;  alias, 1 drivers
v0x1e81420_0 .net "addWire", 0 0, L_0x1fcc8b0;  1 drivers
v0x1e814e0_0 .net "nandWire", 0 0, L_0x1fccde0;  1 drivers
v0x1e815a0_0 .net "norWire", 0 0, L_0x1fcd070;  1 drivers
v0x1e81660_0 .net "ns0", 0 0, L_0x1fcc490;  1 drivers
v0x1e81810_0 .net "ns1", 0 0, L_0x1fcc5f0;  1 drivers
v0x1e818b0_0 .net "ns2", 0 0, L_0x1fcc750;  1 drivers
v0x1e81950_0 .net "out", 0 0, L_0x1fcd2f0;  alias, 1 drivers
v0x1e819f0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e81ab0_0 .net "sltWire", 0 0, L_0x1fccbb0;  1 drivers
v0x1e81b70_0 .net "xorWire", 0 0, L_0x1fccaa0;  1 drivers
L_0x1fcc500 .part v0x1e62650_0, 0, 1;
L_0x1fcc660 .part v0x1e62650_0, 1, 1;
L_0x1fcc7c0 .part v0x1e62650_0, 2, 1;
L_0x1fccb10 .part v0x1e62650_0, 0, 1;
L_0x1fcccf0 .part v0x1e62650_0, 1, 1;
L_0x1fcce50 .part v0x1e62650_0, 1, 1;
L_0x1fccf80 .part v0x1e62650_0, 0, 1;
L_0x1fcd200 .part v0x1e62650_0, 2, 1;
S_0x1e82a20 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e82be0 .param/l "bit" 0 4 127, +C4<01011>;
S_0x1e82ca0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e82a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fcd5e0 .functor XOR 1, L_0x1fcf280, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fcdce0 .functor NOR 1, L_0x1fcf1e0, L_0x1fcf280, C4<0>, C4<0>;
L_0x1fcdde0 .functor XOR 1, L_0x1fcf1e0, L_0x1fcf280, C4<0>, C4<0>;
L_0x1fcdea0 .functor NAND 1, L_0x1fcf1e0, L_0x1fcf280, C4<1>, C4<1>;
L_0x1fcdfa0 .functor XOR 1, v0x1e62580_0, L_0x1fcdce0, C4<0>, C4<0>;
L_0x1fce060 .functor XOR 1, v0x1e62580_0, L_0x1fcdea0, C4<0>, C4<0>;
v0x1e85070_0 .net "a", 0 0, L_0x1fcf1e0;  1 drivers
v0x1e85160_0 .net "addSubtract", 0 0, L_0x1fcdc70;  1 drivers
v0x1e85200_0 .net "b", 0 0, L_0x1fcf280;  1 drivers
v0x1e852a0_0 .net "bOut", 0 0, L_0x1fcd5e0;  1 drivers
v0x1e85370_0 .net "carryin", 0 0, L_0x1fcd800;  1 drivers
v0x1e85460_0 .net "carryout", 0 0, L_0x1fcdb10;  1 drivers
v0x1e85530_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e855d0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e85670_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e857a0_0 .net "nandOut", 0 0, L_0x1fce060;  1 drivers
v0x1e85870_0 .net "nandgate", 0 0, L_0x1fcdea0;  1 drivers
v0x1e85910_0 .net "norOut", 0 0, L_0x1fcdfa0;  1 drivers
v0x1e859e0_0 .net "norgate", 0 0, L_0x1fcdce0;  1 drivers
v0x1e85a80_0 .net "result", 0 0, L_0x1fcef90;  1 drivers
L_0x7f0fd5053f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e85b50_0 .net "slt", 0 0, L_0x7f0fd5053f00;  1 drivers
v0x1e85bf0_0 .net "xorgate", 0 0, L_0x1fcdde0;  1 drivers
S_0x1e82fa0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e82ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fcd650 .functor AND 1, L_0x1fcf1e0, L_0x1fcd5e0, C4<1>, C4<1>;
L_0x1fcd950 .functor XOR 1, L_0x1fcf1e0, L_0x1fcd5e0, C4<0>, C4<0>;
L_0x1fcda50 .functor AND 1, L_0x1fcd950, L_0x1fcd800, C4<1>, C4<1>;
L_0x1fcdb10 .functor OR 1, L_0x1fcda50, L_0x1fcd650, C4<0>, C4<0>;
L_0x1fcdc70 .functor XOR 1, L_0x1fcd950, L_0x1fcd800, C4<0>, C4<0>;
v0x1e83240_0 .net "G", 0 0, L_0x1fcd650;  1 drivers
v0x1e83320_0 .net "P", 0 0, L_0x1fcd950;  1 drivers
v0x1e833e0_0 .net "PandCin", 0 0, L_0x1fcda50;  1 drivers
v0x1e834b0_0 .net "a", 0 0, L_0x1fcf1e0;  alias, 1 drivers
v0x1e83570_0 .net "b", 0 0, L_0x1fcd5e0;  alias, 1 drivers
v0x1e83680_0 .net "carryin", 0 0, L_0x1fcd800;  alias, 1 drivers
v0x1e83740_0 .net "carryout", 0 0, L_0x1fcdb10;  alias, 1 drivers
v0x1e83800_0 .net "sum", 0 0, L_0x1fcdc70;  alias, 1 drivers
S_0x1e83960 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e82ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fce170 .functor NOT 1, L_0x1fce1e0, C4<0>, C4<0>, C4<0>;
L_0x1fce2d0 .functor NOT 1, L_0x1fce340, C4<0>, C4<0>, C4<0>;
L_0x1fce430 .functor NOT 1, L_0x1fce4a0, C4<0>, C4<0>, C4<0>;
L_0x1fce590 .functor AND 1, L_0x1fce430, L_0x1fce2d0, L_0x1fce170, L_0x1fcdc70;
L_0x1fce780 .functor AND 1, L_0x1fce430, L_0x1fce2d0, L_0x1fce7f0, L_0x1fcdde0;
L_0x1fce890 .functor AND 1, L_0x1fce430, L_0x1fce990, L_0x1fce170, L_0x7f0fd5053f00;
L_0x1fcea80 .functor AND 1, L_0x1fce430, L_0x1fceaf0, L_0x1fcec20, L_0x1fce060;
L_0x1fced10 .functor AND 1, L_0x1fceea0, L_0x1fce2d0, L_0x1fce170, L_0x1fcdfa0;
L_0x1fcef90/0/0 .functor OR 1, L_0x1fce590, L_0x1fce780, L_0x1fce890, L_0x1fcea80;
L_0x1fcef90/0/4 .functor OR 1, L_0x1fced10, C4<0>, C4<0>, C4<0>;
L_0x1fcef90 .functor OR 1, L_0x1fcef90/0/0, L_0x1fcef90/0/4, C4<0>, C4<0>;
v0x1e83c00_0 .net *"_s1", 0 0, L_0x1fce1e0;  1 drivers
v0x1e83ce0_0 .net *"_s11", 0 0, L_0x1fceaf0;  1 drivers
v0x1e83dc0_0 .net *"_s13", 0 0, L_0x1fcec20;  1 drivers
v0x1e83e80_0 .net *"_s15", 0 0, L_0x1fceea0;  1 drivers
v0x1e83f60_0 .net *"_s3", 0 0, L_0x1fce340;  1 drivers
v0x1e84090_0 .net *"_s5", 0 0, L_0x1fce4a0;  1 drivers
v0x1e84170_0 .net *"_s7", 0 0, L_0x1fce7f0;  1 drivers
v0x1e84250_0 .net *"_s9", 0 0, L_0x1fce990;  1 drivers
v0x1e84330_0 .net "a0", 0 0, L_0x1fcdc70;  alias, 1 drivers
v0x1e84460_0 .net "a1", 0 0, L_0x1fcdde0;  alias, 1 drivers
v0x1e84500_0 .net "a2", 0 0, L_0x7f0fd5053f00;  alias, 1 drivers
v0x1e845c0_0 .net "a3", 0 0, L_0x1fce060;  alias, 1 drivers
v0x1e84680_0 .net "a4", 0 0, L_0x1fcdfa0;  alias, 1 drivers
v0x1e84740_0 .net "addWire", 0 0, L_0x1fce590;  1 drivers
v0x1e84800_0 .net "nandWire", 0 0, L_0x1fcea80;  1 drivers
v0x1e848c0_0 .net "norWire", 0 0, L_0x1fced10;  1 drivers
v0x1e84980_0 .net "ns0", 0 0, L_0x1fce170;  1 drivers
v0x1e84b30_0 .net "ns1", 0 0, L_0x1fce2d0;  1 drivers
v0x1e84bd0_0 .net "ns2", 0 0, L_0x1fce430;  1 drivers
v0x1e84c70_0 .net "out", 0 0, L_0x1fcef90;  alias, 1 drivers
v0x1e84d10_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e84dd0_0 .net "sltWire", 0 0, L_0x1fce890;  1 drivers
v0x1e84e90_0 .net "xorWire", 0 0, L_0x1fce780;  1 drivers
L_0x1fce1e0 .part v0x1e62650_0, 0, 1;
L_0x1fce340 .part v0x1e62650_0, 1, 1;
L_0x1fce4a0 .part v0x1e62650_0, 2, 1;
L_0x1fce7f0 .part v0x1e62650_0, 0, 1;
L_0x1fce990 .part v0x1e62650_0, 1, 1;
L_0x1fceaf0 .part v0x1e62650_0, 1, 1;
L_0x1fcec20 .part v0x1e62650_0, 0, 1;
L_0x1fceea0 .part v0x1e62650_0, 2, 1;
S_0x1e85d40 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e85f00 .param/l "bit" 0 4 127, +C4<01100>;
S_0x1e85fc0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e85d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fcf5c0 .functor XOR 1, L_0x1fc0880, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fcfa30 .functor NOR 1, L_0x1fd0f80, L_0x1fc0880, C4<0>, C4<0>;
L_0x1fcfb80 .functor XOR 1, L_0x1fd0f80, L_0x1fc0880, C4<0>, C4<0>;
L_0x1fcfc40 .functor NAND 1, L_0x1fd0f80, L_0x1fc0880, C4<1>, C4<1>;
L_0x1fcfd40 .functor XOR 1, v0x1e62580_0, L_0x1fcfa30, C4<0>, C4<0>;
L_0x1fcfe00 .functor XOR 1, v0x1e62580_0, L_0x1fcfc40, C4<0>, C4<0>;
v0x1e88390_0 .net "a", 0 0, L_0x1fd0f80;  1 drivers
v0x1e88480_0 .net "addSubtract", 0 0, L_0x1fcf9c0;  1 drivers
v0x1e88520_0 .net "b", 0 0, L_0x1fc0880;  1 drivers
v0x1e885c0_0 .net "bOut", 0 0, L_0x1fcf5c0;  1 drivers
v0x1e88690_0 .net "carryin", 0 0, L_0x1fd1140;  1 drivers
v0x1e88780_0 .net "carryout", 0 0, L_0x1fcf860;  1 drivers
v0x1e88850_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e6ede0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e88b00_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e88c30_0 .net "nandOut", 0 0, L_0x1fcfe00;  1 drivers
v0x1e88cd0_0 .net "nandgate", 0 0, L_0x1fcfc40;  1 drivers
v0x1e88d70_0 .net "norOut", 0 0, L_0x1fcfd40;  1 drivers
v0x1e88e10_0 .net "norgate", 0 0, L_0x1fcfa30;  1 drivers
v0x1e88eb0_0 .net "result", 0 0, L_0x1fd0d30;  1 drivers
L_0x7f0fd5053f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e88f80_0 .net "slt", 0 0, L_0x7f0fd5053f48;  1 drivers
v0x1e89020_0 .net "xorgate", 0 0, L_0x1fcfb80;  1 drivers
S_0x1e862c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e85fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fcf630 .functor AND 1, L_0x1fd0f80, L_0x1fcf5c0, C4<1>, C4<1>;
L_0x1fcf6a0 .functor XOR 1, L_0x1fd0f80, L_0x1fcf5c0, C4<0>, C4<0>;
L_0x1fcf7a0 .functor AND 1, L_0x1fcf6a0, L_0x1fd1140, C4<1>, C4<1>;
L_0x1fcf860 .functor OR 1, L_0x1fcf7a0, L_0x1fcf630, C4<0>, C4<0>;
L_0x1fcf9c0 .functor XOR 1, L_0x1fcf6a0, L_0x1fd1140, C4<0>, C4<0>;
v0x1e86560_0 .net "G", 0 0, L_0x1fcf630;  1 drivers
v0x1e86640_0 .net "P", 0 0, L_0x1fcf6a0;  1 drivers
v0x1e86700_0 .net "PandCin", 0 0, L_0x1fcf7a0;  1 drivers
v0x1e867d0_0 .net "a", 0 0, L_0x1fd0f80;  alias, 1 drivers
v0x1e86890_0 .net "b", 0 0, L_0x1fcf5c0;  alias, 1 drivers
v0x1e869a0_0 .net "carryin", 0 0, L_0x1fd1140;  alias, 1 drivers
v0x1e86a60_0 .net "carryout", 0 0, L_0x1fcf860;  alias, 1 drivers
v0x1e86b20_0 .net "sum", 0 0, L_0x1fcf9c0;  alias, 1 drivers
S_0x1e86c80 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e85fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fcff10 .functor NOT 1, L_0x1fcff80, C4<0>, C4<0>, C4<0>;
L_0x1fd0070 .functor NOT 1, L_0x1fd00e0, C4<0>, C4<0>, C4<0>;
L_0x1fd01d0 .functor NOT 1, L_0x1fd0240, C4<0>, C4<0>, C4<0>;
L_0x1fd0330 .functor AND 1, L_0x1fd01d0, L_0x1fd0070, L_0x1fcff10, L_0x1fcf9c0;
L_0x1fd0520 .functor AND 1, L_0x1fd01d0, L_0x1fd0070, L_0x1fd0590, L_0x1fcfb80;
L_0x1fd0630 .functor AND 1, L_0x1fd01d0, L_0x1fd0730, L_0x1fcff10, L_0x7f0fd5053f48;
L_0x1fd0820 .functor AND 1, L_0x1fd01d0, L_0x1fd0890, L_0x1fd09c0, L_0x1fcfe00;
L_0x1fd0ab0 .functor AND 1, L_0x1fd0c40, L_0x1fd0070, L_0x1fcff10, L_0x1fcfd40;
L_0x1fd0d30/0/0 .functor OR 1, L_0x1fd0330, L_0x1fd0520, L_0x1fd0630, L_0x1fd0820;
L_0x1fd0d30/0/4 .functor OR 1, L_0x1fd0ab0, C4<0>, C4<0>, C4<0>;
L_0x1fd0d30 .functor OR 1, L_0x1fd0d30/0/0, L_0x1fd0d30/0/4, C4<0>, C4<0>;
v0x1e86f20_0 .net *"_s1", 0 0, L_0x1fcff80;  1 drivers
v0x1e87000_0 .net *"_s11", 0 0, L_0x1fd0890;  1 drivers
v0x1e870e0_0 .net *"_s13", 0 0, L_0x1fd09c0;  1 drivers
v0x1e871a0_0 .net *"_s15", 0 0, L_0x1fd0c40;  1 drivers
v0x1e87280_0 .net *"_s3", 0 0, L_0x1fd00e0;  1 drivers
v0x1e873b0_0 .net *"_s5", 0 0, L_0x1fd0240;  1 drivers
v0x1e87490_0 .net *"_s7", 0 0, L_0x1fd0590;  1 drivers
v0x1e87570_0 .net *"_s9", 0 0, L_0x1fd0730;  1 drivers
v0x1e87650_0 .net "a0", 0 0, L_0x1fcf9c0;  alias, 1 drivers
v0x1e87780_0 .net "a1", 0 0, L_0x1fcfb80;  alias, 1 drivers
v0x1e87820_0 .net "a2", 0 0, L_0x7f0fd5053f48;  alias, 1 drivers
v0x1e878e0_0 .net "a3", 0 0, L_0x1fcfe00;  alias, 1 drivers
v0x1e879a0_0 .net "a4", 0 0, L_0x1fcfd40;  alias, 1 drivers
v0x1e87a60_0 .net "addWire", 0 0, L_0x1fd0330;  1 drivers
v0x1e87b20_0 .net "nandWire", 0 0, L_0x1fd0820;  1 drivers
v0x1e87be0_0 .net "norWire", 0 0, L_0x1fd0ab0;  1 drivers
v0x1e87ca0_0 .net "ns0", 0 0, L_0x1fcff10;  1 drivers
v0x1e87e50_0 .net "ns1", 0 0, L_0x1fd0070;  1 drivers
v0x1e87ef0_0 .net "ns2", 0 0, L_0x1fd01d0;  1 drivers
v0x1e87f90_0 .net "out", 0 0, L_0x1fd0d30;  alias, 1 drivers
v0x1e88030_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e880f0_0 .net "sltWire", 0 0, L_0x1fd0630;  1 drivers
v0x1e881b0_0 .net "xorWire", 0 0, L_0x1fd0520;  1 drivers
L_0x1fcff80 .part v0x1e62650_0, 0, 1;
L_0x1fd00e0 .part v0x1e62650_0, 1, 1;
L_0x1fd0240 .part v0x1e62650_0, 2, 1;
L_0x1fd0590 .part v0x1e62650_0, 0, 1;
L_0x1fd0730 .part v0x1e62650_0, 1, 1;
L_0x1fd0890 .part v0x1e62650_0, 1, 1;
L_0x1fd09c0 .part v0x1e62650_0, 0, 1;
L_0x1fd0c40 .part v0x1e62650_0, 2, 1;
S_0x1e89170 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e89330 .param/l "bit" 0 4 127, +C4<01101>;
S_0x1e893f0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e89170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc0920 .functor XOR 1, L_0x1fd2cc0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fd16e0 .functor NOR 1, L_0x1fd2c20, L_0x1fd2cc0, C4<0>, C4<0>;
L_0x1fd17e0 .functor XOR 1, L_0x1fd2c20, L_0x1fd2cc0, C4<0>, C4<0>;
L_0x1fd18a0 .functor NAND 1, L_0x1fd2c20, L_0x1fd2cc0, C4<1>, C4<1>;
L_0x1fd19a0 .functor XOR 1, v0x1e62580_0, L_0x1fd16e0, C4<0>, C4<0>;
L_0x1fd1a60 .functor XOR 1, v0x1e62580_0, L_0x1fd18a0, C4<0>, C4<0>;
v0x1e8b7c0_0 .net "a", 0 0, L_0x1fd2c20;  1 drivers
v0x1e8b8b0_0 .net "addSubtract", 0 0, L_0x1fd1670;  1 drivers
v0x1e8b950_0 .net "b", 0 0, L_0x1fd2cc0;  1 drivers
v0x1e8b9f0_0 .net "bOut", 0 0, L_0x1fc0920;  1 drivers
v0x1e8bac0_0 .net "carryin", 0 0, L_0x1fd1270;  1 drivers
v0x1e8bbb0_0 .net "carryout", 0 0, L_0x1fd1510;  1 drivers
v0x1e8bc80_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e8bd20_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e8bdc0_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e8bef0_0 .net "nandOut", 0 0, L_0x1fd1a60;  1 drivers
v0x1e8bfc0_0 .net "nandgate", 0 0, L_0x1fd18a0;  1 drivers
v0x1e8c060_0 .net "norOut", 0 0, L_0x1fd19a0;  1 drivers
v0x1e8c130_0 .net "norgate", 0 0, L_0x1fd16e0;  1 drivers
v0x1e8c1d0_0 .net "result", 0 0, L_0x1fd29d0;  1 drivers
L_0x7f0fd5053f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e8c2a0_0 .net "slt", 0 0, L_0x7f0fd5053f90;  1 drivers
v0x1e8c340_0 .net "xorgate", 0 0, L_0x1fd17e0;  1 drivers
S_0x1e896f0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e893f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fd1020 .functor AND 1, L_0x1fd2c20, L_0x1fc0920, C4<1>, C4<1>;
L_0x1fd13a0 .functor XOR 1, L_0x1fd2c20, L_0x1fc0920, C4<0>, C4<0>;
L_0x1fd14a0 .functor AND 1, L_0x1fd13a0, L_0x1fd1270, C4<1>, C4<1>;
L_0x1fd1510 .functor OR 1, L_0x1fd14a0, L_0x1fd1020, C4<0>, C4<0>;
L_0x1fd1670 .functor XOR 1, L_0x1fd13a0, L_0x1fd1270, C4<0>, C4<0>;
v0x1e89990_0 .net "G", 0 0, L_0x1fd1020;  1 drivers
v0x1e89a70_0 .net "P", 0 0, L_0x1fd13a0;  1 drivers
v0x1e89b30_0 .net "PandCin", 0 0, L_0x1fd14a0;  1 drivers
v0x1e89c00_0 .net "a", 0 0, L_0x1fd2c20;  alias, 1 drivers
v0x1e89cc0_0 .net "b", 0 0, L_0x1fc0920;  alias, 1 drivers
v0x1e89dd0_0 .net "carryin", 0 0, L_0x1fd1270;  alias, 1 drivers
v0x1e89e90_0 .net "carryout", 0 0, L_0x1fd1510;  alias, 1 drivers
v0x1e89f50_0 .net "sum", 0 0, L_0x1fd1670;  alias, 1 drivers
S_0x1e8a0b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e893f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fd1b70 .functor NOT 1, L_0x1fd1be0, C4<0>, C4<0>, C4<0>;
L_0x1fd1cd0 .functor NOT 1, L_0x1fd1d40, C4<0>, C4<0>, C4<0>;
L_0x1fd1e30 .functor NOT 1, L_0x1fd1ea0, C4<0>, C4<0>, C4<0>;
L_0x1fd1f90 .functor AND 1, L_0x1fd1e30, L_0x1fd1cd0, L_0x1fd1b70, L_0x1fd1670;
L_0x1fd2180 .functor AND 1, L_0x1fd1e30, L_0x1fd1cd0, L_0x1fd21f0, L_0x1fd17e0;
L_0x1fd2290 .functor AND 1, L_0x1fd1e30, L_0x1fd23d0, L_0x1fd1b70, L_0x7f0fd5053f90;
L_0x1fd24c0 .functor AND 1, L_0x1fd1e30, L_0x1fd2530, L_0x1fd2660, L_0x1fd1a60;
L_0x1fd2750 .functor AND 1, L_0x1fd28e0, L_0x1fd1cd0, L_0x1fd1b70, L_0x1fd19a0;
L_0x1fd29d0/0/0 .functor OR 1, L_0x1fd1f90, L_0x1fd2180, L_0x1fd2290, L_0x1fd24c0;
L_0x1fd29d0/0/4 .functor OR 1, L_0x1fd2750, C4<0>, C4<0>, C4<0>;
L_0x1fd29d0 .functor OR 1, L_0x1fd29d0/0/0, L_0x1fd29d0/0/4, C4<0>, C4<0>;
v0x1e8a350_0 .net *"_s1", 0 0, L_0x1fd1be0;  1 drivers
v0x1e8a430_0 .net *"_s11", 0 0, L_0x1fd2530;  1 drivers
v0x1e8a510_0 .net *"_s13", 0 0, L_0x1fd2660;  1 drivers
v0x1e8a5d0_0 .net *"_s15", 0 0, L_0x1fd28e0;  1 drivers
v0x1e8a6b0_0 .net *"_s3", 0 0, L_0x1fd1d40;  1 drivers
v0x1e8a7e0_0 .net *"_s5", 0 0, L_0x1fd1ea0;  1 drivers
v0x1e8a8c0_0 .net *"_s7", 0 0, L_0x1fd21f0;  1 drivers
v0x1e8a9a0_0 .net *"_s9", 0 0, L_0x1fd23d0;  1 drivers
v0x1e8aa80_0 .net "a0", 0 0, L_0x1fd1670;  alias, 1 drivers
v0x1e8abb0_0 .net "a1", 0 0, L_0x1fd17e0;  alias, 1 drivers
v0x1e8ac50_0 .net "a2", 0 0, L_0x7f0fd5053f90;  alias, 1 drivers
v0x1e8ad10_0 .net "a3", 0 0, L_0x1fd1a60;  alias, 1 drivers
v0x1e8add0_0 .net "a4", 0 0, L_0x1fd19a0;  alias, 1 drivers
v0x1e8ae90_0 .net "addWire", 0 0, L_0x1fd1f90;  1 drivers
v0x1e8af50_0 .net "nandWire", 0 0, L_0x1fd24c0;  1 drivers
v0x1e8b010_0 .net "norWire", 0 0, L_0x1fd2750;  1 drivers
v0x1e8b0d0_0 .net "ns0", 0 0, L_0x1fd1b70;  1 drivers
v0x1e8b280_0 .net "ns1", 0 0, L_0x1fd1cd0;  1 drivers
v0x1e8b320_0 .net "ns2", 0 0, L_0x1fd1e30;  1 drivers
v0x1e8b3c0_0 .net "out", 0 0, L_0x1fd29d0;  alias, 1 drivers
v0x1e8b460_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e8b520_0 .net "sltWire", 0 0, L_0x1fd2290;  1 drivers
v0x1e8b5e0_0 .net "xorWire", 0 0, L_0x1fd2180;  1 drivers
L_0x1fd1be0 .part v0x1e62650_0, 0, 1;
L_0x1fd1d40 .part v0x1e62650_0, 1, 1;
L_0x1fd1ea0 .part v0x1e62650_0, 2, 1;
L_0x1fd21f0 .part v0x1e62650_0, 0, 1;
L_0x1fd23d0 .part v0x1e62650_0, 1, 1;
L_0x1fd2530 .part v0x1e62650_0, 1, 1;
L_0x1fd2660 .part v0x1e62650_0, 0, 1;
L_0x1fd28e0 .part v0x1e62650_0, 2, 1;
S_0x1e8c490 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e72ab0 .param/l "bit" 0 4 127, +C4<01110>;
S_0x1e8c7b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e8c490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fd2ea0 .functor XOR 1, L_0x1fd2d60, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fd33b0 .functor NOR 1, L_0x1fd48b0, L_0x1fd2d60, C4<0>, C4<0>;
L_0x1fd34b0 .functor XOR 1, L_0x1fd48b0, L_0x1fd2d60, C4<0>, C4<0>;
L_0x1fd3570 .functor NAND 1, L_0x1fd48b0, L_0x1fd2d60, C4<1>, C4<1>;
L_0x1fd3670 .functor XOR 1, v0x1e62580_0, L_0x1fd33b0, C4<0>, C4<0>;
L_0x1fd3730 .functor XOR 1, v0x1e62580_0, L_0x1fd3570, C4<0>, C4<0>;
v0x1e8eb60_0 .net "a", 0 0, L_0x1fd48b0;  1 drivers
v0x1e8ec50_0 .net "addSubtract", 0 0, L_0x1fd3340;  1 drivers
v0x1e8ecf0_0 .net "b", 0 0, L_0x1fd2d60;  1 drivers
v0x1e8ed90_0 .net "bOut", 0 0, L_0x1fd2ea0;  1 drivers
v0x1e8ee60_0 .net "carryin", 0 0, L_0x1fd2e00;  1 drivers
v0x1e8ef50_0 .net "carryout", 0 0, L_0x1fd31e0;  1 drivers
v0x1e8f020_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e8f0c0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e75580_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e75730_0 .net "nandOut", 0 0, L_0x1fd3730;  1 drivers
v0x1e75800_0 .net "nandgate", 0 0, L_0x1fd3570;  1 drivers
v0x1e758a0_0 .net "norOut", 0 0, L_0x1fd3670;  1 drivers
v0x1e8f810_0 .net "norgate", 0 0, L_0x1fd33b0;  1 drivers
v0x1e8f8b0_0 .net "result", 0 0, L_0x1fd4660;  1 drivers
L_0x7f0fd5053fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e8f950_0 .net "slt", 0 0, L_0x7f0fd5053fd8;  1 drivers
v0x1e8f9f0_0 .net "xorgate", 0 0, L_0x1fd34b0;  1 drivers
S_0x1e8cab0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e8c7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fd2f60 .functor AND 1, L_0x1fd48b0, L_0x1fd2ea0, C4<1>, C4<1>;
L_0x1fd3020 .functor XOR 1, L_0x1fd48b0, L_0x1fd2ea0, C4<0>, C4<0>;
L_0x1fd3120 .functor AND 1, L_0x1fd3020, L_0x1fd2e00, C4<1>, C4<1>;
L_0x1fd31e0 .functor OR 1, L_0x1fd3120, L_0x1fd2f60, C4<0>, C4<0>;
L_0x1fd3340 .functor XOR 1, L_0x1fd3020, L_0x1fd2e00, C4<0>, C4<0>;
v0x1e8cd30_0 .net "G", 0 0, L_0x1fd2f60;  1 drivers
v0x1e8ce10_0 .net "P", 0 0, L_0x1fd3020;  1 drivers
v0x1e8ced0_0 .net "PandCin", 0 0, L_0x1fd3120;  1 drivers
v0x1e8cfa0_0 .net "a", 0 0, L_0x1fd48b0;  alias, 1 drivers
v0x1e8d060_0 .net "b", 0 0, L_0x1fd2ea0;  alias, 1 drivers
v0x1e8d170_0 .net "carryin", 0 0, L_0x1fd2e00;  alias, 1 drivers
v0x1e8d230_0 .net "carryout", 0 0, L_0x1fd31e0;  alias, 1 drivers
v0x1e8d2f0_0 .net "sum", 0 0, L_0x1fd3340;  alias, 1 drivers
S_0x1e8d450 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e8c7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fd3840 .functor NOT 1, L_0x1fd38b0, C4<0>, C4<0>, C4<0>;
L_0x1fd39a0 .functor NOT 1, L_0x1fd3a10, C4<0>, C4<0>, C4<0>;
L_0x1fd3b00 .functor NOT 1, L_0x1fd3b70, C4<0>, C4<0>, C4<0>;
L_0x1fd3c60 .functor AND 1, L_0x1fd3b00, L_0x1fd39a0, L_0x1fd3840, L_0x1fd3340;
L_0x1fd3e50 .functor AND 1, L_0x1fd3b00, L_0x1fd39a0, L_0x1fd3ec0, L_0x1fd34b0;
L_0x1fd3f60 .functor AND 1, L_0x1fd3b00, L_0x1fd4060, L_0x1fd3840, L_0x7f0fd5053fd8;
L_0x1fd4150 .functor AND 1, L_0x1fd3b00, L_0x1fd41c0, L_0x1fd42f0, L_0x1fd3730;
L_0x1fd43e0 .functor AND 1, L_0x1fd4570, L_0x1fd39a0, L_0x1fd3840, L_0x1fd3670;
L_0x1fd4660/0/0 .functor OR 1, L_0x1fd3c60, L_0x1fd3e50, L_0x1fd3f60, L_0x1fd4150;
L_0x1fd4660/0/4 .functor OR 1, L_0x1fd43e0, C4<0>, C4<0>, C4<0>;
L_0x1fd4660 .functor OR 1, L_0x1fd4660/0/0, L_0x1fd4660/0/4, C4<0>, C4<0>;
v0x1e8d6f0_0 .net *"_s1", 0 0, L_0x1fd38b0;  1 drivers
v0x1e8d7d0_0 .net *"_s11", 0 0, L_0x1fd41c0;  1 drivers
v0x1e8d8b0_0 .net *"_s13", 0 0, L_0x1fd42f0;  1 drivers
v0x1e8d970_0 .net *"_s15", 0 0, L_0x1fd4570;  1 drivers
v0x1e8da50_0 .net *"_s3", 0 0, L_0x1fd3a10;  1 drivers
v0x1e8db80_0 .net *"_s5", 0 0, L_0x1fd3b70;  1 drivers
v0x1e8dc60_0 .net *"_s7", 0 0, L_0x1fd3ec0;  1 drivers
v0x1e8dd40_0 .net *"_s9", 0 0, L_0x1fd4060;  1 drivers
v0x1e8de20_0 .net "a0", 0 0, L_0x1fd3340;  alias, 1 drivers
v0x1e8df50_0 .net "a1", 0 0, L_0x1fd34b0;  alias, 1 drivers
v0x1e8dff0_0 .net "a2", 0 0, L_0x7f0fd5053fd8;  alias, 1 drivers
v0x1e8e0b0_0 .net "a3", 0 0, L_0x1fd3730;  alias, 1 drivers
v0x1e8e170_0 .net "a4", 0 0, L_0x1fd3670;  alias, 1 drivers
v0x1e8e230_0 .net "addWire", 0 0, L_0x1fd3c60;  1 drivers
v0x1e8e2f0_0 .net "nandWire", 0 0, L_0x1fd4150;  1 drivers
v0x1e8e3b0_0 .net "norWire", 0 0, L_0x1fd43e0;  1 drivers
v0x1e8e470_0 .net "ns0", 0 0, L_0x1fd3840;  1 drivers
v0x1e8e620_0 .net "ns1", 0 0, L_0x1fd39a0;  1 drivers
v0x1e8e6c0_0 .net "ns2", 0 0, L_0x1fd3b00;  1 drivers
v0x1e8e760_0 .net "out", 0 0, L_0x1fd4660;  alias, 1 drivers
v0x1e8e800_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e8e8c0_0 .net "sltWire", 0 0, L_0x1fd3f60;  1 drivers
v0x1e8e980_0 .net "xorWire", 0 0, L_0x1fd3e50;  1 drivers
L_0x1fd38b0 .part v0x1e62650_0, 0, 1;
L_0x1fd3a10 .part v0x1e62650_0, 1, 1;
L_0x1fd3b70 .part v0x1e62650_0, 2, 1;
L_0x1fd3ec0 .part v0x1e62650_0, 0, 1;
L_0x1fd4060 .part v0x1e62650_0, 1, 1;
L_0x1fd41c0 .part v0x1e62650_0, 1, 1;
L_0x1fd42f0 .part v0x1e62650_0, 0, 1;
L_0x1fd4570 .part v0x1e62650_0, 2, 1;
S_0x1e8fb00 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e8fcc0 .param/l "bit" 0 4 127, +C4<01111>;
S_0x1e8fd80 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e8fb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fd4950 .functor XOR 1, L_0x1fd6600, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fd5020 .functor NOR 1, L_0x1fd6560, L_0x1fd6600, C4<0>, C4<0>;
L_0x1fd5120 .functor XOR 1, L_0x1fd6560, L_0x1fd6600, C4<0>, C4<0>;
L_0x1fd51e0 .functor NAND 1, L_0x1fd6560, L_0x1fd6600, C4<1>, C4<1>;
L_0x1fd52e0 .functor XOR 1, v0x1e62580_0, L_0x1fd5020, C4<0>, C4<0>;
L_0x1fd53a0 .functor XOR 1, v0x1e62580_0, L_0x1fd51e0, C4<0>, C4<0>;
v0x1e92190_0 .net "a", 0 0, L_0x1fd6560;  1 drivers
v0x1e92280_0 .net "addSubtract", 0 0, L_0x1fd4fb0;  1 drivers
v0x1e92320_0 .net "b", 0 0, L_0x1fd6600;  1 drivers
v0x1e923c0_0 .net "bOut", 0 0, L_0x1fd4950;  1 drivers
v0x1e92490_0 .net "carryin", 0 0, L_0x1fd4b30;  1 drivers
v0x1e92580_0 .net "carryout", 0 0, L_0x1fd4e50;  1 drivers
v0x1e92650_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e926f0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e92790_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e928c0_0 .net "nandOut", 0 0, L_0x1fd53a0;  1 drivers
v0x1e92990_0 .net "nandgate", 0 0, L_0x1fd51e0;  1 drivers
v0x1e92a30_0 .net "norOut", 0 0, L_0x1fd52e0;  1 drivers
v0x1e92b00_0 .net "norgate", 0 0, L_0x1fd5020;  1 drivers
v0x1e92ba0_0 .net "result", 0 0, L_0x1fd6310;  1 drivers
L_0x7f0fd5054020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e92c70_0 .net "slt", 0 0, L_0x7f0fd5054020;  1 drivers
v0x1e92d10_0 .net "xorgate", 0 0, L_0x1fd5120;  1 drivers
S_0x1e90080 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e8fd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fd49c0 .functor AND 1, L_0x1fd6560, L_0x1fd4950, C4<1>, C4<1>;
L_0x1fd4c90 .functor XOR 1, L_0x1fd6560, L_0x1fd4950, C4<0>, C4<0>;
L_0x1fd4d90 .functor AND 1, L_0x1fd4c90, L_0x1fd4b30, C4<1>, C4<1>;
L_0x1fd4e50 .functor OR 1, L_0x1fd4d90, L_0x1fd49c0, C4<0>, C4<0>;
L_0x1fd4fb0 .functor XOR 1, L_0x1fd4c90, L_0x1fd4b30, C4<0>, C4<0>;
v0x1e90320_0 .net "G", 0 0, L_0x1fd49c0;  1 drivers
v0x1e90400_0 .net "P", 0 0, L_0x1fd4c90;  1 drivers
v0x1e904c0_0 .net "PandCin", 0 0, L_0x1fd4d90;  1 drivers
v0x1e90590_0 .net "a", 0 0, L_0x1fd6560;  alias, 1 drivers
v0x1e90650_0 .net "b", 0 0, L_0x1fd4950;  alias, 1 drivers
v0x1e90760_0 .net "carryin", 0 0, L_0x1fd4b30;  alias, 1 drivers
v0x1e90820_0 .net "carryout", 0 0, L_0x1fd4e50;  alias, 1 drivers
v0x1e908e0_0 .net "sum", 0 0, L_0x1fd4fb0;  alias, 1 drivers
S_0x1e90a40 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e8fd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fd54b0 .functor NOT 1, L_0x1fd5520, C4<0>, C4<0>, C4<0>;
L_0x1fd5610 .functor NOT 1, L_0x1fd5680, C4<0>, C4<0>, C4<0>;
L_0x1fd5770 .functor NOT 1, L_0x1fd57e0, C4<0>, C4<0>, C4<0>;
L_0x1fd58d0 .functor AND 1, L_0x1fd5770, L_0x1fd5610, L_0x1fd54b0, L_0x1fd4fb0;
L_0x1fd5ac0 .functor AND 1, L_0x1fd5770, L_0x1fd5610, L_0x1fd5b30, L_0x1fd5120;
L_0x1fd5bd0 .functor AND 1, L_0x1fd5770, L_0x1fd5d10, L_0x1fd54b0, L_0x7f0fd5054020;
L_0x1fd5e00 .functor AND 1, L_0x1fd5770, L_0x1fd5e70, L_0x1fd5fa0, L_0x1fd53a0;
L_0x1fd6090 .functor AND 1, L_0x1fd6220, L_0x1fd5610, L_0x1fd54b0, L_0x1fd52e0;
L_0x1fd6310/0/0 .functor OR 1, L_0x1fd58d0, L_0x1fd5ac0, L_0x1fd5bd0, L_0x1fd5e00;
L_0x1fd6310/0/4 .functor OR 1, L_0x1fd6090, C4<0>, C4<0>, C4<0>;
L_0x1fd6310 .functor OR 1, L_0x1fd6310/0/0, L_0x1fd6310/0/4, C4<0>, C4<0>;
v0x1e90d20_0 .net *"_s1", 0 0, L_0x1fd5520;  1 drivers
v0x1e90e00_0 .net *"_s11", 0 0, L_0x1fd5e70;  1 drivers
v0x1e90ee0_0 .net *"_s13", 0 0, L_0x1fd5fa0;  1 drivers
v0x1e90fa0_0 .net *"_s15", 0 0, L_0x1fd6220;  1 drivers
v0x1e91080_0 .net *"_s3", 0 0, L_0x1fd5680;  1 drivers
v0x1e911b0_0 .net *"_s5", 0 0, L_0x1fd57e0;  1 drivers
v0x1e91290_0 .net *"_s7", 0 0, L_0x1fd5b30;  1 drivers
v0x1e91370_0 .net *"_s9", 0 0, L_0x1fd5d10;  1 drivers
v0x1e91450_0 .net "a0", 0 0, L_0x1fd4fb0;  alias, 1 drivers
v0x1e91580_0 .net "a1", 0 0, L_0x1fd5120;  alias, 1 drivers
v0x1e91620_0 .net "a2", 0 0, L_0x7f0fd5054020;  alias, 1 drivers
v0x1e916e0_0 .net "a3", 0 0, L_0x1fd53a0;  alias, 1 drivers
v0x1e917a0_0 .net "a4", 0 0, L_0x1fd52e0;  alias, 1 drivers
v0x1e91860_0 .net "addWire", 0 0, L_0x1fd58d0;  1 drivers
v0x1e91920_0 .net "nandWire", 0 0, L_0x1fd5e00;  1 drivers
v0x1e919e0_0 .net "norWire", 0 0, L_0x1fd6090;  1 drivers
v0x1e91aa0_0 .net "ns0", 0 0, L_0x1fd54b0;  1 drivers
v0x1e91c50_0 .net "ns1", 0 0, L_0x1fd5610;  1 drivers
v0x1e91cf0_0 .net "ns2", 0 0, L_0x1fd5770;  1 drivers
v0x1e91d90_0 .net "out", 0 0, L_0x1fd6310;  alias, 1 drivers
v0x1e91e30_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e91ef0_0 .net "sltWire", 0 0, L_0x1fd5bd0;  1 drivers
v0x1e91fb0_0 .net "xorWire", 0 0, L_0x1fd5ac0;  1 drivers
L_0x1fd5520 .part v0x1e62650_0, 0, 1;
L_0x1fd5680 .part v0x1e62650_0, 1, 1;
L_0x1fd57e0 .part v0x1e62650_0, 2, 1;
L_0x1fd5b30 .part v0x1e62650_0, 0, 1;
L_0x1fd5d10 .part v0x1e62650_0, 1, 1;
L_0x1fd5e70 .part v0x1e62650_0, 1, 1;
L_0x1fd5fa0 .part v0x1e62650_0, 0, 1;
L_0x1fd6220 .part v0x1e62650_0, 2, 1;
S_0x1e92e60 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e93020 .param/l "bit" 0 4 127, +C4<010000>;
S_0x1e930e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e92e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fd6810 .functor XOR 1, L_0x1ec32b0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fd6cd0 .functor NOR 1, L_0x1fd8280, L_0x1ec32b0, C4<0>, C4<0>;
L_0x1fd6dd0 .functor XOR 1, L_0x1fd8280, L_0x1ec32b0, C4<0>, C4<0>;
L_0x1fd6e90 .functor NAND 1, L_0x1fd8280, L_0x1ec32b0, C4<1>, C4<1>;
L_0x1fd6f90 .functor XOR 1, v0x1e62580_0, L_0x1fd6cd0, C4<0>, C4<0>;
L_0x1e914f0 .functor XOR 1, v0x1e62580_0, L_0x1fd6e90, C4<0>, C4<0>;
v0x1e954b0_0 .net "a", 0 0, L_0x1fd8280;  1 drivers
v0x1e955a0_0 .net "addSubtract", 0 0, L_0x1fd6c60;  1 drivers
v0x1e95640_0 .net "b", 0 0, L_0x1ec32b0;  1 drivers
v0x1e956e0_0 .net "bOut", 0 0, L_0x1fd6810;  1 drivers
v0x1e957b0_0 .net "carryin", 0 0, L_0x1fd66a0;  1 drivers
v0x1e958a0_0 .net "carryout", 0 0, L_0x1fd6b00;  1 drivers
v0x1e95970_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e95a10_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e95ab0_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e95be0_0 .net "nandOut", 0 0, L_0x1e914f0;  1 drivers
v0x1e95cb0_0 .net "nandgate", 0 0, L_0x1fd6e90;  1 drivers
v0x1e95d50_0 .net "norOut", 0 0, L_0x1fd6f90;  1 drivers
v0x1e95e20_0 .net "norgate", 0 0, L_0x1fd6cd0;  1 drivers
v0x1e95ec0_0 .net "result", 0 0, L_0x1fd8030;  1 drivers
L_0x7f0fd5054068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e95f90_0 .net "slt", 0 0, L_0x7f0fd5054068;  1 drivers
v0x1e96030_0 .net "xorgate", 0 0, L_0x1fd6dd0;  1 drivers
S_0x1e933e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e930e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fd6880 .functor AND 1, L_0x1fd8280, L_0x1fd6810, C4<1>, C4<1>;
L_0x1fd6940 .functor XOR 1, L_0x1fd8280, L_0x1fd6810, C4<0>, C4<0>;
L_0x1fd6a40 .functor AND 1, L_0x1fd6940, L_0x1fd66a0, C4<1>, C4<1>;
L_0x1fd6b00 .functor OR 1, L_0x1fd6a40, L_0x1fd6880, C4<0>, C4<0>;
L_0x1fd6c60 .functor XOR 1, L_0x1fd6940, L_0x1fd66a0, C4<0>, C4<0>;
v0x1e93680_0 .net "G", 0 0, L_0x1fd6880;  1 drivers
v0x1e93760_0 .net "P", 0 0, L_0x1fd6940;  1 drivers
v0x1e93820_0 .net "PandCin", 0 0, L_0x1fd6a40;  1 drivers
v0x1e938f0_0 .net "a", 0 0, L_0x1fd8280;  alias, 1 drivers
v0x1e939b0_0 .net "b", 0 0, L_0x1fd6810;  alias, 1 drivers
v0x1e93ac0_0 .net "carryin", 0 0, L_0x1fd66a0;  alias, 1 drivers
v0x1e93b80_0 .net "carryout", 0 0, L_0x1fd6b00;  alias, 1 drivers
v0x1e93c40_0 .net "sum", 0 0, L_0x1fd6c60;  alias, 1 drivers
S_0x1e93da0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e930e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1e8ab20 .functor NOT 1, L_0x1ec29a0, C4<0>, C4<0>, C4<0>;
L_0x1ec2a90 .functor NOT 1, L_0x1ec2b00, C4<0>, C4<0>, C4<0>;
L_0x1ec2bf0 .functor NOT 1, L_0x1ec2c60, C4<0>, C4<0>, C4<0>;
L_0x1e876f0 .functor AND 1, L_0x1ec2bf0, L_0x1ec2a90, L_0x1e8ab20, L_0x1fd6c60;
L_0x1fd7810 .functor AND 1, L_0x1ec2bf0, L_0x1ec2a90, L_0x1fd7880, L_0x1fd6dd0;
L_0x1fd7920 .functor AND 1, L_0x1ec2bf0, L_0x1fd7a70, L_0x1e8ab20, L_0x7f0fd5054068;
L_0x1fd7b60 .functor AND 1, L_0x1ec2bf0, L_0x1fd7bd0, L_0x1fd7cc0, L_0x1e914f0;
L_0x1fd7db0 .functor AND 1, L_0x1fd7f40, L_0x1ec2a90, L_0x1e8ab20, L_0x1fd6f90;
L_0x1fd8030/0/0 .functor OR 1, L_0x1e876f0, L_0x1fd7810, L_0x1fd7920, L_0x1fd7b60;
L_0x1fd8030/0/4 .functor OR 1, L_0x1fd7db0, C4<0>, C4<0>, C4<0>;
L_0x1fd8030 .functor OR 1, L_0x1fd8030/0/0, L_0x1fd8030/0/4, C4<0>, C4<0>;
v0x1e94040_0 .net *"_s1", 0 0, L_0x1ec29a0;  1 drivers
v0x1e94120_0 .net *"_s11", 0 0, L_0x1fd7bd0;  1 drivers
v0x1e94200_0 .net *"_s13", 0 0, L_0x1fd7cc0;  1 drivers
v0x1e942c0_0 .net *"_s15", 0 0, L_0x1fd7f40;  1 drivers
v0x1e943a0_0 .net *"_s3", 0 0, L_0x1ec2b00;  1 drivers
v0x1e944d0_0 .net *"_s5", 0 0, L_0x1ec2c60;  1 drivers
v0x1e945b0_0 .net *"_s7", 0 0, L_0x1fd7880;  1 drivers
v0x1e94690_0 .net *"_s9", 0 0, L_0x1fd7a70;  1 drivers
v0x1e94770_0 .net "a0", 0 0, L_0x1fd6c60;  alias, 1 drivers
v0x1e948a0_0 .net "a1", 0 0, L_0x1fd6dd0;  alias, 1 drivers
v0x1e94940_0 .net "a2", 0 0, L_0x7f0fd5054068;  alias, 1 drivers
v0x1e94a00_0 .net "a3", 0 0, L_0x1e914f0;  alias, 1 drivers
v0x1e94ac0_0 .net "a4", 0 0, L_0x1fd6f90;  alias, 1 drivers
v0x1e94b80_0 .net "addWire", 0 0, L_0x1e876f0;  1 drivers
v0x1e94c40_0 .net "nandWire", 0 0, L_0x1fd7b60;  1 drivers
v0x1e94d00_0 .net "norWire", 0 0, L_0x1fd7db0;  1 drivers
v0x1e94dc0_0 .net "ns0", 0 0, L_0x1e8ab20;  1 drivers
v0x1e94f70_0 .net "ns1", 0 0, L_0x1ec2a90;  1 drivers
v0x1e95010_0 .net "ns2", 0 0, L_0x1ec2bf0;  1 drivers
v0x1e950b0_0 .net "out", 0 0, L_0x1fd8030;  alias, 1 drivers
v0x1e95150_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e95210_0 .net "sltWire", 0 0, L_0x1fd7920;  1 drivers
v0x1e952d0_0 .net "xorWire", 0 0, L_0x1fd7810;  1 drivers
L_0x1ec29a0 .part v0x1e62650_0, 0, 1;
L_0x1ec2b00 .part v0x1e62650_0, 1, 1;
L_0x1ec2c60 .part v0x1e62650_0, 2, 1;
L_0x1fd7880 .part v0x1e62650_0, 0, 1;
L_0x1fd7a70 .part v0x1e62650_0, 1, 1;
L_0x1fd7bd0 .part v0x1e62650_0, 1, 1;
L_0x1fd7cc0 .part v0x1e62650_0, 0, 1;
L_0x1fd7f40 .part v0x1e62650_0, 2, 1;
S_0x1e96180 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e96340 .param/l "bit" 0 4 127, +C4<010001>;
S_0x1e96400 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e96180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ec3350 .functor XOR 1, L_0x1fda180, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fd8c20 .functor NOR 1, L_0x1fda0e0, L_0x1fda180, C4<0>, C4<0>;
L_0x1fd8d20 .functor XOR 1, L_0x1fda0e0, L_0x1fda180, C4<0>, C4<0>;
L_0x1fd8de0 .functor NAND 1, L_0x1fda0e0, L_0x1fda180, C4<1>, C4<1>;
L_0x1fd8ee0 .functor XOR 1, v0x1e62580_0, L_0x1fd8c20, C4<0>, C4<0>;
L_0x1fd8fa0 .functor XOR 1, v0x1e62580_0, L_0x1fd8de0, C4<0>, C4<0>;
v0x1e987d0_0 .net "a", 0 0, L_0x1fda0e0;  1 drivers
v0x1e988c0_0 .net "addSubtract", 0 0, L_0x1fd8bb0;  1 drivers
v0x1e98960_0 .net "b", 0 0, L_0x1fda180;  1 drivers
v0x1e98a00_0 .net "bOut", 0 0, L_0x1ec3350;  1 drivers
v0x1e98ad0_0 .net "carryin", 0 0, L_0x1fd88c0;  1 drivers
v0x1e98bc0_0 .net "carryout", 0 0, L_0x1fd8a50;  1 drivers
v0x1e98c90_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e98d30_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e98dd0_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e98f00_0 .net "nandOut", 0 0, L_0x1fd8fa0;  1 drivers
v0x1e98fd0_0 .net "nandgate", 0 0, L_0x1fd8de0;  1 drivers
v0x1e99070_0 .net "norOut", 0 0, L_0x1fd8ee0;  1 drivers
v0x1e99140_0 .net "norgate", 0 0, L_0x1fd8c20;  1 drivers
v0x1e991e0_0 .net "result", 0 0, L_0x1fd9e90;  1 drivers
L_0x7f0fd50540b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e992b0_0 .net "slt", 0 0, L_0x7f0fd50540b0;  1 drivers
v0x1e99350_0 .net "xorgate", 0 0, L_0x1fd8d20;  1 drivers
S_0x1e96700 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e96400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc9f70 .functor AND 1, L_0x1fda0e0, L_0x1ec3350, C4<1>, C4<1>;
L_0x1fd8530 .functor XOR 1, L_0x1fda0e0, L_0x1ec3350, C4<0>, C4<0>;
L_0x1fd8630 .functor AND 1, L_0x1fd8530, L_0x1fd88c0, C4<1>, C4<1>;
L_0x1fd8a50 .functor OR 1, L_0x1fd8630, L_0x1fc9f70, C4<0>, C4<0>;
L_0x1fd8bb0 .functor XOR 1, L_0x1fd8530, L_0x1fd88c0, C4<0>, C4<0>;
v0x1e969a0_0 .net "G", 0 0, L_0x1fc9f70;  1 drivers
v0x1e96a80_0 .net "P", 0 0, L_0x1fd8530;  1 drivers
v0x1e96b40_0 .net "PandCin", 0 0, L_0x1fd8630;  1 drivers
v0x1e96c10_0 .net "a", 0 0, L_0x1fda0e0;  alias, 1 drivers
v0x1e96cd0_0 .net "b", 0 0, L_0x1ec3350;  alias, 1 drivers
v0x1e96de0_0 .net "carryin", 0 0, L_0x1fd88c0;  alias, 1 drivers
v0x1e96ea0_0 .net "carryout", 0 0, L_0x1fd8a50;  alias, 1 drivers
v0x1e96f60_0 .net "sum", 0 0, L_0x1fd8bb0;  alias, 1 drivers
S_0x1e970c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e96400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fd90b0 .functor NOT 1, L_0x1fd9120, C4<0>, C4<0>, C4<0>;
L_0x1fd9210 .functor NOT 1, L_0x1fd9280, C4<0>, C4<0>, C4<0>;
L_0x1fd9370 .functor NOT 1, L_0x1fd93e0, C4<0>, C4<0>, C4<0>;
L_0x1fd94d0 .functor AND 1, L_0x1fd9370, L_0x1fd9210, L_0x1fd90b0, L_0x1fd8bb0;
L_0x1fd96c0 .functor AND 1, L_0x1fd9370, L_0x1fd9210, L_0x1fd9730, L_0x1fd8d20;
L_0x1fd97d0 .functor AND 1, L_0x1fd9370, L_0x1fd98d0, L_0x1fd90b0, L_0x7f0fd50540b0;
L_0x1fd99c0 .functor AND 1, L_0x1fd9370, L_0x1fd9a30, L_0x1fd9b20, L_0x1fd8fa0;
L_0x1fd9c10 .functor AND 1, L_0x1fd9da0, L_0x1fd9210, L_0x1fd90b0, L_0x1fd8ee0;
L_0x1fd9e90/0/0 .functor OR 1, L_0x1fd94d0, L_0x1fd96c0, L_0x1fd97d0, L_0x1fd99c0;
L_0x1fd9e90/0/4 .functor OR 1, L_0x1fd9c10, C4<0>, C4<0>, C4<0>;
L_0x1fd9e90 .functor OR 1, L_0x1fd9e90/0/0, L_0x1fd9e90/0/4, C4<0>, C4<0>;
v0x1e97360_0 .net *"_s1", 0 0, L_0x1fd9120;  1 drivers
v0x1e97440_0 .net *"_s11", 0 0, L_0x1fd9a30;  1 drivers
v0x1e97520_0 .net *"_s13", 0 0, L_0x1fd9b20;  1 drivers
v0x1e975e0_0 .net *"_s15", 0 0, L_0x1fd9da0;  1 drivers
v0x1e976c0_0 .net *"_s3", 0 0, L_0x1fd9280;  1 drivers
v0x1e977f0_0 .net *"_s5", 0 0, L_0x1fd93e0;  1 drivers
v0x1e978d0_0 .net *"_s7", 0 0, L_0x1fd9730;  1 drivers
v0x1e979b0_0 .net *"_s9", 0 0, L_0x1fd98d0;  1 drivers
v0x1e97a90_0 .net "a0", 0 0, L_0x1fd8bb0;  alias, 1 drivers
v0x1e97bc0_0 .net "a1", 0 0, L_0x1fd8d20;  alias, 1 drivers
v0x1e97c60_0 .net "a2", 0 0, L_0x7f0fd50540b0;  alias, 1 drivers
v0x1e97d20_0 .net "a3", 0 0, L_0x1fd8fa0;  alias, 1 drivers
v0x1e97de0_0 .net "a4", 0 0, L_0x1fd8ee0;  alias, 1 drivers
v0x1e97ea0_0 .net "addWire", 0 0, L_0x1fd94d0;  1 drivers
v0x1e97f60_0 .net "nandWire", 0 0, L_0x1fd99c0;  1 drivers
v0x1e98020_0 .net "norWire", 0 0, L_0x1fd9c10;  1 drivers
v0x1e980e0_0 .net "ns0", 0 0, L_0x1fd90b0;  1 drivers
v0x1e98290_0 .net "ns1", 0 0, L_0x1fd9210;  1 drivers
v0x1e98330_0 .net "ns2", 0 0, L_0x1fd9370;  1 drivers
v0x1e983d0_0 .net "out", 0 0, L_0x1fd9e90;  alias, 1 drivers
v0x1e98470_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e98530_0 .net "sltWire", 0 0, L_0x1fd97d0;  1 drivers
v0x1e985f0_0 .net "xorWire", 0 0, L_0x1fd96c0;  1 drivers
L_0x1fd9120 .part v0x1e62650_0, 0, 1;
L_0x1fd9280 .part v0x1e62650_0, 1, 1;
L_0x1fd93e0 .part v0x1e62650_0, 2, 1;
L_0x1fd9730 .part v0x1e62650_0, 0, 1;
L_0x1fd98d0 .part v0x1e62650_0, 1, 1;
L_0x1fd9a30 .part v0x1e62650_0, 1, 1;
L_0x1fd9b20 .part v0x1e62650_0, 0, 1;
L_0x1fd9da0 .part v0x1e62650_0, 2, 1;
S_0x1e994a0 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e99660 .param/l "bit" 0 4 127, +C4<010010>;
S_0x1e99720 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e994a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fda3c0 .functor XOR 1, L_0x1fda220, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fda830 .functor NOR 1, L_0x1fdbd80, L_0x1fda220, C4<0>, C4<0>;
L_0x1fda980 .functor XOR 1, L_0x1fdbd80, L_0x1fda220, C4<0>, C4<0>;
L_0x1fdaa40 .functor NAND 1, L_0x1fdbd80, L_0x1fda220, C4<1>, C4<1>;
L_0x1fdab40 .functor XOR 1, v0x1e62580_0, L_0x1fda830, C4<0>, C4<0>;
L_0x1fdac00 .functor XOR 1, v0x1e62580_0, L_0x1fdaa40, C4<0>, C4<0>;
v0x1e9baf0_0 .net "a", 0 0, L_0x1fdbd80;  1 drivers
v0x1e9bbe0_0 .net "addSubtract", 0 0, L_0x1fda7c0;  1 drivers
v0x1e9bc80_0 .net "b", 0 0, L_0x1fda220;  1 drivers
v0x1e9bd20_0 .net "bOut", 0 0, L_0x1fda3c0;  1 drivers
v0x1e9bdf0_0 .net "carryin", 0 0, L_0x1fda2c0;  1 drivers
v0x1e9bee0_0 .net "carryout", 0 0, L_0x1fda660;  1 drivers
v0x1e9bfb0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e9c050_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e9c0f0_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e9c220_0 .net "nandOut", 0 0, L_0x1fdac00;  1 drivers
v0x1e9c2c0_0 .net "nandgate", 0 0, L_0x1fdaa40;  1 drivers
v0x1e9c360_0 .net "norOut", 0 0, L_0x1fdab40;  1 drivers
v0x1e9c430_0 .net "norgate", 0 0, L_0x1fda830;  1 drivers
v0x1e9c4d0_0 .net "result", 0 0, L_0x1fdbb30;  1 drivers
L_0x7f0fd50540f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e9c5a0_0 .net "slt", 0 0, L_0x7f0fd50540f8;  1 drivers
v0x1e9c640_0 .net "xorgate", 0 0, L_0x1fda980;  1 drivers
S_0x1e99a20 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e99720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fda430 .functor AND 1, L_0x1fdbd80, L_0x1fda3c0, C4<1>, C4<1>;
L_0x1fda4a0 .functor XOR 1, L_0x1fdbd80, L_0x1fda3c0, C4<0>, C4<0>;
L_0x1fda5a0 .functor AND 1, L_0x1fda4a0, L_0x1fda2c0, C4<1>, C4<1>;
L_0x1fda660 .functor OR 1, L_0x1fda5a0, L_0x1fda430, C4<0>, C4<0>;
L_0x1fda7c0 .functor XOR 1, L_0x1fda4a0, L_0x1fda2c0, C4<0>, C4<0>;
v0x1e99cc0_0 .net "G", 0 0, L_0x1fda430;  1 drivers
v0x1e99da0_0 .net "P", 0 0, L_0x1fda4a0;  1 drivers
v0x1e99e60_0 .net "PandCin", 0 0, L_0x1fda5a0;  1 drivers
v0x1e99f30_0 .net "a", 0 0, L_0x1fdbd80;  alias, 1 drivers
v0x1e99ff0_0 .net "b", 0 0, L_0x1fda3c0;  alias, 1 drivers
v0x1e9a100_0 .net "carryin", 0 0, L_0x1fda2c0;  alias, 1 drivers
v0x1e9a1c0_0 .net "carryout", 0 0, L_0x1fda660;  alias, 1 drivers
v0x1e9a280_0 .net "sum", 0 0, L_0x1fda7c0;  alias, 1 drivers
S_0x1e9a3e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e99720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fdad10 .functor NOT 1, L_0x1fdad80, C4<0>, C4<0>, C4<0>;
L_0x1fdae70 .functor NOT 1, L_0x1fdaee0, C4<0>, C4<0>, C4<0>;
L_0x1fdafd0 .functor NOT 1, L_0x1fdb040, C4<0>, C4<0>, C4<0>;
L_0x1fdb130 .functor AND 1, L_0x1fdafd0, L_0x1fdae70, L_0x1fdad10, L_0x1fda7c0;
L_0x1fdb320 .functor AND 1, L_0x1fdafd0, L_0x1fdae70, L_0x1fdb390, L_0x1fda980;
L_0x1fdb430 .functor AND 1, L_0x1fdafd0, L_0x1fdb530, L_0x1fdad10, L_0x7f0fd50540f8;
L_0x1fdb620 .functor AND 1, L_0x1fdafd0, L_0x1fdb690, L_0x1fdb7c0, L_0x1fdac00;
L_0x1fdb8b0 .functor AND 1, L_0x1fdba40, L_0x1fdae70, L_0x1fdad10, L_0x1fdab40;
L_0x1fdbb30/0/0 .functor OR 1, L_0x1fdb130, L_0x1fdb320, L_0x1fdb430, L_0x1fdb620;
L_0x1fdbb30/0/4 .functor OR 1, L_0x1fdb8b0, C4<0>, C4<0>, C4<0>;
L_0x1fdbb30 .functor OR 1, L_0x1fdbb30/0/0, L_0x1fdbb30/0/4, C4<0>, C4<0>;
v0x1e9a680_0 .net *"_s1", 0 0, L_0x1fdad80;  1 drivers
v0x1e9a760_0 .net *"_s11", 0 0, L_0x1fdb690;  1 drivers
v0x1e9a840_0 .net *"_s13", 0 0, L_0x1fdb7c0;  1 drivers
v0x1e9a900_0 .net *"_s15", 0 0, L_0x1fdba40;  1 drivers
v0x1e9a9e0_0 .net *"_s3", 0 0, L_0x1fdaee0;  1 drivers
v0x1e9ab10_0 .net *"_s5", 0 0, L_0x1fdb040;  1 drivers
v0x1e9abf0_0 .net *"_s7", 0 0, L_0x1fdb390;  1 drivers
v0x1e9acd0_0 .net *"_s9", 0 0, L_0x1fdb530;  1 drivers
v0x1e9adb0_0 .net "a0", 0 0, L_0x1fda7c0;  alias, 1 drivers
v0x1e9aee0_0 .net "a1", 0 0, L_0x1fda980;  alias, 1 drivers
v0x1e9af80_0 .net "a2", 0 0, L_0x7f0fd50540f8;  alias, 1 drivers
v0x1e9b040_0 .net "a3", 0 0, L_0x1fdac00;  alias, 1 drivers
v0x1e9b100_0 .net "a4", 0 0, L_0x1fdab40;  alias, 1 drivers
v0x1e9b1c0_0 .net "addWire", 0 0, L_0x1fdb130;  1 drivers
v0x1e9b280_0 .net "nandWire", 0 0, L_0x1fdb620;  1 drivers
v0x1e9b340_0 .net "norWire", 0 0, L_0x1fdb8b0;  1 drivers
v0x1e9b400_0 .net "ns0", 0 0, L_0x1fdad10;  1 drivers
v0x1e9b5b0_0 .net "ns1", 0 0, L_0x1fdae70;  1 drivers
v0x1e9b650_0 .net "ns2", 0 0, L_0x1fdafd0;  1 drivers
v0x1e9b6f0_0 .net "out", 0 0, L_0x1fdbb30;  alias, 1 drivers
v0x1e9b790_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e9b850_0 .net "sltWire", 0 0, L_0x1fdb430;  1 drivers
v0x1e9b910_0 .net "xorWire", 0 0, L_0x1fdb320;  1 drivers
L_0x1fdad80 .part v0x1e62650_0, 0, 1;
L_0x1fdaee0 .part v0x1e62650_0, 1, 1;
L_0x1fdb040 .part v0x1e62650_0, 2, 1;
L_0x1fdb390 .part v0x1e62650_0, 0, 1;
L_0x1fdb530 .part v0x1e62650_0, 1, 1;
L_0x1fdb690 .part v0x1e62650_0, 1, 1;
L_0x1fdb7c0 .part v0x1e62650_0, 0, 1;
L_0x1fdba40 .part v0x1e62650_0, 2, 1;
S_0x1e9c790 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e9c950 .param/l "bit" 0 4 127, +C4<010011>;
S_0x1e9ca10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e9c790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fdbe20 .functor XOR 1, L_0x1fddad0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fdc4f0 .functor NOR 1, L_0x1fdda30, L_0x1fddad0, C4<0>, C4<0>;
L_0x1fdc5f0 .functor XOR 1, L_0x1fdda30, L_0x1fddad0, C4<0>, C4<0>;
L_0x1fdc6b0 .functor NAND 1, L_0x1fdda30, L_0x1fddad0, C4<1>, C4<1>;
L_0x1fdc7b0 .functor XOR 1, v0x1e62580_0, L_0x1fdc4f0, C4<0>, C4<0>;
L_0x1fdc870 .functor XOR 1, v0x1e62580_0, L_0x1fdc6b0, C4<0>, C4<0>;
v0x1e9ee20_0 .net "a", 0 0, L_0x1fdda30;  1 drivers
v0x1e9ef10_0 .net "addSubtract", 0 0, L_0x1fdc480;  1 drivers
v0x1e9efb0_0 .net "b", 0 0, L_0x1fddad0;  1 drivers
v0x1e9f050_0 .net "bOut", 0 0, L_0x1fdbe20;  1 drivers
v0x1e9f120_0 .net "carryin", 0 0, L_0x1fdc060;  1 drivers
v0x1e9f210_0 .net "carryout", 0 0, L_0x1fdc320;  1 drivers
v0x1e9f2e0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e9f380_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e9f420_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e9f550_0 .net "nandOut", 0 0, L_0x1fdc870;  1 drivers
v0x1e9f620_0 .net "nandgate", 0 0, L_0x1fdc6b0;  1 drivers
v0x1e9f6c0_0 .net "norOut", 0 0, L_0x1fdc7b0;  1 drivers
v0x1e9f790_0 .net "norgate", 0 0, L_0x1fdc4f0;  1 drivers
v0x1e9f830_0 .net "result", 0 0, L_0x1fdd7e0;  1 drivers
L_0x7f0fd5054140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e9f900_0 .net "slt", 0 0, L_0x7f0fd5054140;  1 drivers
v0x1e9f9a0_0 .net "xorgate", 0 0, L_0x1fdc5f0;  1 drivers
S_0x1e9cd10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e9ca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fdbe90 .functor AND 1, L_0x1fdda30, L_0x1fdbe20, C4<1>, C4<1>;
L_0x1fdbf50 .functor XOR 1, L_0x1fdda30, L_0x1fdbe20, C4<0>, C4<0>;
L_0x1fdc2b0 .functor AND 1, L_0x1fdbf50, L_0x1fdc060, C4<1>, C4<1>;
L_0x1fdc320 .functor OR 1, L_0x1fdc2b0, L_0x1fdbe90, C4<0>, C4<0>;
L_0x1fdc480 .functor XOR 1, L_0x1fdbf50, L_0x1fdc060, C4<0>, C4<0>;
v0x1e9cfb0_0 .net "G", 0 0, L_0x1fdbe90;  1 drivers
v0x1e9d090_0 .net "P", 0 0, L_0x1fdbf50;  1 drivers
v0x1e9d150_0 .net "PandCin", 0 0, L_0x1fdc2b0;  1 drivers
v0x1e9d220_0 .net "a", 0 0, L_0x1fdda30;  alias, 1 drivers
v0x1e9d2e0_0 .net "b", 0 0, L_0x1fdbe20;  alias, 1 drivers
v0x1e9d3f0_0 .net "carryin", 0 0, L_0x1fdc060;  alias, 1 drivers
v0x1e9d4b0_0 .net "carryout", 0 0, L_0x1fdc320;  alias, 1 drivers
v0x1e9d570_0 .net "sum", 0 0, L_0x1fdc480;  alias, 1 drivers
S_0x1e9d6d0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e9ca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fdc980 .functor NOT 1, L_0x1fdc9f0, C4<0>, C4<0>, C4<0>;
L_0x1fdcae0 .functor NOT 1, L_0x1fdcb50, C4<0>, C4<0>, C4<0>;
L_0x1fdcc40 .functor NOT 1, L_0x1fdccb0, C4<0>, C4<0>, C4<0>;
L_0x1fdcda0 .functor AND 1, L_0x1fdcc40, L_0x1fdcae0, L_0x1fdc980, L_0x1fdc480;
L_0x1fdcf90 .functor AND 1, L_0x1fdcc40, L_0x1fdcae0, L_0x1fdd000, L_0x1fdc5f0;
L_0x1fdd0a0 .functor AND 1, L_0x1fdcc40, L_0x1fdd1e0, L_0x1fdc980, L_0x7f0fd5054140;
L_0x1fdd2d0 .functor AND 1, L_0x1fdcc40, L_0x1fdd340, L_0x1fdd470, L_0x1fdc870;
L_0x1fdd560 .functor AND 1, L_0x1fdd6f0, L_0x1fdcae0, L_0x1fdc980, L_0x1fdc7b0;
L_0x1fdd7e0/0/0 .functor OR 1, L_0x1fdcda0, L_0x1fdcf90, L_0x1fdd0a0, L_0x1fdd2d0;
L_0x1fdd7e0/0/4 .functor OR 1, L_0x1fdd560, C4<0>, C4<0>, C4<0>;
L_0x1fdd7e0 .functor OR 1, L_0x1fdd7e0/0/0, L_0x1fdd7e0/0/4, C4<0>, C4<0>;
v0x1e9d9b0_0 .net *"_s1", 0 0, L_0x1fdc9f0;  1 drivers
v0x1e9da90_0 .net *"_s11", 0 0, L_0x1fdd340;  1 drivers
v0x1e9db70_0 .net *"_s13", 0 0, L_0x1fdd470;  1 drivers
v0x1e9dc30_0 .net *"_s15", 0 0, L_0x1fdd6f0;  1 drivers
v0x1e9dd10_0 .net *"_s3", 0 0, L_0x1fdcb50;  1 drivers
v0x1e9de40_0 .net *"_s5", 0 0, L_0x1fdccb0;  1 drivers
v0x1e9df20_0 .net *"_s7", 0 0, L_0x1fdd000;  1 drivers
v0x1e9e000_0 .net *"_s9", 0 0, L_0x1fdd1e0;  1 drivers
v0x1e9e0e0_0 .net "a0", 0 0, L_0x1fdc480;  alias, 1 drivers
v0x1e9e210_0 .net "a1", 0 0, L_0x1fdc5f0;  alias, 1 drivers
v0x1e9e2b0_0 .net "a2", 0 0, L_0x7f0fd5054140;  alias, 1 drivers
v0x1e9e370_0 .net "a3", 0 0, L_0x1fdc870;  alias, 1 drivers
v0x1e9e430_0 .net "a4", 0 0, L_0x1fdc7b0;  alias, 1 drivers
v0x1e9e4f0_0 .net "addWire", 0 0, L_0x1fdcda0;  1 drivers
v0x1e9e5b0_0 .net "nandWire", 0 0, L_0x1fdd2d0;  1 drivers
v0x1e9e670_0 .net "norWire", 0 0, L_0x1fdd560;  1 drivers
v0x1e9e730_0 .net "ns0", 0 0, L_0x1fdc980;  1 drivers
v0x1e9e8e0_0 .net "ns1", 0 0, L_0x1fdcae0;  1 drivers
v0x1e9e980_0 .net "ns2", 0 0, L_0x1fdcc40;  1 drivers
v0x1e9ea20_0 .net "out", 0 0, L_0x1fdd7e0;  alias, 1 drivers
v0x1e9eac0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e9eb80_0 .net "sltWire", 0 0, L_0x1fdd0a0;  1 drivers
v0x1e9ec40_0 .net "xorWire", 0 0, L_0x1fdcf90;  1 drivers
L_0x1fdc9f0 .part v0x1e62650_0, 0, 1;
L_0x1fdcb50 .part v0x1e62650_0, 1, 1;
L_0x1fdccb0 .part v0x1e62650_0, 2, 1;
L_0x1fdd000 .part v0x1e62650_0, 0, 1;
L_0x1fdd1e0 .part v0x1e62650_0, 1, 1;
L_0x1fdd340 .part v0x1e62650_0, 1, 1;
L_0x1fdd470 .part v0x1e62650_0, 0, 1;
L_0x1fdd6f0 .part v0x1e62650_0, 2, 1;
S_0x1e9faf0 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e9fcb0 .param/l "bit" 0 4 127, +C4<010100>;
S_0x1e9fd70 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1e9faf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fdc190 .functor XOR 1, L_0x1fddb70, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fde1e0 .functor NOR 1, L_0x1fdf720, L_0x1fddb70, C4<0>, C4<0>;
L_0x1fde2e0 .functor XOR 1, L_0x1fdf720, L_0x1fddb70, C4<0>, C4<0>;
L_0x1fde3a0 .functor NAND 1, L_0x1fdf720, L_0x1fddb70, C4<1>, C4<1>;
L_0x1fde4a0 .functor XOR 1, v0x1e62580_0, L_0x1fde1e0, C4<0>, C4<0>;
L_0x1fde560 .functor XOR 1, v0x1e62580_0, L_0x1fde3a0, C4<0>, C4<0>;
v0x1ea2140_0 .net "a", 0 0, L_0x1fdf720;  1 drivers
v0x1ea2230_0 .net "addSubtract", 0 0, L_0x1fde170;  1 drivers
v0x1ea22d0_0 .net "b", 0 0, L_0x1fddb70;  1 drivers
v0x1ea2370_0 .net "bOut", 0 0, L_0x1fdc190;  1 drivers
v0x1ea2440_0 .net "carryin", 0 0, L_0x1fddc10;  1 drivers
v0x1ea2530_0 .net "carryout", 0 0, L_0x1fde010;  1 drivers
v0x1ea2600_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1ea26a0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1ea2740_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ea2870_0 .net "nandOut", 0 0, L_0x1fde560;  1 drivers
v0x1ea2940_0 .net "nandgate", 0 0, L_0x1fde3a0;  1 drivers
v0x1ea29e0_0 .net "norOut", 0 0, L_0x1fde4a0;  1 drivers
v0x1ea2ab0_0 .net "norgate", 0 0, L_0x1fde1e0;  1 drivers
v0x1ea2b50_0 .net "result", 0 0, L_0x1fdf4d0;  1 drivers
L_0x7f0fd5054188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ea2c20_0 .net "slt", 0 0, L_0x7f0fd5054188;  1 drivers
v0x1ea2cc0_0 .net "xorgate", 0 0, L_0x1fde2e0;  1 drivers
S_0x1ea0070 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1e9fd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fddd90 .functor AND 1, L_0x1fdf720, L_0x1fdc190, C4<1>, C4<1>;
L_0x1fdde50 .functor XOR 1, L_0x1fdf720, L_0x1fdc190, C4<0>, C4<0>;
L_0x1fddf50 .functor AND 1, L_0x1fdde50, L_0x1fddc10, C4<1>, C4<1>;
L_0x1fde010 .functor OR 1, L_0x1fddf50, L_0x1fddd90, C4<0>, C4<0>;
L_0x1fde170 .functor XOR 1, L_0x1fdde50, L_0x1fddc10, C4<0>, C4<0>;
v0x1ea0310_0 .net "G", 0 0, L_0x1fddd90;  1 drivers
v0x1ea03f0_0 .net "P", 0 0, L_0x1fdde50;  1 drivers
v0x1ea04b0_0 .net "PandCin", 0 0, L_0x1fddf50;  1 drivers
v0x1ea0580_0 .net "a", 0 0, L_0x1fdf720;  alias, 1 drivers
v0x1ea0640_0 .net "b", 0 0, L_0x1fdc190;  alias, 1 drivers
v0x1ea0750_0 .net "carryin", 0 0, L_0x1fddc10;  alias, 1 drivers
v0x1ea0810_0 .net "carryout", 0 0, L_0x1fde010;  alias, 1 drivers
v0x1ea08d0_0 .net "sum", 0 0, L_0x1fde170;  alias, 1 drivers
S_0x1ea0a30 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1e9fd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fde670 .functor NOT 1, L_0x1fde6e0, C4<0>, C4<0>, C4<0>;
L_0x1fde7d0 .functor NOT 1, L_0x1fde840, C4<0>, C4<0>, C4<0>;
L_0x1fde930 .functor NOT 1, L_0x1fde9a0, C4<0>, C4<0>, C4<0>;
L_0x1fdea90 .functor AND 1, L_0x1fde930, L_0x1fde7d0, L_0x1fde670, L_0x1fde170;
L_0x1fdec80 .functor AND 1, L_0x1fde930, L_0x1fde7d0, L_0x1fdecf0, L_0x1fde2e0;
L_0x1fded90 .functor AND 1, L_0x1fde930, L_0x1fdeed0, L_0x1fde670, L_0x7f0fd5054188;
L_0x1fdefc0 .functor AND 1, L_0x1fde930, L_0x1fdf030, L_0x1fdf160, L_0x1fde560;
L_0x1fdf250 .functor AND 1, L_0x1fdf3e0, L_0x1fde7d0, L_0x1fde670, L_0x1fde4a0;
L_0x1fdf4d0/0/0 .functor OR 1, L_0x1fdea90, L_0x1fdec80, L_0x1fded90, L_0x1fdefc0;
L_0x1fdf4d0/0/4 .functor OR 1, L_0x1fdf250, C4<0>, C4<0>, C4<0>;
L_0x1fdf4d0 .functor OR 1, L_0x1fdf4d0/0/0, L_0x1fdf4d0/0/4, C4<0>, C4<0>;
v0x1ea0cd0_0 .net *"_s1", 0 0, L_0x1fde6e0;  1 drivers
v0x1ea0db0_0 .net *"_s11", 0 0, L_0x1fdf030;  1 drivers
v0x1ea0e90_0 .net *"_s13", 0 0, L_0x1fdf160;  1 drivers
v0x1ea0f50_0 .net *"_s15", 0 0, L_0x1fdf3e0;  1 drivers
v0x1ea1030_0 .net *"_s3", 0 0, L_0x1fde840;  1 drivers
v0x1ea1160_0 .net *"_s5", 0 0, L_0x1fde9a0;  1 drivers
v0x1ea1240_0 .net *"_s7", 0 0, L_0x1fdecf0;  1 drivers
v0x1ea1320_0 .net *"_s9", 0 0, L_0x1fdeed0;  1 drivers
v0x1ea1400_0 .net "a0", 0 0, L_0x1fde170;  alias, 1 drivers
v0x1ea1530_0 .net "a1", 0 0, L_0x1fde2e0;  alias, 1 drivers
v0x1ea15d0_0 .net "a2", 0 0, L_0x7f0fd5054188;  alias, 1 drivers
v0x1ea1690_0 .net "a3", 0 0, L_0x1fde560;  alias, 1 drivers
v0x1ea1750_0 .net "a4", 0 0, L_0x1fde4a0;  alias, 1 drivers
v0x1ea1810_0 .net "addWire", 0 0, L_0x1fdea90;  1 drivers
v0x1ea18d0_0 .net "nandWire", 0 0, L_0x1fdefc0;  1 drivers
v0x1ea1990_0 .net "norWire", 0 0, L_0x1fdf250;  1 drivers
v0x1ea1a50_0 .net "ns0", 0 0, L_0x1fde670;  1 drivers
v0x1ea1c00_0 .net "ns1", 0 0, L_0x1fde7d0;  1 drivers
v0x1ea1ca0_0 .net "ns2", 0 0, L_0x1fde930;  1 drivers
v0x1ea1d40_0 .net "out", 0 0, L_0x1fdf4d0;  alias, 1 drivers
v0x1ea1de0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ea1ea0_0 .net "sltWire", 0 0, L_0x1fded90;  1 drivers
v0x1ea1f60_0 .net "xorWire", 0 0, L_0x1fdec80;  1 drivers
L_0x1fde6e0 .part v0x1e62650_0, 0, 1;
L_0x1fde840 .part v0x1e62650_0, 1, 1;
L_0x1fde9a0 .part v0x1e62650_0, 2, 1;
L_0x1fdecf0 .part v0x1e62650_0, 0, 1;
L_0x1fdeed0 .part v0x1e62650_0, 1, 1;
L_0x1fdf030 .part v0x1e62650_0, 1, 1;
L_0x1fdf160 .part v0x1e62650_0, 0, 1;
L_0x1fdf3e0 .part v0x1e62650_0, 2, 1;
S_0x1ea2e10 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1ea2fd0 .param/l "bit" 0 4 127, +C4<010101>;
S_0x1ea3090 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ea2e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fdf9b0 .functor XOR 1, L_0x1fe1450, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fdfe70 .functor NOR 1, L_0x1fe13b0, L_0x1fe1450, C4<0>, C4<0>;
L_0x1fdff70 .functor XOR 1, L_0x1fe13b0, L_0x1fe1450, C4<0>, C4<0>;
L_0x1fe0030 .functor NAND 1, L_0x1fe13b0, L_0x1fe1450, C4<1>, C4<1>;
L_0x1fe0130 .functor XOR 1, v0x1e62580_0, L_0x1fdfe70, C4<0>, C4<0>;
L_0x1fe01f0 .functor XOR 1, v0x1e62580_0, L_0x1fe0030, C4<0>, C4<0>;
v0x1ea5460_0 .net "a", 0 0, L_0x1fe13b0;  1 drivers
v0x1ea5550_0 .net "addSubtract", 0 0, L_0x1fdfe00;  1 drivers
v0x1ea55f0_0 .net "b", 0 0, L_0x1fe1450;  1 drivers
v0x1ea5690_0 .net "bOut", 0 0, L_0x1fdf9b0;  1 drivers
v0x1ea5760_0 .net "carryin", 0 0, L_0x1fdf7c0;  1 drivers
v0x1ea5850_0 .net "carryout", 0 0, L_0x1fdfca0;  1 drivers
v0x1ea5920_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1ea59c0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1ea5a60_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ea5b90_0 .net "nandOut", 0 0, L_0x1fe01f0;  1 drivers
v0x1ea5c60_0 .net "nandgate", 0 0, L_0x1fe0030;  1 drivers
v0x1ea5d00_0 .net "norOut", 0 0, L_0x1fe0130;  1 drivers
v0x1ea5dd0_0 .net "norgate", 0 0, L_0x1fdfe70;  1 drivers
v0x1ea5e70_0 .net "result", 0 0, L_0x1fe1160;  1 drivers
L_0x7f0fd50541d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ea5f40_0 .net "slt", 0 0, L_0x7f0fd50541d0;  1 drivers
v0x1ea5fe0_0 .net "xorgate", 0 0, L_0x1fdff70;  1 drivers
S_0x1ea3390 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ea3090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fdfa20 .functor AND 1, L_0x1fe13b0, L_0x1fdf9b0, C4<1>, C4<1>;
L_0x1fdfae0 .functor XOR 1, L_0x1fe13b0, L_0x1fdf9b0, C4<0>, C4<0>;
L_0x1fdfbe0 .functor AND 1, L_0x1fdfae0, L_0x1fdf7c0, C4<1>, C4<1>;
L_0x1fdfca0 .functor OR 1, L_0x1fdfbe0, L_0x1fdfa20, C4<0>, C4<0>;
L_0x1fdfe00 .functor XOR 1, L_0x1fdfae0, L_0x1fdf7c0, C4<0>, C4<0>;
v0x1ea3630_0 .net "G", 0 0, L_0x1fdfa20;  1 drivers
v0x1ea3710_0 .net "P", 0 0, L_0x1fdfae0;  1 drivers
v0x1ea37d0_0 .net "PandCin", 0 0, L_0x1fdfbe0;  1 drivers
v0x1ea38a0_0 .net "a", 0 0, L_0x1fe13b0;  alias, 1 drivers
v0x1ea3960_0 .net "b", 0 0, L_0x1fdf9b0;  alias, 1 drivers
v0x1ea3a70_0 .net "carryin", 0 0, L_0x1fdf7c0;  alias, 1 drivers
v0x1ea3b30_0 .net "carryout", 0 0, L_0x1fdfca0;  alias, 1 drivers
v0x1ea3bf0_0 .net "sum", 0 0, L_0x1fdfe00;  alias, 1 drivers
S_0x1ea3d50 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ea3090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fe0300 .functor NOT 1, L_0x1fe0370, C4<0>, C4<0>, C4<0>;
L_0x1fe0460 .functor NOT 1, L_0x1fe04d0, C4<0>, C4<0>, C4<0>;
L_0x1fe05c0 .functor NOT 1, L_0x1fe0630, C4<0>, C4<0>, C4<0>;
L_0x1fe0720 .functor AND 1, L_0x1fe05c0, L_0x1fe0460, L_0x1fe0300, L_0x1fdfe00;
L_0x1fe0910 .functor AND 1, L_0x1fe05c0, L_0x1fe0460, L_0x1fe0980, L_0x1fdff70;
L_0x1fe0a20 .functor AND 1, L_0x1fe05c0, L_0x1fe0b60, L_0x1fe0300, L_0x7f0fd50541d0;
L_0x1fe0c50 .functor AND 1, L_0x1fe05c0, L_0x1fe0cc0, L_0x1fe0df0, L_0x1fe01f0;
L_0x1fe0ee0 .functor AND 1, L_0x1fe1070, L_0x1fe0460, L_0x1fe0300, L_0x1fe0130;
L_0x1fe1160/0/0 .functor OR 1, L_0x1fe0720, L_0x1fe0910, L_0x1fe0a20, L_0x1fe0c50;
L_0x1fe1160/0/4 .functor OR 1, L_0x1fe0ee0, C4<0>, C4<0>, C4<0>;
L_0x1fe1160 .functor OR 1, L_0x1fe1160/0/0, L_0x1fe1160/0/4, C4<0>, C4<0>;
v0x1ea3ff0_0 .net *"_s1", 0 0, L_0x1fe0370;  1 drivers
v0x1ea40d0_0 .net *"_s11", 0 0, L_0x1fe0cc0;  1 drivers
v0x1ea41b0_0 .net *"_s13", 0 0, L_0x1fe0df0;  1 drivers
v0x1ea4270_0 .net *"_s15", 0 0, L_0x1fe1070;  1 drivers
v0x1ea4350_0 .net *"_s3", 0 0, L_0x1fe04d0;  1 drivers
v0x1ea4480_0 .net *"_s5", 0 0, L_0x1fe0630;  1 drivers
v0x1ea4560_0 .net *"_s7", 0 0, L_0x1fe0980;  1 drivers
v0x1ea4640_0 .net *"_s9", 0 0, L_0x1fe0b60;  1 drivers
v0x1ea4720_0 .net "a0", 0 0, L_0x1fdfe00;  alias, 1 drivers
v0x1ea4850_0 .net "a1", 0 0, L_0x1fdff70;  alias, 1 drivers
v0x1ea48f0_0 .net "a2", 0 0, L_0x7f0fd50541d0;  alias, 1 drivers
v0x1ea49b0_0 .net "a3", 0 0, L_0x1fe01f0;  alias, 1 drivers
v0x1ea4a70_0 .net "a4", 0 0, L_0x1fe0130;  alias, 1 drivers
v0x1ea4b30_0 .net "addWire", 0 0, L_0x1fe0720;  1 drivers
v0x1ea4bf0_0 .net "nandWire", 0 0, L_0x1fe0c50;  1 drivers
v0x1ea4cb0_0 .net "norWire", 0 0, L_0x1fe0ee0;  1 drivers
v0x1ea4d70_0 .net "ns0", 0 0, L_0x1fe0300;  1 drivers
v0x1ea4f20_0 .net "ns1", 0 0, L_0x1fe0460;  1 drivers
v0x1ea4fc0_0 .net "ns2", 0 0, L_0x1fe05c0;  1 drivers
v0x1ea5060_0 .net "out", 0 0, L_0x1fe1160;  alias, 1 drivers
v0x1ea5100_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ea51c0_0 .net "sltWire", 0 0, L_0x1fe0a20;  1 drivers
v0x1ea5280_0 .net "xorWire", 0 0, L_0x1fe0910;  1 drivers
L_0x1fe0370 .part v0x1e62650_0, 0, 1;
L_0x1fe04d0 .part v0x1e62650_0, 1, 1;
L_0x1fe0630 .part v0x1e62650_0, 2, 1;
L_0x1fe0980 .part v0x1e62650_0, 0, 1;
L_0x1fe0b60 .part v0x1e62650_0, 1, 1;
L_0x1fe0cc0 .part v0x1e62650_0, 1, 1;
L_0x1fe0df0 .part v0x1e62650_0, 0, 1;
L_0x1fe1070 .part v0x1e62650_0, 2, 1;
S_0x1ea6130 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1ea62f0 .param/l "bit" 0 4 127, +C4<010110>;
S_0x1ea63b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ea6130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fdf8f0 .functor XOR 1, L_0x1fe14f0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fe1af0 .functor NOR 1, L_0x1fe3030, L_0x1fe14f0, C4<0>, C4<0>;
L_0x1fe1bf0 .functor XOR 1, L_0x1fe3030, L_0x1fe14f0, C4<0>, C4<0>;
L_0x1fe1cb0 .functor NAND 1, L_0x1fe3030, L_0x1fe14f0, C4<1>, C4<1>;
L_0x1fe1db0 .functor XOR 1, v0x1e62580_0, L_0x1fe1af0, C4<0>, C4<0>;
L_0x1fe1e70 .functor XOR 1, v0x1e62580_0, L_0x1fe1cb0, C4<0>, C4<0>;
v0x1ea8780_0 .net "a", 0 0, L_0x1fe3030;  1 drivers
v0x1ea8870_0 .net "addSubtract", 0 0, L_0x1fe1a80;  1 drivers
v0x1ea8910_0 .net "b", 0 0, L_0x1fe14f0;  1 drivers
v0x1ea89b0_0 .net "bOut", 0 0, L_0x1fdf8f0;  1 drivers
v0x1ea8a80_0 .net "carryin", 0 0, L_0x1fe1590;  1 drivers
v0x1ea8b70_0 .net "carryout", 0 0, L_0x1fe1920;  1 drivers
v0x1ea8c40_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1ea8ce0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1ea8d80_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ea8eb0_0 .net "nandOut", 0 0, L_0x1fe1e70;  1 drivers
v0x1ea8f80_0 .net "nandgate", 0 0, L_0x1fe1cb0;  1 drivers
v0x1ea9020_0 .net "norOut", 0 0, L_0x1fe1db0;  1 drivers
v0x1ea90f0_0 .net "norgate", 0 0, L_0x1fe1af0;  1 drivers
v0x1ea9190_0 .net "result", 0 0, L_0x1fe2de0;  1 drivers
L_0x7f0fd5054218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ea9260_0 .net "slt", 0 0, L_0x7f0fd5054218;  1 drivers
v0x1ea9300_0 .net "xorgate", 0 0, L_0x1fe1bf0;  1 drivers
S_0x1ea66b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ea63b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fe16f0 .functor AND 1, L_0x1fe3030, L_0x1fdf8f0, C4<1>, C4<1>;
L_0x1fe1760 .functor XOR 1, L_0x1fe3030, L_0x1fdf8f0, C4<0>, C4<0>;
L_0x1fe1860 .functor AND 1, L_0x1fe1760, L_0x1fe1590, C4<1>, C4<1>;
L_0x1fe1920 .functor OR 1, L_0x1fe1860, L_0x1fe16f0, C4<0>, C4<0>;
L_0x1fe1a80 .functor XOR 1, L_0x1fe1760, L_0x1fe1590, C4<0>, C4<0>;
v0x1ea6950_0 .net "G", 0 0, L_0x1fe16f0;  1 drivers
v0x1ea6a30_0 .net "P", 0 0, L_0x1fe1760;  1 drivers
v0x1ea6af0_0 .net "PandCin", 0 0, L_0x1fe1860;  1 drivers
v0x1ea6bc0_0 .net "a", 0 0, L_0x1fe3030;  alias, 1 drivers
v0x1ea6c80_0 .net "b", 0 0, L_0x1fdf8f0;  alias, 1 drivers
v0x1ea6d90_0 .net "carryin", 0 0, L_0x1fe1590;  alias, 1 drivers
v0x1ea6e50_0 .net "carryout", 0 0, L_0x1fe1920;  alias, 1 drivers
v0x1ea6f10_0 .net "sum", 0 0, L_0x1fe1a80;  alias, 1 drivers
S_0x1ea7070 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ea63b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fe1f80 .functor NOT 1, L_0x1fe1ff0, C4<0>, C4<0>, C4<0>;
L_0x1fe20e0 .functor NOT 1, L_0x1fe2150, C4<0>, C4<0>, C4<0>;
L_0x1fe2240 .functor NOT 1, L_0x1fe22b0, C4<0>, C4<0>, C4<0>;
L_0x1fe23a0 .functor AND 1, L_0x1fe2240, L_0x1fe20e0, L_0x1fe1f80, L_0x1fe1a80;
L_0x1fe2590 .functor AND 1, L_0x1fe2240, L_0x1fe20e0, L_0x1fe2600, L_0x1fe1bf0;
L_0x1fe26a0 .functor AND 1, L_0x1fe2240, L_0x1fe27e0, L_0x1fe1f80, L_0x7f0fd5054218;
L_0x1fe28d0 .functor AND 1, L_0x1fe2240, L_0x1fe2940, L_0x1fe2a70, L_0x1fe1e70;
L_0x1fe2b60 .functor AND 1, L_0x1fe2cf0, L_0x1fe20e0, L_0x1fe1f80, L_0x1fe1db0;
L_0x1fe2de0/0/0 .functor OR 1, L_0x1fe23a0, L_0x1fe2590, L_0x1fe26a0, L_0x1fe28d0;
L_0x1fe2de0/0/4 .functor OR 1, L_0x1fe2b60, C4<0>, C4<0>, C4<0>;
L_0x1fe2de0 .functor OR 1, L_0x1fe2de0/0/0, L_0x1fe2de0/0/4, C4<0>, C4<0>;
v0x1ea7310_0 .net *"_s1", 0 0, L_0x1fe1ff0;  1 drivers
v0x1ea73f0_0 .net *"_s11", 0 0, L_0x1fe2940;  1 drivers
v0x1ea74d0_0 .net *"_s13", 0 0, L_0x1fe2a70;  1 drivers
v0x1ea7590_0 .net *"_s15", 0 0, L_0x1fe2cf0;  1 drivers
v0x1ea7670_0 .net *"_s3", 0 0, L_0x1fe2150;  1 drivers
v0x1ea77a0_0 .net *"_s5", 0 0, L_0x1fe22b0;  1 drivers
v0x1ea7880_0 .net *"_s7", 0 0, L_0x1fe2600;  1 drivers
v0x1ea7960_0 .net *"_s9", 0 0, L_0x1fe27e0;  1 drivers
v0x1ea7a40_0 .net "a0", 0 0, L_0x1fe1a80;  alias, 1 drivers
v0x1ea7b70_0 .net "a1", 0 0, L_0x1fe1bf0;  alias, 1 drivers
v0x1ea7c10_0 .net "a2", 0 0, L_0x7f0fd5054218;  alias, 1 drivers
v0x1ea7cd0_0 .net "a3", 0 0, L_0x1fe1e70;  alias, 1 drivers
v0x1ea7d90_0 .net "a4", 0 0, L_0x1fe1db0;  alias, 1 drivers
v0x1ea7e50_0 .net "addWire", 0 0, L_0x1fe23a0;  1 drivers
v0x1ea7f10_0 .net "nandWire", 0 0, L_0x1fe28d0;  1 drivers
v0x1ea7fd0_0 .net "norWire", 0 0, L_0x1fe2b60;  1 drivers
v0x1ea8090_0 .net "ns0", 0 0, L_0x1fe1f80;  1 drivers
v0x1ea8240_0 .net "ns1", 0 0, L_0x1fe20e0;  1 drivers
v0x1ea82e0_0 .net "ns2", 0 0, L_0x1fe2240;  1 drivers
v0x1ea8380_0 .net "out", 0 0, L_0x1fe2de0;  alias, 1 drivers
v0x1ea8420_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ea84e0_0 .net "sltWire", 0 0, L_0x1fe26a0;  1 drivers
v0x1ea85a0_0 .net "xorWire", 0 0, L_0x1fe2590;  1 drivers
L_0x1fe1ff0 .part v0x1e62650_0, 0, 1;
L_0x1fe2150 .part v0x1e62650_0, 1, 1;
L_0x1fe22b0 .part v0x1e62650_0, 2, 1;
L_0x1fe2600 .part v0x1e62650_0, 0, 1;
L_0x1fe27e0 .part v0x1e62650_0, 1, 1;
L_0x1fe2940 .part v0x1e62650_0, 1, 1;
L_0x1fe2a70 .part v0x1e62650_0, 0, 1;
L_0x1fe2cf0 .part v0x1e62650_0, 2, 1;
S_0x1ea9450 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1ea9610 .param/l "bit" 0 4 127, +C4<010111>;
S_0x1ea96d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ea9450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ea7ae0 .functor XOR 1, L_0x1fe4ba0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fa8ae0 .functor NOR 1, L_0x1fe4b00, L_0x1fe4ba0, C4<0>, C4<0>;
L_0x1fe3700 .functor XOR 1, L_0x1fe4b00, L_0x1fe4ba0, C4<0>, C4<0>;
L_0x1fe37c0 .functor NAND 1, L_0x1fe4b00, L_0x1fe4ba0, C4<1>, C4<1>;
L_0x1fe38c0 .functor XOR 1, v0x1e62580_0, L_0x1fa8ae0, C4<0>, C4<0>;
L_0x1fe3980 .functor XOR 1, v0x1e62580_0, L_0x1fe37c0, C4<0>, C4<0>;
v0x1eabaa0_0 .net "a", 0 0, L_0x1fe4b00;  1 drivers
v0x1eabb90_0 .net "addSubtract", 0 0, L_0x1fa8a70;  1 drivers
v0x1eabc30_0 .net "b", 0 0, L_0x1fe4ba0;  1 drivers
v0x1eabcd0_0 .net "bOut", 0 0, L_0x1ea7ae0;  1 drivers
v0x1eabda0_0 .net "carryin", 0 0, L_0x1fe30d0;  1 drivers
v0x1eabe90_0 .net "carryout", 0 0, L_0x1e97b30;  1 drivers
v0x1eabf60_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1eac000_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1eac0a0_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eac1d0_0 .net "nandOut", 0 0, L_0x1fe3980;  1 drivers
v0x1eac2a0_0 .net "nandgate", 0 0, L_0x1fe37c0;  1 drivers
v0x1eac340_0 .net "norOut", 0 0, L_0x1fe38c0;  1 drivers
v0x1eac410_0 .net "norgate", 0 0, L_0x1fa8ae0;  1 drivers
v0x1eac4b0_0 .net "result", 0 0, L_0x1fe48b0;  1 drivers
L_0x7f0fd5054260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eac580_0 .net "slt", 0 0, L_0x7f0fd5054260;  1 drivers
v0x1eac620_0 .net "xorgate", 0 0, L_0x1fe3700;  1 drivers
S_0x1ea99d0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ea96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ea47c0 .functor AND 1, L_0x1fe4b00, L_0x1ea7ae0, C4<1>, C4<1>;
L_0x1ea14a0 .functor XOR 1, L_0x1fe4b00, L_0x1ea7ae0, C4<0>, C4<0>;
L_0x1e9ae50 .functor AND 1, L_0x1ea14a0, L_0x1fe30d0, C4<1>, C4<1>;
L_0x1e97b30 .functor OR 1, L_0x1e9ae50, L_0x1ea47c0, C4<0>, C4<0>;
L_0x1fa8a70 .functor XOR 1, L_0x1ea14a0, L_0x1fe30d0, C4<0>, C4<0>;
v0x1ea9c70_0 .net "G", 0 0, L_0x1ea47c0;  1 drivers
v0x1ea9d50_0 .net "P", 0 0, L_0x1ea14a0;  1 drivers
v0x1ea9e10_0 .net "PandCin", 0 0, L_0x1e9ae50;  1 drivers
v0x1ea9ee0_0 .net "a", 0 0, L_0x1fe4b00;  alias, 1 drivers
v0x1ea9fa0_0 .net "b", 0 0, L_0x1ea7ae0;  alias, 1 drivers
v0x1eaa0b0_0 .net "carryin", 0 0, L_0x1fe30d0;  alias, 1 drivers
v0x1eaa170_0 .net "carryout", 0 0, L_0x1e97b30;  alias, 1 drivers
v0x1eaa230_0 .net "sum", 0 0, L_0x1fa8a70;  alias, 1 drivers
S_0x1eaa390 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ea96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fe3a90 .functor NOT 1, L_0x1fe3b00, C4<0>, C4<0>, C4<0>;
L_0x1fe3bf0 .functor NOT 1, L_0x1fe3c60, C4<0>, C4<0>, C4<0>;
L_0x1fe3d50 .functor NOT 1, L_0x1fe3dc0, C4<0>, C4<0>, C4<0>;
L_0x1fe3eb0 .functor AND 1, L_0x1fe3d50, L_0x1fe3bf0, L_0x1fe3a90, L_0x1fa8a70;
L_0x1fe40a0 .functor AND 1, L_0x1fe3d50, L_0x1fe3bf0, L_0x1fe4110, L_0x1fe3700;
L_0x1fe41b0 .functor AND 1, L_0x1fe3d50, L_0x1fe42b0, L_0x1fe3a90, L_0x7f0fd5054260;
L_0x1fe43a0 .functor AND 1, L_0x1fe3d50, L_0x1fe4410, L_0x1fe4540, L_0x1fe3980;
L_0x1fe4630 .functor AND 1, L_0x1fe47c0, L_0x1fe3bf0, L_0x1fe3a90, L_0x1fe38c0;
L_0x1fe48b0/0/0 .functor OR 1, L_0x1fe3eb0, L_0x1fe40a0, L_0x1fe41b0, L_0x1fe43a0;
L_0x1fe48b0/0/4 .functor OR 1, L_0x1fe4630, C4<0>, C4<0>, C4<0>;
L_0x1fe48b0 .functor OR 1, L_0x1fe48b0/0/0, L_0x1fe48b0/0/4, C4<0>, C4<0>;
v0x1eaa630_0 .net *"_s1", 0 0, L_0x1fe3b00;  1 drivers
v0x1eaa710_0 .net *"_s11", 0 0, L_0x1fe4410;  1 drivers
v0x1eaa7f0_0 .net *"_s13", 0 0, L_0x1fe4540;  1 drivers
v0x1eaa8b0_0 .net *"_s15", 0 0, L_0x1fe47c0;  1 drivers
v0x1eaa990_0 .net *"_s3", 0 0, L_0x1fe3c60;  1 drivers
v0x1eaaac0_0 .net *"_s5", 0 0, L_0x1fe3dc0;  1 drivers
v0x1eaaba0_0 .net *"_s7", 0 0, L_0x1fe4110;  1 drivers
v0x1eaac80_0 .net *"_s9", 0 0, L_0x1fe42b0;  1 drivers
v0x1eaad60_0 .net "a0", 0 0, L_0x1fa8a70;  alias, 1 drivers
v0x1eaae90_0 .net "a1", 0 0, L_0x1fe3700;  alias, 1 drivers
v0x1eaaf30_0 .net "a2", 0 0, L_0x7f0fd5054260;  alias, 1 drivers
v0x1eaaff0_0 .net "a3", 0 0, L_0x1fe3980;  alias, 1 drivers
v0x1eab0b0_0 .net "a4", 0 0, L_0x1fe38c0;  alias, 1 drivers
v0x1eab170_0 .net "addWire", 0 0, L_0x1fe3eb0;  1 drivers
v0x1eab230_0 .net "nandWire", 0 0, L_0x1fe43a0;  1 drivers
v0x1eab2f0_0 .net "norWire", 0 0, L_0x1fe4630;  1 drivers
v0x1eab3b0_0 .net "ns0", 0 0, L_0x1fe3a90;  1 drivers
v0x1eab560_0 .net "ns1", 0 0, L_0x1fe3bf0;  1 drivers
v0x1eab600_0 .net "ns2", 0 0, L_0x1fe3d50;  1 drivers
v0x1eab6a0_0 .net "out", 0 0, L_0x1fe48b0;  alias, 1 drivers
v0x1eab740_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eab800_0 .net "sltWire", 0 0, L_0x1fe41b0;  1 drivers
v0x1eab8c0_0 .net "xorWire", 0 0, L_0x1fe40a0;  1 drivers
L_0x1fe3b00 .part v0x1e62650_0, 0, 1;
L_0x1fe3c60 .part v0x1e62650_0, 1, 1;
L_0x1fe3dc0 .part v0x1e62650_0, 2, 1;
L_0x1fe4110 .part v0x1e62650_0, 0, 1;
L_0x1fe42b0 .part v0x1e62650_0, 1, 1;
L_0x1fe4410 .part v0x1e62650_0, 1, 1;
L_0x1fe4540 .part v0x1e62650_0, 0, 1;
L_0x1fe47c0 .part v0x1e62650_0, 2, 1;
S_0x1eac770 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1eac930 .param/l "bit" 0 4 127, +C4<011000>;
S_0x1eac9f0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1eac770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fe3200 .functor XOR 1, L_0x1fe4c40, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fe52c0 .functor NOR 1, L_0x1fc9430, L_0x1fe4c40, C4<0>, C4<0>;
L_0x1fe53c0 .functor XOR 1, L_0x1fc9430, L_0x1fe4c40, C4<0>, C4<0>;
L_0x1fe5480 .functor NAND 1, L_0x1fc9430, L_0x1fe4c40, C4<1>, C4<1>;
L_0x1fe5580 .functor XOR 1, v0x1e62580_0, L_0x1fe52c0, C4<0>, C4<0>;
L_0x1fe5640 .functor XOR 1, v0x1e62580_0, L_0x1fe5480, C4<0>, C4<0>;
v0x1eaedc0_0 .net "a", 0 0, L_0x1fc9430;  1 drivers
v0x1eaeeb0_0 .net "addSubtract", 0 0, L_0x1fe5250;  1 drivers
v0x1eaef50_0 .net "b", 0 0, L_0x1fe4c40;  1 drivers
v0x1eaeff0_0 .net "bOut", 0 0, L_0x1fe3200;  1 drivers
v0x1eaf0c0_0 .net "carryin", 0 0, L_0x1fe4ce0;  1 drivers
v0x1eaf1b0_0 .net "carryout", 0 0, L_0x1fe50f0;  1 drivers
v0x1eaf280_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1eaf320_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1eaf3c0_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eaf4f0_0 .net "nandOut", 0 0, L_0x1fe5640;  1 drivers
v0x1eaf5c0_0 .net "nandgate", 0 0, L_0x1fe5480;  1 drivers
v0x1eaf660_0 .net "norOut", 0 0, L_0x1fe5580;  1 drivers
v0x1eaf730_0 .net "norgate", 0 0, L_0x1fe52c0;  1 drivers
v0x1eaf7d0_0 .net "result", 0 0, L_0x1fc91e0;  1 drivers
L_0x7f0fd50542a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eaf8a0_0 .net "slt", 0 0, L_0x7f0fd50542a8;  1 drivers
v0x1eaf940_0 .net "xorgate", 0 0, L_0x1fe53c0;  1 drivers
S_0x1eaccf0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1eac9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fe4e70 .functor AND 1, L_0x1fc9430, L_0x1fe3200, C4<1>, C4<1>;
L_0x1fe4f30 .functor XOR 1, L_0x1fc9430, L_0x1fe3200, C4<0>, C4<0>;
L_0x1fe5030 .functor AND 1, L_0x1fe4f30, L_0x1fe4ce0, C4<1>, C4<1>;
L_0x1fe50f0 .functor OR 1, L_0x1fe5030, L_0x1fe4e70, C4<0>, C4<0>;
L_0x1fe5250 .functor XOR 1, L_0x1fe4f30, L_0x1fe4ce0, C4<0>, C4<0>;
v0x1eacf90_0 .net "G", 0 0, L_0x1fe4e70;  1 drivers
v0x1ead070_0 .net "P", 0 0, L_0x1fe4f30;  1 drivers
v0x1ead130_0 .net "PandCin", 0 0, L_0x1fe5030;  1 drivers
v0x1ead200_0 .net "a", 0 0, L_0x1fc9430;  alias, 1 drivers
v0x1ead2c0_0 .net "b", 0 0, L_0x1fe3200;  alias, 1 drivers
v0x1ead3d0_0 .net "carryin", 0 0, L_0x1fe4ce0;  alias, 1 drivers
v0x1ead490_0 .net "carryout", 0 0, L_0x1fe50f0;  alias, 1 drivers
v0x1ead550_0 .net "sum", 0 0, L_0x1fe5250;  alias, 1 drivers
S_0x1ead6b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1eac9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fe5750 .functor NOT 1, L_0x1fe57c0, C4<0>, C4<0>, C4<0>;
L_0x1fe58b0 .functor NOT 1, L_0x1fe5920, C4<0>, C4<0>, C4<0>;
L_0x1fe5a10 .functor NOT 1, L_0x1fe5a80, C4<0>, C4<0>, C4<0>;
L_0x1fe5b70 .functor AND 1, L_0x1fe5a10, L_0x1fe58b0, L_0x1fe5750, L_0x1fe5250;
L_0x1fe5d60 .functor AND 1, L_0x1fe5a10, L_0x1fe58b0, L_0x1fe5dd0, L_0x1fe53c0;
L_0x1fe5e70 .functor AND 1, L_0x1fe5a10, L_0x1fe5fb0, L_0x1fe5750, L_0x7f0fd50542a8;
L_0x1eae120 .functor AND 1, L_0x1fe5a10, L_0x1fe6050, L_0x1fe60f0, L_0x1fe5640;
L_0x1fc8f60 .functor AND 1, L_0x1fc90f0, L_0x1fe58b0, L_0x1fe5750, L_0x1fe5580;
L_0x1fc91e0/0/0 .functor OR 1, L_0x1fe5b70, L_0x1fe5d60, L_0x1fe5e70, L_0x1eae120;
L_0x1fc91e0/0/4 .functor OR 1, L_0x1fc8f60, C4<0>, C4<0>, C4<0>;
L_0x1fc91e0 .functor OR 1, L_0x1fc91e0/0/0, L_0x1fc91e0/0/4, C4<0>, C4<0>;
v0x1ead950_0 .net *"_s1", 0 0, L_0x1fe57c0;  1 drivers
v0x1eada30_0 .net *"_s11", 0 0, L_0x1fe6050;  1 drivers
v0x1eadb10_0 .net *"_s13", 0 0, L_0x1fe60f0;  1 drivers
v0x1eadbd0_0 .net *"_s15", 0 0, L_0x1fc90f0;  1 drivers
v0x1eadcb0_0 .net *"_s3", 0 0, L_0x1fe5920;  1 drivers
v0x1eadde0_0 .net *"_s5", 0 0, L_0x1fe5a80;  1 drivers
v0x1eadec0_0 .net *"_s7", 0 0, L_0x1fe5dd0;  1 drivers
v0x1eadfa0_0 .net *"_s9", 0 0, L_0x1fe5fb0;  1 drivers
v0x1eae080_0 .net "a0", 0 0, L_0x1fe5250;  alias, 1 drivers
v0x1eae1b0_0 .net "a1", 0 0, L_0x1fe53c0;  alias, 1 drivers
v0x1eae250_0 .net "a2", 0 0, L_0x7f0fd50542a8;  alias, 1 drivers
v0x1eae310_0 .net "a3", 0 0, L_0x1fe5640;  alias, 1 drivers
v0x1eae3d0_0 .net "a4", 0 0, L_0x1fe5580;  alias, 1 drivers
v0x1eae490_0 .net "addWire", 0 0, L_0x1fe5b70;  1 drivers
v0x1eae550_0 .net "nandWire", 0 0, L_0x1eae120;  1 drivers
v0x1eae610_0 .net "norWire", 0 0, L_0x1fc8f60;  1 drivers
v0x1eae6d0_0 .net "ns0", 0 0, L_0x1fe5750;  1 drivers
v0x1eae880_0 .net "ns1", 0 0, L_0x1fe58b0;  1 drivers
v0x1eae920_0 .net "ns2", 0 0, L_0x1fe5a10;  1 drivers
v0x1eae9c0_0 .net "out", 0 0, L_0x1fc91e0;  alias, 1 drivers
v0x1eaea60_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eaeb20_0 .net "sltWire", 0 0, L_0x1fe5e70;  1 drivers
v0x1eaebe0_0 .net "xorWire", 0 0, L_0x1fe5d60;  1 drivers
L_0x1fe57c0 .part v0x1e62650_0, 0, 1;
L_0x1fe5920 .part v0x1e62650_0, 1, 1;
L_0x1fe5a80 .part v0x1e62650_0, 2, 1;
L_0x1fe5dd0 .part v0x1e62650_0, 0, 1;
L_0x1fe5fb0 .part v0x1e62650_0, 1, 1;
L_0x1fe6050 .part v0x1e62650_0, 1, 1;
L_0x1fe60f0 .part v0x1e62650_0, 0, 1;
L_0x1fc90f0 .part v0x1e62650_0, 2, 1;
S_0x1eafa90 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1eafc50 .param/l "bit" 0 4 127, +C4<011001>;
S_0x1eafd10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1eafa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc9720 .functor XOR 1, L_0x1fe93b0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fc9be0 .functor NOR 1, L_0x1fe9310, L_0x1fe93b0, C4<0>, C4<0>;
L_0x1fc9ce0 .functor XOR 1, L_0x1fe9310, L_0x1fe93b0, C4<0>, C4<0>;
L_0x1fc9da0 .functor NAND 1, L_0x1fe9310, L_0x1fe93b0, C4<1>, C4<1>;
L_0x1fc9ea0 .functor XOR 1, v0x1e62580_0, L_0x1fc9be0, C4<0>, C4<0>;
L_0x1fe81a0 .functor XOR 1, v0x1e62580_0, L_0x1fc9da0, C4<0>, C4<0>;
v0x1eb20e0_0 .net "a", 0 0, L_0x1fe9310;  1 drivers
v0x1eb21d0_0 .net "addSubtract", 0 0, L_0x1fc9b70;  1 drivers
v0x1eb2270_0 .net "b", 0 0, L_0x1fe93b0;  1 drivers
v0x1eb2310_0 .net "bOut", 0 0, L_0x1fc9720;  1 drivers
v0x1eb23e0_0 .net "carryin", 0 0, L_0x1fc94d0;  1 drivers
v0x1eb24d0_0 .net "carryout", 0 0, L_0x1fc9a10;  1 drivers
v0x1eb25a0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1eb2640_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1eb26e0_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eb2810_0 .net "nandOut", 0 0, L_0x1fe81a0;  1 drivers
v0x1eb28e0_0 .net "nandgate", 0 0, L_0x1fc9da0;  1 drivers
v0x1eb2980_0 .net "norOut", 0 0, L_0x1fc9ea0;  1 drivers
v0x1eb2a50_0 .net "norgate", 0 0, L_0x1fc9be0;  1 drivers
v0x1eb2af0_0 .net "result", 0 0, L_0x1fe90c0;  1 drivers
L_0x7f0fd50542f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eb2bc0_0 .net "slt", 0 0, L_0x7f0fd50542f0;  1 drivers
v0x1eb2c60_0 .net "xorgate", 0 0, L_0x1fc9ce0;  1 drivers
S_0x1eb0010 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1eafd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc9790 .functor AND 1, L_0x1fe9310, L_0x1fc9720, C4<1>, C4<1>;
L_0x1fc9850 .functor XOR 1, L_0x1fe9310, L_0x1fc9720, C4<0>, C4<0>;
L_0x1fc9950 .functor AND 1, L_0x1fc9850, L_0x1fc94d0, C4<1>, C4<1>;
L_0x1fc9a10 .functor OR 1, L_0x1fc9950, L_0x1fc9790, C4<0>, C4<0>;
L_0x1fc9b70 .functor XOR 1, L_0x1fc9850, L_0x1fc94d0, C4<0>, C4<0>;
v0x1eb02b0_0 .net "G", 0 0, L_0x1fc9790;  1 drivers
v0x1eb0390_0 .net "P", 0 0, L_0x1fc9850;  1 drivers
v0x1eb0450_0 .net "PandCin", 0 0, L_0x1fc9950;  1 drivers
v0x1eb0520_0 .net "a", 0 0, L_0x1fe9310;  alias, 1 drivers
v0x1eb05e0_0 .net "b", 0 0, L_0x1fc9720;  alias, 1 drivers
v0x1eb06f0_0 .net "carryin", 0 0, L_0x1fc94d0;  alias, 1 drivers
v0x1eb07b0_0 .net "carryout", 0 0, L_0x1fc9a10;  alias, 1 drivers
v0x1eb0870_0 .net "sum", 0 0, L_0x1fc9b70;  alias, 1 drivers
S_0x1eb09d0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1eafd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fe8260 .functor NOT 1, L_0x1fe82d0, C4<0>, C4<0>, C4<0>;
L_0x1fe83c0 .functor NOT 1, L_0x1fe8430, C4<0>, C4<0>, C4<0>;
L_0x1fe8520 .functor NOT 1, L_0x1fe8590, C4<0>, C4<0>, C4<0>;
L_0x1fe8680 .functor AND 1, L_0x1fe8520, L_0x1fe83c0, L_0x1fe8260, L_0x1fc9b70;
L_0x1fe8870 .functor AND 1, L_0x1fe8520, L_0x1fe83c0, L_0x1fe88e0, L_0x1fc9ce0;
L_0x1fe8980 .functor AND 1, L_0x1fe8520, L_0x1fe8ac0, L_0x1fe8260, L_0x7f0fd50542f0;
L_0x1fe8bb0 .functor AND 1, L_0x1fe8520, L_0x1fe8c20, L_0x1fe8d50, L_0x1fe81a0;
L_0x1fe8e40 .functor AND 1, L_0x1fe8fd0, L_0x1fe83c0, L_0x1fe8260, L_0x1fc9ea0;
L_0x1fe90c0/0/0 .functor OR 1, L_0x1fe8680, L_0x1fe8870, L_0x1fe8980, L_0x1fe8bb0;
L_0x1fe90c0/0/4 .functor OR 1, L_0x1fe8e40, C4<0>, C4<0>, C4<0>;
L_0x1fe90c0 .functor OR 1, L_0x1fe90c0/0/0, L_0x1fe90c0/0/4, C4<0>, C4<0>;
v0x1eb0c70_0 .net *"_s1", 0 0, L_0x1fe82d0;  1 drivers
v0x1eb0d50_0 .net *"_s11", 0 0, L_0x1fe8c20;  1 drivers
v0x1eb0e30_0 .net *"_s13", 0 0, L_0x1fe8d50;  1 drivers
v0x1eb0ef0_0 .net *"_s15", 0 0, L_0x1fe8fd0;  1 drivers
v0x1eb0fd0_0 .net *"_s3", 0 0, L_0x1fe8430;  1 drivers
v0x1eb1100_0 .net *"_s5", 0 0, L_0x1fe8590;  1 drivers
v0x1eb11e0_0 .net *"_s7", 0 0, L_0x1fe88e0;  1 drivers
v0x1eb12c0_0 .net *"_s9", 0 0, L_0x1fe8ac0;  1 drivers
v0x1eb13a0_0 .net "a0", 0 0, L_0x1fc9b70;  alias, 1 drivers
v0x1eb14d0_0 .net "a1", 0 0, L_0x1fc9ce0;  alias, 1 drivers
v0x1eb1570_0 .net "a2", 0 0, L_0x7f0fd50542f0;  alias, 1 drivers
v0x1eb1630_0 .net "a3", 0 0, L_0x1fe81a0;  alias, 1 drivers
v0x1eb16f0_0 .net "a4", 0 0, L_0x1fc9ea0;  alias, 1 drivers
v0x1eb17b0_0 .net "addWire", 0 0, L_0x1fe8680;  1 drivers
v0x1eb1870_0 .net "nandWire", 0 0, L_0x1fe8bb0;  1 drivers
v0x1eb1930_0 .net "norWire", 0 0, L_0x1fe8e40;  1 drivers
v0x1eb19f0_0 .net "ns0", 0 0, L_0x1fe8260;  1 drivers
v0x1eb1ba0_0 .net "ns1", 0 0, L_0x1fe83c0;  1 drivers
v0x1eb1c40_0 .net "ns2", 0 0, L_0x1fe8520;  1 drivers
v0x1eb1ce0_0 .net "out", 0 0, L_0x1fe90c0;  alias, 1 drivers
v0x1eb1d80_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eb1e40_0 .net "sltWire", 0 0, L_0x1fe8980;  1 drivers
v0x1eb1f00_0 .net "xorWire", 0 0, L_0x1fe8870;  1 drivers
L_0x1fe82d0 .part v0x1e62650_0, 0, 1;
L_0x1fe8430 .part v0x1e62650_0, 1, 1;
L_0x1fe8590 .part v0x1e62650_0, 2, 1;
L_0x1fe88e0 .part v0x1e62650_0, 0, 1;
L_0x1fe8ac0 .part v0x1e62650_0, 1, 1;
L_0x1fe8c20 .part v0x1e62650_0, 1, 1;
L_0x1fe8d50 .part v0x1e62650_0, 0, 1;
L_0x1fe8fd0 .part v0x1e62650_0, 2, 1;
S_0x1eb2db0 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1eb2f70 .param/l "bit" 0 4 127, +C4<011010>;
S_0x1eb3030 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1eb2db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fc9600 .functor XOR 1, L_0x1fe9450, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fe9a90 .functor NOR 1, L_0x1feaf90, L_0x1fe9450, C4<0>, C4<0>;
L_0x1fe9b90 .functor XOR 1, L_0x1feaf90, L_0x1fe9450, C4<0>, C4<0>;
L_0x1fe9c50 .functor NAND 1, L_0x1feaf90, L_0x1fe9450, C4<1>, C4<1>;
L_0x1fe9d50 .functor XOR 1, v0x1e62580_0, L_0x1fe9a90, C4<0>, C4<0>;
L_0x1fe9e10 .functor XOR 1, v0x1e62580_0, L_0x1fe9c50, C4<0>, C4<0>;
v0x1eb5400_0 .net "a", 0 0, L_0x1feaf90;  1 drivers
v0x1eb54f0_0 .net "addSubtract", 0 0, L_0x1fe9a20;  1 drivers
v0x1eb5590_0 .net "b", 0 0, L_0x1fe9450;  1 drivers
v0x1eb5630_0 .net "bOut", 0 0, L_0x1fc9600;  1 drivers
v0x1eb5700_0 .net "carryin", 0 0, L_0x1fe94f0;  1 drivers
v0x1eb57f0_0 .net "carryout", 0 0, L_0x1fe98c0;  1 drivers
v0x1eb58c0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1eb5960_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1eb5a00_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eb5b30_0 .net "nandOut", 0 0, L_0x1fe9e10;  1 drivers
v0x1eb5c00_0 .net "nandgate", 0 0, L_0x1fe9c50;  1 drivers
v0x1eb5ca0_0 .net "norOut", 0 0, L_0x1fe9d50;  1 drivers
v0x1eb5d70_0 .net "norgate", 0 0, L_0x1fe9a90;  1 drivers
v0x1eb5e10_0 .net "result", 0 0, L_0x1fead40;  1 drivers
L_0x7f0fd5054338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eb5ee0_0 .net "slt", 0 0, L_0x7f0fd5054338;  1 drivers
v0x1eb5f80_0 .net "xorgate", 0 0, L_0x1fe9b90;  1 drivers
S_0x1eb3330 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1eb3030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fc9670 .functor AND 1, L_0x1feaf90, L_0x1fc9600, C4<1>, C4<1>;
L_0x1fe9700 .functor XOR 1, L_0x1feaf90, L_0x1fc9600, C4<0>, C4<0>;
L_0x1fe9800 .functor AND 1, L_0x1fe9700, L_0x1fe94f0, C4<1>, C4<1>;
L_0x1fe98c0 .functor OR 1, L_0x1fe9800, L_0x1fc9670, C4<0>, C4<0>;
L_0x1fe9a20 .functor XOR 1, L_0x1fe9700, L_0x1fe94f0, C4<0>, C4<0>;
v0x1eb35d0_0 .net "G", 0 0, L_0x1fc9670;  1 drivers
v0x1eb36b0_0 .net "P", 0 0, L_0x1fe9700;  1 drivers
v0x1eb3770_0 .net "PandCin", 0 0, L_0x1fe9800;  1 drivers
v0x1eb3840_0 .net "a", 0 0, L_0x1feaf90;  alias, 1 drivers
v0x1eb3900_0 .net "b", 0 0, L_0x1fc9600;  alias, 1 drivers
v0x1eb3a10_0 .net "carryin", 0 0, L_0x1fe94f0;  alias, 1 drivers
v0x1eb3ad0_0 .net "carryout", 0 0, L_0x1fe98c0;  alias, 1 drivers
v0x1eb3b90_0 .net "sum", 0 0, L_0x1fe9a20;  alias, 1 drivers
S_0x1eb3cf0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1eb3030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fe9f20 .functor NOT 1, L_0x1fe9f90, C4<0>, C4<0>, C4<0>;
L_0x1fea080 .functor NOT 1, L_0x1fea0f0, C4<0>, C4<0>, C4<0>;
L_0x1fea1e0 .functor NOT 1, L_0x1fea250, C4<0>, C4<0>, C4<0>;
L_0x1fea340 .functor AND 1, L_0x1fea1e0, L_0x1fea080, L_0x1fe9f20, L_0x1fe9a20;
L_0x1fea530 .functor AND 1, L_0x1fea1e0, L_0x1fea080, L_0x1fea5a0, L_0x1fe9b90;
L_0x1fea640 .functor AND 1, L_0x1fea1e0, L_0x1fea740, L_0x1fe9f20, L_0x7f0fd5054338;
L_0x1fea830 .functor AND 1, L_0x1fea1e0, L_0x1fea8a0, L_0x1fea9d0, L_0x1fe9e10;
L_0x1feaac0 .functor AND 1, L_0x1feac50, L_0x1fea080, L_0x1fe9f20, L_0x1fe9d50;
L_0x1fead40/0/0 .functor OR 1, L_0x1fea340, L_0x1fea530, L_0x1fea640, L_0x1fea830;
L_0x1fead40/0/4 .functor OR 1, L_0x1feaac0, C4<0>, C4<0>, C4<0>;
L_0x1fead40 .functor OR 1, L_0x1fead40/0/0, L_0x1fead40/0/4, C4<0>, C4<0>;
v0x1eb3f90_0 .net *"_s1", 0 0, L_0x1fe9f90;  1 drivers
v0x1eb4070_0 .net *"_s11", 0 0, L_0x1fea8a0;  1 drivers
v0x1eb4150_0 .net *"_s13", 0 0, L_0x1fea9d0;  1 drivers
v0x1eb4210_0 .net *"_s15", 0 0, L_0x1feac50;  1 drivers
v0x1eb42f0_0 .net *"_s3", 0 0, L_0x1fea0f0;  1 drivers
v0x1eb4420_0 .net *"_s5", 0 0, L_0x1fea250;  1 drivers
v0x1eb4500_0 .net *"_s7", 0 0, L_0x1fea5a0;  1 drivers
v0x1eb45e0_0 .net *"_s9", 0 0, L_0x1fea740;  1 drivers
v0x1eb46c0_0 .net "a0", 0 0, L_0x1fe9a20;  alias, 1 drivers
v0x1eb47f0_0 .net "a1", 0 0, L_0x1fe9b90;  alias, 1 drivers
v0x1eb4890_0 .net "a2", 0 0, L_0x7f0fd5054338;  alias, 1 drivers
v0x1eb4950_0 .net "a3", 0 0, L_0x1fe9e10;  alias, 1 drivers
v0x1eb4a10_0 .net "a4", 0 0, L_0x1fe9d50;  alias, 1 drivers
v0x1eb4ad0_0 .net "addWire", 0 0, L_0x1fea340;  1 drivers
v0x1eb4b90_0 .net "nandWire", 0 0, L_0x1fea830;  1 drivers
v0x1eb4c50_0 .net "norWire", 0 0, L_0x1feaac0;  1 drivers
v0x1eb4d10_0 .net "ns0", 0 0, L_0x1fe9f20;  1 drivers
v0x1eb4ec0_0 .net "ns1", 0 0, L_0x1fea080;  1 drivers
v0x1eb4f60_0 .net "ns2", 0 0, L_0x1fea1e0;  1 drivers
v0x1eb5000_0 .net "out", 0 0, L_0x1fead40;  alias, 1 drivers
v0x1eb50a0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eb5160_0 .net "sltWire", 0 0, L_0x1fea640;  1 drivers
v0x1eb5220_0 .net "xorWire", 0 0, L_0x1fea530;  1 drivers
L_0x1fe9f90 .part v0x1e62650_0, 0, 1;
L_0x1fea0f0 .part v0x1e62650_0, 1, 1;
L_0x1fea250 .part v0x1e62650_0, 2, 1;
L_0x1fea5a0 .part v0x1e62650_0, 0, 1;
L_0x1fea740 .part v0x1e62650_0, 1, 1;
L_0x1fea8a0 .part v0x1e62650_0, 1, 1;
L_0x1fea9d0 .part v0x1e62650_0, 0, 1;
L_0x1feac50 .part v0x1e62650_0, 2, 1;
S_0x1eb60d0 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1eb6290 .param/l "bit" 0 4 127, +C4<011011>;
S_0x1eb6350 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1eb60d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fe9620 .functor XOR 1, L_0x1fecce0, v0x1e62430_0, C4<0>, C4<0>;
L_0x1feb700 .functor NOR 1, L_0x1fecc40, L_0x1fecce0, C4<0>, C4<0>;
L_0x1feb800 .functor XOR 1, L_0x1fecc40, L_0x1fecce0, C4<0>, C4<0>;
L_0x1feb8c0 .functor NAND 1, L_0x1fecc40, L_0x1fecce0, C4<1>, C4<1>;
L_0x1feb9c0 .functor XOR 1, v0x1e62580_0, L_0x1feb700, C4<0>, C4<0>;
L_0x1feba80 .functor XOR 1, v0x1e62580_0, L_0x1feb8c0, C4<0>, C4<0>;
v0x1eb8720_0 .net "a", 0 0, L_0x1fecc40;  1 drivers
v0x1eb8810_0 .net "addSubtract", 0 0, L_0x1feb690;  1 drivers
v0x1eb88b0_0 .net "b", 0 0, L_0x1fecce0;  1 drivers
v0x1eb8950_0 .net "bOut", 0 0, L_0x1fe9620;  1 drivers
v0x1eb8a20_0 .net "carryin", 0 0, L_0x1fcf320;  1 drivers
v0x1eb8b10_0 .net "carryout", 0 0, L_0x1feb530;  1 drivers
v0x1eb8be0_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1eb8c80_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1eb8d20_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eb8e50_0 .net "nandOut", 0 0, L_0x1feba80;  1 drivers
v0x1eb8f20_0 .net "nandgate", 0 0, L_0x1feb8c0;  1 drivers
v0x1eb8fc0_0 .net "norOut", 0 0, L_0x1feb9c0;  1 drivers
v0x1eb9090_0 .net "norgate", 0 0, L_0x1feb700;  1 drivers
v0x1eb9130_0 .net "result", 0 0, L_0x1fec9f0;  1 drivers
L_0x7f0fd5054380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eb9200_0 .net "slt", 0 0, L_0x7f0fd5054380;  1 drivers
v0x1eb92a0_0 .net "xorgate", 0 0, L_0x1feb800;  1 drivers
S_0x1eb6650 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1eb6350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1feb2b0 .functor AND 1, L_0x1fecc40, L_0x1fe9620, C4<1>, C4<1>;
L_0x1feb370 .functor XOR 1, L_0x1fecc40, L_0x1fe9620, C4<0>, C4<0>;
L_0x1feb470 .functor AND 1, L_0x1feb370, L_0x1fcf320, C4<1>, C4<1>;
L_0x1feb530 .functor OR 1, L_0x1feb470, L_0x1feb2b0, C4<0>, C4<0>;
L_0x1feb690 .functor XOR 1, L_0x1feb370, L_0x1fcf320, C4<0>, C4<0>;
v0x1eb68f0_0 .net "G", 0 0, L_0x1feb2b0;  1 drivers
v0x1eb69d0_0 .net "P", 0 0, L_0x1feb370;  1 drivers
v0x1eb6a90_0 .net "PandCin", 0 0, L_0x1feb470;  1 drivers
v0x1eb6b60_0 .net "a", 0 0, L_0x1fecc40;  alias, 1 drivers
v0x1eb6c20_0 .net "b", 0 0, L_0x1fe9620;  alias, 1 drivers
v0x1eb6d30_0 .net "carryin", 0 0, L_0x1fcf320;  alias, 1 drivers
v0x1eb6df0_0 .net "carryout", 0 0, L_0x1feb530;  alias, 1 drivers
v0x1eb6eb0_0 .net "sum", 0 0, L_0x1feb690;  alias, 1 drivers
S_0x1eb7010 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1eb6350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1febb90 .functor NOT 1, L_0x1febc00, C4<0>, C4<0>, C4<0>;
L_0x1febcf0 .functor NOT 1, L_0x1febd60, C4<0>, C4<0>, C4<0>;
L_0x1febe50 .functor NOT 1, L_0x1febec0, C4<0>, C4<0>, C4<0>;
L_0x1febfb0 .functor AND 1, L_0x1febe50, L_0x1febcf0, L_0x1febb90, L_0x1feb690;
L_0x1fec1a0 .functor AND 1, L_0x1febe50, L_0x1febcf0, L_0x1fec210, L_0x1feb800;
L_0x1fec2b0 .functor AND 1, L_0x1febe50, L_0x1fec3f0, L_0x1febb90, L_0x7f0fd5054380;
L_0x1fec4e0 .functor AND 1, L_0x1febe50, L_0x1fec550, L_0x1fec680, L_0x1feba80;
L_0x1fec770 .functor AND 1, L_0x1fec900, L_0x1febcf0, L_0x1febb90, L_0x1feb9c0;
L_0x1fec9f0/0/0 .functor OR 1, L_0x1febfb0, L_0x1fec1a0, L_0x1fec2b0, L_0x1fec4e0;
L_0x1fec9f0/0/4 .functor OR 1, L_0x1fec770, C4<0>, C4<0>, C4<0>;
L_0x1fec9f0 .functor OR 1, L_0x1fec9f0/0/0, L_0x1fec9f0/0/4, C4<0>, C4<0>;
v0x1eb72b0_0 .net *"_s1", 0 0, L_0x1febc00;  1 drivers
v0x1eb7390_0 .net *"_s11", 0 0, L_0x1fec550;  1 drivers
v0x1eb7470_0 .net *"_s13", 0 0, L_0x1fec680;  1 drivers
v0x1eb7530_0 .net *"_s15", 0 0, L_0x1fec900;  1 drivers
v0x1eb7610_0 .net *"_s3", 0 0, L_0x1febd60;  1 drivers
v0x1eb7740_0 .net *"_s5", 0 0, L_0x1febec0;  1 drivers
v0x1eb7820_0 .net *"_s7", 0 0, L_0x1fec210;  1 drivers
v0x1eb7900_0 .net *"_s9", 0 0, L_0x1fec3f0;  1 drivers
v0x1eb79e0_0 .net "a0", 0 0, L_0x1feb690;  alias, 1 drivers
v0x1eb7b10_0 .net "a1", 0 0, L_0x1feb800;  alias, 1 drivers
v0x1eb7bb0_0 .net "a2", 0 0, L_0x7f0fd5054380;  alias, 1 drivers
v0x1eb7c70_0 .net "a3", 0 0, L_0x1feba80;  alias, 1 drivers
v0x1eb7d30_0 .net "a4", 0 0, L_0x1feb9c0;  alias, 1 drivers
v0x1eb7df0_0 .net "addWire", 0 0, L_0x1febfb0;  1 drivers
v0x1eb7eb0_0 .net "nandWire", 0 0, L_0x1fec4e0;  1 drivers
v0x1eb7f70_0 .net "norWire", 0 0, L_0x1fec770;  1 drivers
v0x1eb8030_0 .net "ns0", 0 0, L_0x1febb90;  1 drivers
v0x1eb81e0_0 .net "ns1", 0 0, L_0x1febcf0;  1 drivers
v0x1eb8280_0 .net "ns2", 0 0, L_0x1febe50;  1 drivers
v0x1eb8320_0 .net "out", 0 0, L_0x1fec9f0;  alias, 1 drivers
v0x1eb83c0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1eb8480_0 .net "sltWire", 0 0, L_0x1fec2b0;  1 drivers
v0x1eb8540_0 .net "xorWire", 0 0, L_0x1fec1a0;  1 drivers
L_0x1febc00 .part v0x1e62650_0, 0, 1;
L_0x1febd60 .part v0x1e62650_0, 1, 1;
L_0x1febec0 .part v0x1e62650_0, 2, 1;
L_0x1fec210 .part v0x1e62650_0, 0, 1;
L_0x1fec3f0 .part v0x1e62650_0, 1, 1;
L_0x1fec550 .part v0x1e62650_0, 1, 1;
L_0x1fec680 .part v0x1e62650_0, 0, 1;
L_0x1fec900 .part v0x1e62650_0, 2, 1;
S_0x1eb93f0 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1eb95b0 .param/l "bit" 0 4 127, +C4<011100>;
S_0x1eb9670 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1eb93f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fcf3c0 .functor XOR 1, L_0x1fed190, v0x1e62430_0, C4<0>, C4<0>;
L_0x1fed490 .functor NOR 1, L_0x1fee900, L_0x1fed190, C4<0>, C4<0>;
L_0x1fed590 .functor XOR 1, L_0x1fee900, L_0x1fed190, C4<0>, C4<0>;
L_0x1fed600 .functor NAND 1, L_0x1fee900, L_0x1fed190, C4<1>, C4<1>;
L_0x1fed700 .functor XOR 1, v0x1e62580_0, L_0x1fed490, C4<0>, C4<0>;
L_0x1fed7c0 .functor XOR 1, v0x1e62580_0, L_0x1fed600, C4<0>, C4<0>;
v0x1ebba40_0 .net "a", 0 0, L_0x1fee900;  1 drivers
v0x1ebbb30_0 .net "addSubtract", 0 0, L_0x1fed420;  1 drivers
v0x1ebbbd0_0 .net "b", 0 0, L_0x1fed190;  1 drivers
v0x1ebbc70_0 .net "bOut", 0 0, L_0x1fcf3c0;  1 drivers
v0x1ebbd40_0 .net "carryin", 0 0, L_0x1fed230;  1 drivers
v0x1ebbe30_0 .net "carryout", 0 0, L_0x1feb0f0;  1 drivers
v0x1ebbf00_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1e888f0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e88990_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ebc3b0_0 .net "nandOut", 0 0, L_0x1fed7c0;  1 drivers
v0x1ebc450_0 .net "nandgate", 0 0, L_0x1fed600;  1 drivers
v0x1ebc4f0_0 .net "norOut", 0 0, L_0x1fed700;  1 drivers
v0x1ebc590_0 .net "norgate", 0 0, L_0x1fed490;  1 drivers
v0x1ebc630_0 .net "result", 0 0, L_0x1fee6b0;  1 drivers
L_0x7f0fd50543c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ebc700_0 .net "slt", 0 0, L_0x7f0fd50543c8;  1 drivers
v0x1ebc7a0_0 .net "xorgate", 0 0, L_0x1fed590;  1 drivers
S_0x1eb9970 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1eb9670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1fcf430 .functor AND 1, L_0x1fee900, L_0x1fcf3c0, C4<1>, C4<1>;
L_0x1eb4760 .functor XOR 1, L_0x1fee900, L_0x1fcf3c0, C4<0>, C4<0>;
L_0x1feb030 .functor AND 1, L_0x1eb4760, L_0x1fed230, C4<1>, C4<1>;
L_0x1feb0f0 .functor OR 1, L_0x1feb030, L_0x1fcf430, C4<0>, C4<0>;
L_0x1fed420 .functor XOR 1, L_0x1eb4760, L_0x1fed230, C4<0>, C4<0>;
v0x1eb9c10_0 .net "G", 0 0, L_0x1fcf430;  1 drivers
v0x1eb9cf0_0 .net "P", 0 0, L_0x1eb4760;  1 drivers
v0x1eb9db0_0 .net "PandCin", 0 0, L_0x1feb030;  1 drivers
v0x1eb9e80_0 .net "a", 0 0, L_0x1fee900;  alias, 1 drivers
v0x1eb9f40_0 .net "b", 0 0, L_0x1fcf3c0;  alias, 1 drivers
v0x1eba050_0 .net "carryin", 0 0, L_0x1fed230;  alias, 1 drivers
v0x1eba110_0 .net "carryout", 0 0, L_0x1feb0f0;  alias, 1 drivers
v0x1eba1d0_0 .net "sum", 0 0, L_0x1fed420;  alias, 1 drivers
S_0x1eba330 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1eb9670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fed8d0 .functor NOT 1, L_0x1fed940, C4<0>, C4<0>, C4<0>;
L_0x1feda30 .functor NOT 1, L_0x1fedaa0, C4<0>, C4<0>, C4<0>;
L_0x1fedb90 .functor NOT 1, L_0x1fedc00, C4<0>, C4<0>, C4<0>;
L_0x1fedcf0 .functor AND 1, L_0x1fedb90, L_0x1feda30, L_0x1fed8d0, L_0x1fed420;
L_0x1fedee0 .functor AND 1, L_0x1fedb90, L_0x1feda30, L_0x1fedf50, L_0x1fed590;
L_0x1fedff0 .functor AND 1, L_0x1fedb90, L_0x1fee0f0, L_0x1fed8d0, L_0x7f0fd50543c8;
L_0x1fee1e0 .functor AND 1, L_0x1fedb90, L_0x1fee250, L_0x1fee340, L_0x1fed7c0;
L_0x1fee430 .functor AND 1, L_0x1fee5c0, L_0x1feda30, L_0x1fed8d0, L_0x1fed700;
L_0x1fee6b0/0/0 .functor OR 1, L_0x1fedcf0, L_0x1fedee0, L_0x1fedff0, L_0x1fee1e0;
L_0x1fee6b0/0/4 .functor OR 1, L_0x1fee430, C4<0>, C4<0>, C4<0>;
L_0x1fee6b0 .functor OR 1, L_0x1fee6b0/0/0, L_0x1fee6b0/0/4, C4<0>, C4<0>;
v0x1eba5d0_0 .net *"_s1", 0 0, L_0x1fed940;  1 drivers
v0x1eba6b0_0 .net *"_s11", 0 0, L_0x1fee250;  1 drivers
v0x1eba790_0 .net *"_s13", 0 0, L_0x1fee340;  1 drivers
v0x1eba850_0 .net *"_s15", 0 0, L_0x1fee5c0;  1 drivers
v0x1eba930_0 .net *"_s3", 0 0, L_0x1fedaa0;  1 drivers
v0x1ebaa60_0 .net *"_s5", 0 0, L_0x1fedc00;  1 drivers
v0x1ebab40_0 .net *"_s7", 0 0, L_0x1fedf50;  1 drivers
v0x1ebac20_0 .net *"_s9", 0 0, L_0x1fee0f0;  1 drivers
v0x1ebad00_0 .net "a0", 0 0, L_0x1fed420;  alias, 1 drivers
v0x1ebae30_0 .net "a1", 0 0, L_0x1fed590;  alias, 1 drivers
v0x1ebaed0_0 .net "a2", 0 0, L_0x7f0fd50543c8;  alias, 1 drivers
v0x1ebaf90_0 .net "a3", 0 0, L_0x1fed7c0;  alias, 1 drivers
v0x1ebb050_0 .net "a4", 0 0, L_0x1fed700;  alias, 1 drivers
v0x1ebb110_0 .net "addWire", 0 0, L_0x1fedcf0;  1 drivers
v0x1ebb1d0_0 .net "nandWire", 0 0, L_0x1fee1e0;  1 drivers
v0x1ebb290_0 .net "norWire", 0 0, L_0x1fee430;  1 drivers
v0x1ebb350_0 .net "ns0", 0 0, L_0x1fed8d0;  1 drivers
v0x1ebb500_0 .net "ns1", 0 0, L_0x1feda30;  1 drivers
v0x1ebb5a0_0 .net "ns2", 0 0, L_0x1fedb90;  1 drivers
v0x1ebb640_0 .net "out", 0 0, L_0x1fee6b0;  alias, 1 drivers
v0x1ebb6e0_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ebb7a0_0 .net "sltWire", 0 0, L_0x1fedff0;  1 drivers
v0x1ebb860_0 .net "xorWire", 0 0, L_0x1fedee0;  1 drivers
L_0x1fed940 .part v0x1e62650_0, 0, 1;
L_0x1fedaa0 .part v0x1e62650_0, 1, 1;
L_0x1fedc00 .part v0x1e62650_0, 2, 1;
L_0x1fedf50 .part v0x1e62650_0, 0, 1;
L_0x1fee0f0 .part v0x1e62650_0, 1, 1;
L_0x1fee250 .part v0x1e62650_0, 1, 1;
L_0x1fee340 .part v0x1e62650_0, 0, 1;
L_0x1fee5c0 .part v0x1e62650_0, 2, 1;
S_0x1ebc8f0 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1ebcab0 .param/l "bit" 0 4 127, +C4<011101>;
S_0x1ebcb70 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ebc8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1fed360 .functor XOR 1, L_0x1ff0990, v0x1e62430_0, C4<0>, C4<0>;
L_0x1ebc330 .functor NOR 1, L_0x1ff08f0, L_0x1ff0990, C4<0>, C4<0>;
L_0x1fef4f0 .functor XOR 1, L_0x1ff08f0, L_0x1ff0990, C4<0>, C4<0>;
L_0x1fef5b0 .functor NAND 1, L_0x1ff08f0, L_0x1ff0990, C4<1>, C4<1>;
L_0x1fef6b0 .functor XOR 1, v0x1e62580_0, L_0x1ebc330, C4<0>, C4<0>;
L_0x1fef770 .functor XOR 1, v0x1e62580_0, L_0x1fef5b0, C4<0>, C4<0>;
v0x1ebef80_0 .net "a", 0 0, L_0x1ff08f0;  1 drivers
v0x1ebf070_0 .net "addSubtract", 0 0, L_0x1ebc2c0;  1 drivers
v0x1ebf110_0 .net "b", 0 0, L_0x1ff0990;  1 drivers
v0x1ebf1b0_0 .net "bOut", 0 0, L_0x1fed360;  1 drivers
v0x1ebf280_0 .net "carryin", 0 0, L_0x1fee9a0;  1 drivers
v0x1ebf370_0 .net "carryout", 0 0, L_0x1ebc160;  1 drivers
v0x1ebf440_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1ebf4e0_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1ebf580_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ebf6b0_0 .net "nandOut", 0 0, L_0x1fef770;  1 drivers
v0x1ebf780_0 .net "nandgate", 0 0, L_0x1fef5b0;  1 drivers
v0x1ebf820_0 .net "norOut", 0 0, L_0x1fef6b0;  1 drivers
v0x1ebf8f0_0 .net "norgate", 0 0, L_0x1ebc330;  1 drivers
v0x1ebf990_0 .net "result", 0 0, L_0x1ff06a0;  1 drivers
L_0x7f0fd5054410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ebfa60_0 .net "slt", 0 0, L_0x7f0fd5054410;  1 drivers
v0x1ebfb00_0 .net "xorgate", 0 0, L_0x1fef4f0;  1 drivers
S_0x1ebce70 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ebcb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ebada0 .functor AND 1, L_0x1ff08f0, L_0x1fed360, C4<1>, C4<1>;
L_0x1ebbfa0 .functor XOR 1, L_0x1ff08f0, L_0x1fed360, C4<0>, C4<0>;
L_0x1ebc0a0 .functor AND 1, L_0x1ebbfa0, L_0x1fee9a0, C4<1>, C4<1>;
L_0x1ebc160 .functor OR 1, L_0x1ebc0a0, L_0x1ebada0, C4<0>, C4<0>;
L_0x1ebc2c0 .functor XOR 1, L_0x1ebbfa0, L_0x1fee9a0, C4<0>, C4<0>;
v0x1ebd110_0 .net "G", 0 0, L_0x1ebada0;  1 drivers
v0x1ebd1f0_0 .net "P", 0 0, L_0x1ebbfa0;  1 drivers
v0x1ebd2b0_0 .net "PandCin", 0 0, L_0x1ebc0a0;  1 drivers
v0x1ebd380_0 .net "a", 0 0, L_0x1ff08f0;  alias, 1 drivers
v0x1ebd440_0 .net "b", 0 0, L_0x1fed360;  alias, 1 drivers
v0x1ebd550_0 .net "carryin", 0 0, L_0x1fee9a0;  alias, 1 drivers
v0x1ebd610_0 .net "carryout", 0 0, L_0x1ebc160;  alias, 1 drivers
v0x1ebd6d0_0 .net "sum", 0 0, L_0x1ebc2c0;  alias, 1 drivers
S_0x1ebd830 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ebcb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fef880 .functor NOT 1, L_0x1fef8f0, C4<0>, C4<0>, C4<0>;
L_0x1fef9e0 .functor NOT 1, L_0x1fefa50, C4<0>, C4<0>, C4<0>;
L_0x1fefb40 .functor NOT 1, L_0x1fefbb0, C4<0>, C4<0>, C4<0>;
L_0x1fefca0 .functor AND 1, L_0x1fefb40, L_0x1fef9e0, L_0x1fef880, L_0x1ebc2c0;
L_0x1fefe90 .functor AND 1, L_0x1fefb40, L_0x1fef9e0, L_0x1feff00, L_0x1fef4f0;
L_0x1feffa0 .functor AND 1, L_0x1fefb40, L_0x1ff00a0, L_0x1fef880, L_0x7f0fd5054410;
L_0x1ff0190 .functor AND 1, L_0x1fefb40, L_0x1ff0200, L_0x1ff0330, L_0x1fef770;
L_0x1ff0420 .functor AND 1, L_0x1ff05b0, L_0x1fef9e0, L_0x1fef880, L_0x1fef6b0;
L_0x1ff06a0/0/0 .functor OR 1, L_0x1fefca0, L_0x1fefe90, L_0x1feffa0, L_0x1ff0190;
L_0x1ff06a0/0/4 .functor OR 1, L_0x1ff0420, C4<0>, C4<0>, C4<0>;
L_0x1ff06a0 .functor OR 1, L_0x1ff06a0/0/0, L_0x1ff06a0/0/4, C4<0>, C4<0>;
v0x1ebdb10_0 .net *"_s1", 0 0, L_0x1fef8f0;  1 drivers
v0x1ebdbf0_0 .net *"_s11", 0 0, L_0x1ff0200;  1 drivers
v0x1ebdcd0_0 .net *"_s13", 0 0, L_0x1ff0330;  1 drivers
v0x1ebdd90_0 .net *"_s15", 0 0, L_0x1ff05b0;  1 drivers
v0x1ebde70_0 .net *"_s3", 0 0, L_0x1fefa50;  1 drivers
v0x1ebdfa0_0 .net *"_s5", 0 0, L_0x1fefbb0;  1 drivers
v0x1ebe080_0 .net *"_s7", 0 0, L_0x1feff00;  1 drivers
v0x1ebe160_0 .net *"_s9", 0 0, L_0x1ff00a0;  1 drivers
v0x1ebe240_0 .net "a0", 0 0, L_0x1ebc2c0;  alias, 1 drivers
v0x1ebe370_0 .net "a1", 0 0, L_0x1fef4f0;  alias, 1 drivers
v0x1ebe410_0 .net "a2", 0 0, L_0x7f0fd5054410;  alias, 1 drivers
v0x1ebe4d0_0 .net "a3", 0 0, L_0x1fef770;  alias, 1 drivers
v0x1ebe590_0 .net "a4", 0 0, L_0x1fef6b0;  alias, 1 drivers
v0x1ebe650_0 .net "addWire", 0 0, L_0x1fefca0;  1 drivers
v0x1ebe710_0 .net "nandWire", 0 0, L_0x1ff0190;  1 drivers
v0x1ebe7d0_0 .net "norWire", 0 0, L_0x1ff0420;  1 drivers
v0x1ebe890_0 .net "ns0", 0 0, L_0x1fef880;  1 drivers
v0x1ebea40_0 .net "ns1", 0 0, L_0x1fef9e0;  1 drivers
v0x1ebeae0_0 .net "ns2", 0 0, L_0x1fefb40;  1 drivers
v0x1ebeb80_0 .net "out", 0 0, L_0x1ff06a0;  alias, 1 drivers
v0x1ebec20_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ebece0_0 .net "sltWire", 0 0, L_0x1feffa0;  1 drivers
v0x1ebeda0_0 .net "xorWire", 0 0, L_0x1fefe90;  1 drivers
L_0x1fef8f0 .part v0x1e62650_0, 0, 1;
L_0x1fefa50 .part v0x1e62650_0, 1, 1;
L_0x1fefbb0 .part v0x1e62650_0, 2, 1;
L_0x1feff00 .part v0x1e62650_0, 0, 1;
L_0x1ff00a0 .part v0x1e62650_0, 1, 1;
L_0x1ff0200 .part v0x1e62650_0, 1, 1;
L_0x1ff0330 .part v0x1e62650_0, 0, 1;
L_0x1ff05b0 .part v0x1e62650_0, 2, 1;
S_0x1ebfc50 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x1e5bc10;
 .timescale 0 0;
P_0x1e8c650 .param/l "bit" 0 4 127, +C4<011110>;
S_0x1ec0020 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ebfc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1feead0 .functor XOR 1, L_0x1ff0a30, v0x1e62430_0, C4<0>, C4<0>;
L_0x1ff1030 .functor NOR 1, L_0x1ff24f0, L_0x1ff0a30, C4<0>, C4<0>;
L_0x1ff1130 .functor XOR 1, L_0x1ff24f0, L_0x1ff0a30, C4<0>, C4<0>;
L_0x1ff11f0 .functor NAND 1, L_0x1ff24f0, L_0x1ff0a30, C4<1>, C4<1>;
L_0x1ff12f0 .functor XOR 1, v0x1e62580_0, L_0x1ff1030, C4<0>, C4<0>;
L_0x1ff13b0 .functor XOR 1, v0x1e62580_0, L_0x1ff11f0, C4<0>, C4<0>;
v0x1ec23a0_0 .net "a", 0 0, L_0x1ff24f0;  1 drivers
v0x1ec2490_0 .net "addSubtract", 0 0, L_0x1ff0fc0;  1 drivers
v0x1ec2530_0 .net "b", 0 0, L_0x1ff0a30;  1 drivers
v0x1ec25d0_0 .net "bOut", 0 0, L_0x1feead0;  1 drivers
v0x1ec26a0_0 .net "carryin", 0 0, L_0x1ff0ad0;  1 drivers
v0x1ec2790_0 .net "carryout", 0 0, L_0x1ff0e60;  1 drivers
v0x1ec2860_0 .net "invertB", 0 0, v0x1e62430_0;  alias, 1 drivers
v0x1ec2900_0 .net "invertOut", 0 0, v0x1e62580_0;  alias, 1 drivers
v0x1e8f160_0 .net "muxindex", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1e8f290_0 .net "nandOut", 0 0, L_0x1ff13b0;  1 drivers
v0x1e8f400_0 .net "nandgate", 0 0, L_0x1ff11f0;  1 drivers
v0x1e8f4a0_0 .net "norOut", 0 0, L_0x1ff12f0;  1 drivers
v0x1e8f570_0 .net "norgate", 0 0, L_0x1ff1030;  1 drivers
v0x1e8f610_0 .net "result", 0 0, L_0x1ff22a0;  1 drivers
L_0x7f0fd5054458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e8f6e0_0 .net "slt", 0 0, L_0x7f0fd5054458;  1 drivers
v0x1ec35c0_0 .net "xorgate", 0 0, L_0x1ff1130;  1 drivers
S_0x1ec02d0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ec0020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1feeb40 .functor AND 1, L_0x1ff24f0, L_0x1feead0, C4<1>, C4<1>;
L_0x1ff0cf0 .functor XOR 1, L_0x1ff24f0, L_0x1feead0, C4<0>, C4<0>;
L_0x1ff0df0 .functor AND 1, L_0x1ff0cf0, L_0x1ff0ad0, C4<1>, C4<1>;
L_0x1ff0e60 .functor OR 1, L_0x1ff0df0, L_0x1feeb40, C4<0>, C4<0>;
L_0x1ff0fc0 .functor XOR 1, L_0x1ff0cf0, L_0x1ff0ad0, C4<0>, C4<0>;
v0x1ec0570_0 .net "G", 0 0, L_0x1feeb40;  1 drivers
v0x1ec0650_0 .net "P", 0 0, L_0x1ff0cf0;  1 drivers
v0x1ec0710_0 .net "PandCin", 0 0, L_0x1ff0df0;  1 drivers
v0x1ec07e0_0 .net "a", 0 0, L_0x1ff24f0;  alias, 1 drivers
v0x1ec08a0_0 .net "b", 0 0, L_0x1feead0;  alias, 1 drivers
v0x1ec09b0_0 .net "carryin", 0 0, L_0x1ff0ad0;  alias, 1 drivers
v0x1ec0a70_0 .net "carryout", 0 0, L_0x1ff0e60;  alias, 1 drivers
v0x1ec0b30_0 .net "sum", 0 0, L_0x1ff0fc0;  alias, 1 drivers
S_0x1ec0c90 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ec0020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1ff14c0 .functor NOT 1, L_0x1ff1530, C4<0>, C4<0>, C4<0>;
L_0x1ff1620 .functor NOT 1, L_0x1ff1690, C4<0>, C4<0>, C4<0>;
L_0x1ff1780 .functor NOT 1, L_0x1ff17f0, C4<0>, C4<0>, C4<0>;
L_0x1ff18e0 .functor AND 1, L_0x1ff1780, L_0x1ff1620, L_0x1ff14c0, L_0x1ff0fc0;
L_0x1ff1ad0 .functor AND 1, L_0x1ff1780, L_0x1ff1620, L_0x1ff1b40, L_0x1ff1130;
L_0x1ff1be0 .functor AND 1, L_0x1ff1780, L_0x1ff1ce0, L_0x1ff14c0, L_0x7f0fd5054458;
L_0x1ff1dd0 .functor AND 1, L_0x1ff1780, L_0x1ff1e40, L_0x1ff1f30, L_0x1ff13b0;
L_0x1ff2020 .functor AND 1, L_0x1ff21b0, L_0x1ff1620, L_0x1ff14c0, L_0x1ff12f0;
L_0x1ff22a0/0/0 .functor OR 1, L_0x1ff18e0, L_0x1ff1ad0, L_0x1ff1be0, L_0x1ff1dd0;
L_0x1ff22a0/0/4 .functor OR 1, L_0x1ff2020, C4<0>, C4<0>, C4<0>;
L_0x1ff22a0 .functor OR 1, L_0x1ff22a0/0/0, L_0x1ff22a0/0/4, C4<0>, C4<0>;
v0x1ec0f30_0 .net *"_s1", 0 0, L_0x1ff1530;  1 drivers
v0x1ec1010_0 .net *"_s11", 0 0, L_0x1ff1e40;  1 drivers
v0x1ec10f0_0 .net *"_s13", 0 0, L_0x1ff1f30;  1 drivers
v0x1ec11b0_0 .net *"_s15", 0 0, L_0x1ff21b0;  1 drivers
v0x1ec1290_0 .net *"_s3", 0 0, L_0x1ff1690;  1 drivers
v0x1ec13c0_0 .net *"_s5", 0 0, L_0x1ff17f0;  1 drivers
v0x1ec14a0_0 .net *"_s7", 0 0, L_0x1ff1b40;  1 drivers
v0x1ec1580_0 .net *"_s9", 0 0, L_0x1ff1ce0;  1 drivers
v0x1ec1660_0 .net "a0", 0 0, L_0x1ff0fc0;  alias, 1 drivers
v0x1ec1790_0 .net "a1", 0 0, L_0x1ff1130;  alias, 1 drivers
v0x1ec1830_0 .net "a2", 0 0, L_0x7f0fd5054458;  alias, 1 drivers
v0x1ec18f0_0 .net "a3", 0 0, L_0x1ff13b0;  alias, 1 drivers
v0x1ec19b0_0 .net "a4", 0 0, L_0x1ff12f0;  alias, 1 drivers
v0x1ec1a70_0 .net "addWire", 0 0, L_0x1ff18e0;  1 drivers
v0x1ec1b30_0 .net "nandWire", 0 0, L_0x1ff1dd0;  1 drivers
v0x1ec1bf0_0 .net "norWire", 0 0, L_0x1ff2020;  1 drivers
v0x1ec1cb0_0 .net "ns0", 0 0, L_0x1ff14c0;  1 drivers
v0x1ec1e60_0 .net "ns1", 0 0, L_0x1ff1620;  1 drivers
v0x1ec1f00_0 .net "ns2", 0 0, L_0x1ff1780;  1 drivers
v0x1ec1fa0_0 .net "out", 0 0, L_0x1ff22a0;  alias, 1 drivers
v0x1ec2040_0 .net "select", 2 0, v0x1e62650_0;  alias, 1 drivers
v0x1ec2100_0 .net "sltWire", 0 0, L_0x1ff1be0;  1 drivers
v0x1ec21c0_0 .net "xorWire", 0 0, L_0x1ff1ad0;  1 drivers
L_0x1ff1530 .part v0x1e62650_0, 0, 1;
L_0x1ff1690 .part v0x1e62650_0, 1, 1;
L_0x1ff17f0 .part v0x1e62650_0, 2, 1;
L_0x1ff1b40 .part v0x1e62650_0, 0, 1;
L_0x1ff1ce0 .part v0x1e62650_0, 1, 1;
L_0x1ff1e40 .part v0x1e62650_0, 1, 1;
L_0x1ff1f30 .part v0x1e62650_0, 0, 1;
L_0x1ff21b0 .part v0x1e62650_0, 2, 1;
S_0x1ec68f0 .scope module, "pcBranch" "ALU" 3 147, 4 106 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x20328d0 .functor NOT 1, L_0x20166f0, C4<0>, C4<0>, C4<0>;
L_0x1f4c410 .functor NOT 1, L_0x20167e0, C4<0>, C4<0>, C4<0>;
L_0x20342c0 .functor NOT 1, L_0x2034330, C4<0>, C4<0>, C4<0>;
L_0x20344b0 .functor AND 1, L_0x20342c0, L_0x1f4c410, L_0x20328d0, C4<1>;
L_0x2034d10 .functor AND 1, L_0x20342c0, L_0x2034d80, C4<1>, C4<1>;
L_0x2034e20 .functor OR 1, L_0x20344b0, L_0x2034d10, C4<0>, C4<0>;
L_0x2034ee0 .functor XOR 1, L_0x2032a50, L_0x2034fe0, C4<0>, C4<0>;
L_0x20349e0 .functor AND 1, L_0x2034ee0, L_0x2034e20, C4<1>, C4<1>;
L_0x2034b40 .functor XOR 1, L_0x20349e0, L_0x2032b60, C4<0>, C4<0>;
L_0x2034c40/0/0 .functor OR 1, L_0x20354d0, L_0x2035600, L_0x2035080, L_0x2035170;
L_0x2034c40/0/4 .functor OR 1, L_0x2035260, L_0x2035b10, L_0x20356a0, L_0x2035790;
L_0x2034c40/0/8 .functor OR 1, L_0x2035880, L_0x2035f30, L_0x2035bb0, L_0x2035ca0;
L_0x2034c40/0/12 .functor OR 1, L_0x2035d90, L_0x2035e80, L_0x20359c0, L_0x2035fd0;
L_0x2034c40/0/16 .functor OR 1, L_0x20360c0, L_0x20361b0, L_0x20362a0, L_0x2036950;
L_0x2034c40/0/20 .functor OR 1, L_0x2036580, L_0x2036670, L_0x2036760, L_0x2036850;
L_0x2034c40/0/24 .functor OR 1, L_0x2036e40, L_0x2036f30, L_0x2036a40, L_0x2036b30;
L_0x2034c40/0/28 .functor OR 1, L_0x2036c20, L_0x2036d10, L_0x2036340, L_0x2036430;
L_0x2034c40/1/0 .functor OR 1, L_0x2034c40/0/0, L_0x2034c40/0/4, L_0x2034c40/0/8, L_0x2034c40/0/12;
L_0x2034c40/1/4 .functor OR 1, L_0x2034c40/0/16, L_0x2034c40/0/20, L_0x2034c40/0/24, L_0x2034c40/0/28;
L_0x2034c40 .functor NOR 1, L_0x2034c40/1/0, L_0x2034c40/1/4, C4<0>, C4<0>;
v0x1f4e370_0 .net "Cout", 30 0, L_0x2032410;  1 drivers
v0x1f4e470_0 .net *"_s231", 0 0, L_0x20166f0;  1 drivers
v0x1f4e550_0 .net *"_s233", 0 0, L_0x20167e0;  1 drivers
v0x1f4e640_0 .net *"_s235", 0 0, L_0x2034330;  1 drivers
v0x1f4e720_0 .net *"_s237", 0 0, L_0x2034d80;  1 drivers
v0x1f4e800_0 .net *"_s239", 0 0, L_0x2034fe0;  1 drivers
v0x1f4e8e0_0 .net *"_s241", 0 0, L_0x20354d0;  1 drivers
v0x1f4e9c0_0 .net *"_s243", 0 0, L_0x2035600;  1 drivers
v0x1f4eaa0_0 .net *"_s245", 0 0, L_0x2035080;  1 drivers
v0x1f4ec10_0 .net *"_s247", 0 0, L_0x2035170;  1 drivers
v0x1f4ecf0_0 .net *"_s249", 0 0, L_0x2035260;  1 drivers
v0x1f4edd0_0 .net *"_s251", 0 0, L_0x2035b10;  1 drivers
v0x1f4eeb0_0 .net *"_s253", 0 0, L_0x20356a0;  1 drivers
v0x1f4ef90_0 .net *"_s255", 0 0, L_0x2035790;  1 drivers
v0x1f4f070_0 .net *"_s257", 0 0, L_0x2035880;  1 drivers
v0x1f4f150_0 .net *"_s259", 0 0, L_0x2035f30;  1 drivers
v0x1f4f230_0 .net *"_s261", 0 0, L_0x2035bb0;  1 drivers
v0x1f4f3e0_0 .net *"_s263", 0 0, L_0x2035ca0;  1 drivers
v0x1f4f480_0 .net *"_s265", 0 0, L_0x2035d90;  1 drivers
v0x1f4f560_0 .net *"_s267", 0 0, L_0x2035e80;  1 drivers
v0x1f4f640_0 .net *"_s269", 0 0, L_0x20359c0;  1 drivers
v0x1f4f720_0 .net *"_s271", 0 0, L_0x2035fd0;  1 drivers
v0x1f4f800_0 .net *"_s273", 0 0, L_0x20360c0;  1 drivers
v0x1f4f8e0_0 .net *"_s275", 0 0, L_0x20361b0;  1 drivers
v0x1f4f9c0_0 .net *"_s277", 0 0, L_0x20362a0;  1 drivers
v0x1f4faa0_0 .net *"_s279", 0 0, L_0x2036950;  1 drivers
v0x1f4fb80_0 .net *"_s281", 0 0, L_0x2036580;  1 drivers
v0x1f4fc60_0 .net *"_s283", 0 0, L_0x2036670;  1 drivers
v0x1f4fd40_0 .net *"_s285", 0 0, L_0x2036760;  1 drivers
v0x1f4fe20_0 .net *"_s287", 0 0, L_0x2036850;  1 drivers
v0x1f4ff00_0 .net *"_s289", 0 0, L_0x2036e40;  1 drivers
v0x1f4ffe0_0 .net *"_s291", 0 0, L_0x2036f30;  1 drivers
v0x1f500c0_0 .net *"_s293", 0 0, L_0x2036a40;  1 drivers
v0x1f4f310_0 .net *"_s295", 0 0, L_0x2036b30;  1 drivers
v0x1f50390_0 .net *"_s297", 0 0, L_0x2036c20;  1 drivers
v0x1f50470_0 .net *"_s299", 0 0, L_0x2036d10;  1 drivers
v0x1f50550_0 .net *"_s301", 0 0, L_0x2036340;  1 drivers
v0x1f50630_0 .net *"_s303", 0 0, L_0x2036430;  1 drivers
v0x1f50710_0 .net "addMode", 0 0, L_0x20344b0;  1 drivers
v0x1f507d0_0 .net "carryout", 0 0, L_0x2032a50;  1 drivers
L_0x7f0fd5054e30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1f50870_0 .net "command", 2 0, L_0x7f0fd5054e30;  1 drivers
v0x1f50930_0 .net "invertB", 0 0, v0x1ecd150_0;  1 drivers
v0x1f509d0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  1 drivers
v0x1f50a70_0 .net "muxindex", 2 0, v0x1ecd370_0;  1 drivers
v0x1f50b10_0 .net "ncmd0", 0 0, L_0x20328d0;  1 drivers
v0x1f50bd0_0 .net "ncmd1", 0 0, L_0x1f4c410;  1 drivers
v0x1f50c90_0 .net "ncmd2", 0 0, L_0x20342c0;  1 drivers
v0x1f50d50_0 .net "opOvf", 0 0, L_0x2034e20;  1 drivers
v0x1f50e10_0 .net "operandA", 31 0, L_0x1f79cf0;  alias, 1 drivers
v0x1f50ef0_0 .net "operandB", 31 0, L_0x1ff5df0;  alias, 1 drivers
v0x1f51000_0 .net "overflow", 0 0, L_0x20349e0;  1 drivers
v0x1f510c0_0 .net "ovf_internal", 0 0, L_0x2034ee0;  1 drivers
v0x1f51180_0 .net "result", 31 0, L_0x2034110;  alias, 1 drivers
v0x1f51240_0 .net "set_in", 0 0, L_0x2034b40;  1 drivers
v0x1f51330_0 .net "set_out", 0 0, L_0x2032b60;  1 drivers
v0x1f513d0_0 .net "subSltMode", 0 0, L_0x2034d10;  1 drivers
v0x1f51470_0 .net "zero", 0 0, L_0x2034c40;  1 drivers
L_0x1ffb130 .part L_0x1f79cf0, 1, 1;
L_0x1ffb260 .part L_0x1ff5df0, 1, 1;
L_0x1ffb300 .part L_0x2032410, 0, 1;
L_0x1ffcdb0 .part L_0x1f79cf0, 2, 1;
L_0x1ffce50 .part L_0x1ff5df0, 2, 1;
L_0x1ffcef0 .part L_0x2032410, 1, 1;
L_0x1ffea70 .part L_0x1f79cf0, 3, 1;
L_0x1ffeb10 .part L_0x1ff5df0, 3, 1;
L_0x1ffec00 .part L_0x2032410, 2, 1;
L_0x20006f0 .part L_0x1f79cf0, 4, 1;
L_0x2000790 .part L_0x1ff5df0, 4, 1;
L_0x2000830 .part L_0x2032410, 3, 1;
L_0x20023c0 .part L_0x1f79cf0, 5, 1;
L_0x2002570 .part L_0x1ff5df0, 5, 1;
L_0x2002610 .part L_0x2032410, 4, 1;
L_0x2004090 .part L_0x1f79cf0, 6, 1;
L_0x2004130 .part L_0x1ff5df0, 6, 1;
L_0x20041d0 .part L_0x2032410, 5, 1;
L_0x2005d30 .part L_0x1f79cf0, 7, 1;
L_0x2005dd0 .part L_0x1ff5df0, 7, 1;
L_0x2004300 .part L_0x2032410, 6, 1;
L_0x1f4de40 .part L_0x1f79cf0, 8, 1;
L_0x2005e70 .part L_0x1ff5df0, 8, 1;
L_0x1f4dfa0 .part L_0x2032410, 7, 1;
L_0x2009aa0 .part L_0x1f79cf0, 9, 1;
L_0x2009b40 .part L_0x1ff5df0, 9, 1;
L_0x2009be0 .part L_0x2032410, 8, 1;
L_0x200b710 .part L_0x1f79cf0, 10, 1;
L_0x200b7b0 .part L_0x1ff5df0, 10, 1;
L_0x200b850 .part L_0x2032410, 9, 1;
L_0x200d3a0 .part L_0x1f79cf0, 11, 1;
L_0x200d440 .part L_0x1ff5df0, 11, 1;
L_0x200b980 .part L_0x2032410, 10, 1;
L_0x200f040 .part L_0x1f79cf0, 12, 1;
L_0x200d4e0 .part L_0x1ff5df0, 12, 1;
L_0x200f200 .part L_0x2032410, 11, 1;
L_0x2010ce0 .part L_0x1f79cf0, 13, 1;
L_0x2002460 .part L_0x1ff5df0, 13, 1;
L_0x200f330 .part L_0x2032410, 12, 1;
L_0x2012a70 .part L_0x1f79cf0, 14, 1;
L_0x2010f90 .part L_0x1ff5df0, 14, 1;
L_0x2011030 .part L_0x2032410, 13, 1;
L_0x2014720 .part L_0x1f79cf0, 15, 1;
L_0x20147c0 .part L_0x1ff5df0, 15, 1;
L_0x2012cf0 .part L_0x2032410, 14, 1;
L_0x2016440 .part L_0x1f79cf0, 16, 1;
L_0x2014860 .part L_0x1ff5df0, 16, 1;
L_0x2014900 .part L_0x2032410, 15, 1;
L_0x2018220 .part L_0x1f79cf0, 17, 1;
L_0x20182c0 .part L_0x1ff5df0, 17, 1;
L_0x2016900 .part L_0x2032410, 16, 1;
L_0x2019f00 .part L_0x1f79cf0, 18, 1;
L_0x2018360 .part L_0x1ff5df0, 18, 1;
L_0x2018400 .part L_0x2032410, 17, 1;
L_0x201bbb0 .part L_0x1f79cf0, 19, 1;
L_0x201bc50 .part L_0x1ff5df0, 19, 1;
L_0x201a1e0 .part L_0x2032410, 18, 1;
L_0x201d8a0 .part L_0x1f79cf0, 20, 1;
L_0x201bcf0 .part L_0x1ff5df0, 20, 1;
L_0x201bd90 .part L_0x2032410, 19, 1;
L_0x201f530 .part L_0x1f79cf0, 21, 1;
L_0x201f5d0 .part L_0x1ff5df0, 21, 1;
L_0x201d940 .part L_0x2032410, 20, 1;
L_0x20211b0 .part L_0x1f79cf0, 22, 1;
L_0x201f670 .part L_0x1ff5df0, 22, 1;
L_0x201f710 .part L_0x2032410, 21, 1;
L_0x2022e70 .part L_0x1f79cf0, 23, 1;
L_0x2022f10 .part L_0x1ff5df0, 23, 1;
L_0x2021250 .part L_0x2032410, 22, 1;
L_0x2007540 .part L_0x1f79cf0, 24, 1;
L_0x2022fb0 .part L_0x1ff5df0, 24, 1;
L_0x2023050 .part L_0x2032410, 23, 1;
L_0x20272d0 .part L_0x1f79cf0, 25, 1;
L_0x2027370 .part L_0x1ff5df0, 25, 1;
L_0x20075e0 .part L_0x2032410, 24, 1;
L_0x2028ea0 .part L_0x1f79cf0, 26, 1;
L_0x2027410 .part L_0x1ff5df0, 26, 1;
L_0x20274b0 .part L_0x2032410, 25, 1;
L_0x202ab50 .part L_0x1f79cf0, 27, 1;
L_0x202abf0 .part L_0x1ff5df0, 27, 1;
L_0x1ff93e0 .part L_0x2032410, 26, 1;
L_0x202ca70 .part L_0x1f79cf0, 28, 1;
L_0x1ff9150 .part L_0x1ff5df0, 28, 1;
L_0x1ff91f0 .part L_0x2032410, 27, 1;
L_0x202ea60 .part L_0x1f79cf0, 29, 1;
L_0x2010d80 .part L_0x1ff5df0, 29, 1;
L_0x2010e20 .part L_0x2032410, 28, 1;
L_0x2030810 .part L_0x1f79cf0, 30, 1;
L_0x202ef10 .part L_0x1ff5df0, 30, 1;
L_0x202efb0 .part L_0x2032410, 29, 1;
LS_0x2032410_0_0 .concat8 [ 1 1 1 1], L_0x2030d50, L_0x1ff9aa0, L_0x1ffb720, L_0x1ffd360;
LS_0x2032410_0_4 .concat8 [ 1 1 1 1], L_0x1fff020, L_0x2000cb0, L_0x20029c0, L_0x2004620;
LS_0x2032410_0_8 .concat8 [ 1 1 1 1], L_0x20062a0, L_0x20083d0, L_0x200a000, L_0x200bc90;
LS_0x2032410_0_12 .concat8 [ 1 1 1 1], L_0x200d920, L_0x200f5d0, L_0x20113a0, L_0x2013010;
LS_0x2032410_0_16 .concat8 [ 1 1 1 1], L_0x2014cc0, L_0x2016b50, L_0x20187a0, L_0x201a4a0;
LS_0x2032410_0_20 .concat8 [ 1 1 1 1], L_0x201c190, L_0x201de20, L_0x201faa0, L_0x2021760;
LS_0x2032410_0_24 .concat8 [ 1 1 1 1], L_0x20233f0, L_0x20230f0, L_0x20278a0, L_0x2029440;
LS_0x2032410_0_28 .concat8 [ 1 1 1 0], L_0x2029100, L_0x1f46e70, L_0x202f1d0;
LS_0x2032410_1_0 .concat8 [ 4 4 4 4], LS_0x2032410_0_0, LS_0x2032410_0_4, LS_0x2032410_0_8, LS_0x2032410_0_12;
LS_0x2032410_1_4 .concat8 [ 4 4 4 3], LS_0x2032410_0_16, LS_0x2032410_0_20, LS_0x2032410_0_24, LS_0x2032410_0_28;
L_0x2032410 .concat8 [ 16 15 0 0], LS_0x2032410_1_0, LS_0x2032410_1_4;
L_0x20325c0 .part L_0x1f79cf0, 0, 1;
L_0x20308b0 .part L_0x1ff5df0, 0, 1;
LS_0x2034110_0_0 .concat8 [ 1 1 1 1], L_0x20321c0, L_0x1ffaee0, L_0x1ffcb60, L_0x1ffe820;
LS_0x2034110_0_4 .concat8 [ 1 1 1 1], L_0x20004a0, L_0x2002170, L_0x2003e40, L_0x2005ae0;
LS_0x2034110_0_8 .concat8 [ 1 1 1 1], L_0x1f4dbf0, L_0x2009850, L_0x200b4c0, L_0x200d150;
LS_0x2034110_0_12 .concat8 [ 1 1 1 1], L_0x200edf0, L_0x2010a90, L_0x2012820, L_0x20144d0;
LS_0x2034110_0_16 .concat8 [ 1 1 1 1], L_0x20161f0, L_0x2017fd0, L_0x2019cb0, L_0x201b960;
LS_0x2034110_0_20 .concat8 [ 1 1 1 1], L_0x201d650, L_0x201f2e0, L_0x2020f60, L_0x2022c20;
LS_0x2034110_0_24 .concat8 [ 1 1 1 1], L_0x20072f0, L_0x2027080, L_0x2028c50, L_0x202a900;
LS_0x2034110_0_28 .concat8 [ 1 1 1 1], L_0x202c820, L_0x202e810, L_0x20305c0, L_0x2033ec0;
LS_0x2034110_1_0 .concat8 [ 4 4 4 4], LS_0x2034110_0_0, LS_0x2034110_0_4, LS_0x2034110_0_8, LS_0x2034110_0_12;
LS_0x2034110_1_4 .concat8 [ 4 4 4 4], LS_0x2034110_0_16, LS_0x2034110_0_20, LS_0x2034110_0_24, LS_0x2034110_0_28;
L_0x2034110 .concat8 [ 16 16 0 0], LS_0x2034110_1_0, LS_0x2034110_1_4;
L_0x2032660 .part L_0x1f79cf0, 31, 1;
L_0x2032700 .part L_0x1ff5df0, 31, 1;
L_0x20327a0 .part L_0x2032410, 30, 1;
L_0x20166f0 .part L_0x7f0fd5054e30, 0, 1;
L_0x20167e0 .part L_0x7f0fd5054e30, 1, 1;
L_0x2034330 .part L_0x7f0fd5054e30, 2, 1;
L_0x2034d80 .part L_0x7f0fd5054e30, 0, 1;
L_0x2034fe0 .part L_0x2032410, 30, 1;
L_0x20354d0 .part L_0x2034110, 0, 1;
L_0x2035600 .part L_0x2034110, 1, 1;
L_0x2035080 .part L_0x2034110, 2, 1;
L_0x2035170 .part L_0x2034110, 3, 1;
L_0x2035260 .part L_0x2034110, 4, 1;
L_0x2035b10 .part L_0x2034110, 5, 1;
L_0x20356a0 .part L_0x2034110, 6, 1;
L_0x2035790 .part L_0x2034110, 7, 1;
L_0x2035880 .part L_0x2034110, 8, 1;
L_0x2035f30 .part L_0x2034110, 9, 1;
L_0x2035bb0 .part L_0x2034110, 10, 1;
L_0x2035ca0 .part L_0x2034110, 11, 1;
L_0x2035d90 .part L_0x2034110, 12, 1;
L_0x2035e80 .part L_0x2034110, 13, 1;
L_0x20359c0 .part L_0x2034110, 14, 1;
L_0x2035fd0 .part L_0x2034110, 15, 1;
L_0x20360c0 .part L_0x2034110, 16, 1;
L_0x20361b0 .part L_0x2034110, 17, 1;
L_0x20362a0 .part L_0x2034110, 18, 1;
L_0x2036950 .part L_0x2034110, 19, 1;
L_0x2036580 .part L_0x2034110, 20, 1;
L_0x2036670 .part L_0x2034110, 21, 1;
L_0x2036760 .part L_0x2034110, 22, 1;
L_0x2036850 .part L_0x2034110, 23, 1;
L_0x2036e40 .part L_0x2034110, 24, 1;
L_0x2036f30 .part L_0x2034110, 25, 1;
L_0x2036a40 .part L_0x2034110, 26, 1;
L_0x2036b30 .part L_0x2034110, 27, 1;
L_0x2036c20 .part L_0x2034110, 28, 1;
L_0x2036d10 .part L_0x2034110, 29, 1;
L_0x2036340 .part L_0x2034110, 30, 1;
L_0x2036430 .part L_0x2034110, 31, 1;
S_0x1ec6b70 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x1ec68f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x202f0e0 .functor XOR 1, L_0x20308b0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2030f20 .functor NOR 1, L_0x20325c0, L_0x20308b0, C4<0>, C4<0>;
L_0x2031020 .functor XOR 1, L_0x20325c0, L_0x20308b0, C4<0>, C4<0>;
L_0x20310e0 .functor NAND 1, L_0x20325c0, L_0x20308b0, C4<1>, C4<1>;
L_0x20311e0 .functor XOR 1, v0x1ecd2a0_0, L_0x2030f20, C4<0>, C4<0>;
L_0x20312a0 .functor XOR 1, v0x1ecd2a0_0, L_0x20310e0, C4<0>, C4<0>;
v0x1ec8f90_0 .net "a", 0 0, L_0x20325c0;  1 drivers
v0x1ec9080_0 .net "addSubtract", 0 0, L_0x2030eb0;  1 drivers
v0x1ec9120_0 .net "b", 0 0, L_0x20308b0;  1 drivers
v0x1ec91c0_0 .net "bOut", 0 0, L_0x202f0e0;  1 drivers
v0x1ec9290_0 .net "carryin", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ec9380_0 .net "carryout", 0 0, L_0x2030d50;  1 drivers
v0x1ec9450_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ec9540_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ec95e0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ec9710_0 .net "nandOut", 0 0, L_0x20312a0;  1 drivers
v0x1ec97e0_0 .net "nandgate", 0 0, L_0x20310e0;  1 drivers
v0x1ec9880_0 .net "norOut", 0 0, L_0x20311e0;  1 drivers
v0x1ec9950_0 .net "norgate", 0 0, L_0x2030f20;  1 drivers
v0x1ec99f0_0 .net "result", 0 0, L_0x20321c0;  1 drivers
v0x1ec9ac0_0 .net "slt", 0 0, L_0x2034b40;  alias, 1 drivers
v0x1ec9b60_0 .net "xorgate", 0 0, L_0x2031020;  1 drivers
S_0x1ec6e90 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ec6b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x202f150 .functor AND 1, L_0x20325c0, L_0x202f0e0, C4<1>, C4<1>;
L_0x2030be0 .functor XOR 1, L_0x20325c0, L_0x202f0e0, C4<0>, C4<0>;
L_0x2030ce0 .functor AND 1, L_0x2030be0, v0x1ecd150_0, C4<1>, C4<1>;
L_0x2030d50 .functor OR 1, L_0x2030ce0, L_0x202f150, C4<0>, C4<0>;
L_0x2030eb0 .functor XOR 1, L_0x2030be0, v0x1ecd150_0, C4<0>, C4<0>;
v0x1ec7100_0 .net "G", 0 0, L_0x202f150;  1 drivers
v0x1ec71e0_0 .net "P", 0 0, L_0x2030be0;  1 drivers
v0x1ec72a0_0 .net "PandCin", 0 0, L_0x2030ce0;  1 drivers
v0x1ec7370_0 .net "a", 0 0, L_0x20325c0;  alias, 1 drivers
v0x1ec7430_0 .net "b", 0 0, L_0x202f0e0;  alias, 1 drivers
v0x1ec7540_0 .net "carryin", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ec7600_0 .net "carryout", 0 0, L_0x2030d50;  alias, 1 drivers
v0x1ec76c0_0 .net "sum", 0 0, L_0x2030eb0;  alias, 1 drivers
S_0x1ec7820 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ec6b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x20313b0 .functor NOT 1, L_0x2031420, C4<0>, C4<0>, C4<0>;
L_0x2031510 .functor NOT 1, L_0x2031580, C4<0>, C4<0>, C4<0>;
L_0x2031670 .functor NOT 1, L_0x20316e0, C4<0>, C4<0>, C4<0>;
L_0x20317d0 .functor AND 1, L_0x2031670, L_0x2031510, L_0x20313b0, L_0x2030eb0;
L_0x20319c0 .functor AND 1, L_0x2031670, L_0x2031510, L_0x2031a30, L_0x2031020;
L_0x2031ad0 .functor AND 1, L_0x2031670, L_0x2031c10, L_0x20313b0, L_0x2034b40;
L_0x2031cb0 .functor AND 1, L_0x2031670, L_0x2031d20, L_0x2031e50, L_0x20312a0;
L_0x2031f40 .functor AND 1, L_0x20320d0, L_0x2031510, L_0x20313b0, L_0x20311e0;
L_0x20321c0/0/0 .functor OR 1, L_0x20317d0, L_0x20319c0, L_0x2031ad0, L_0x2031cb0;
L_0x20321c0/0/4 .functor OR 1, L_0x2031f40, C4<0>, C4<0>, C4<0>;
L_0x20321c0 .functor OR 1, L_0x20321c0/0/0, L_0x20321c0/0/4, C4<0>, C4<0>;
v0x1ec7b00_0 .net *"_s1", 0 0, L_0x2031420;  1 drivers
v0x1ec7be0_0 .net *"_s11", 0 0, L_0x2031d20;  1 drivers
v0x1ec7cc0_0 .net *"_s13", 0 0, L_0x2031e50;  1 drivers
v0x1ec7d80_0 .net *"_s15", 0 0, L_0x20320d0;  1 drivers
v0x1ec7e60_0 .net *"_s3", 0 0, L_0x2031580;  1 drivers
v0x1ec7f90_0 .net *"_s5", 0 0, L_0x20316e0;  1 drivers
v0x1ec8070_0 .net *"_s7", 0 0, L_0x2031a30;  1 drivers
v0x1ec8150_0 .net *"_s9", 0 0, L_0x2031c10;  1 drivers
v0x1ec8230_0 .net "a0", 0 0, L_0x2030eb0;  alias, 1 drivers
v0x1ec8360_0 .net "a1", 0 0, L_0x2031020;  alias, 1 drivers
v0x1ec8400_0 .net "a2", 0 0, L_0x2034b40;  alias, 1 drivers
v0x1ec84c0_0 .net "a3", 0 0, L_0x20312a0;  alias, 1 drivers
v0x1ec8580_0 .net "a4", 0 0, L_0x20311e0;  alias, 1 drivers
v0x1ec8640_0 .net "addWire", 0 0, L_0x20317d0;  1 drivers
v0x1ec8700_0 .net "nandWire", 0 0, L_0x2031cb0;  1 drivers
v0x1ec87c0_0 .net "norWire", 0 0, L_0x2031f40;  1 drivers
v0x1ec8880_0 .net "ns0", 0 0, L_0x20313b0;  1 drivers
v0x1ec8a30_0 .net "ns1", 0 0, L_0x2031510;  1 drivers
v0x1ec8ad0_0 .net "ns2", 0 0, L_0x2031670;  1 drivers
v0x1ec8b70_0 .net "out", 0 0, L_0x20321c0;  alias, 1 drivers
v0x1ec8c10_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ec8cf0_0 .net "sltWire", 0 0, L_0x2031ad0;  1 drivers
v0x1ec8db0_0 .net "xorWire", 0 0, L_0x20319c0;  1 drivers
L_0x2031420 .part v0x1ecd370_0, 0, 1;
L_0x2031580 .part v0x1ecd370_0, 1, 1;
L_0x20316e0 .part v0x1ecd370_0, 2, 1;
L_0x2031a30 .part v0x1ecd370_0, 0, 1;
L_0x2031c10 .part v0x1ecd370_0, 1, 1;
L_0x2031d20 .part v0x1ecd370_0, 1, 1;
L_0x2031e50 .part v0x1ecd370_0, 0, 1;
L_0x20320d0 .part v0x1ecd370_0, 2, 1;
S_0x1ec9cb0 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x1ec68f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x2030950 .functor XOR 1, L_0x2032700, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2032c60 .functor NOR 1, L_0x2032660, L_0x2032700, C4<0>, C4<0>;
L_0x2032d60 .functor XOR 1, L_0x2032660, L_0x2032700, C4<0>, C4<0>;
L_0x2032dd0 .functor NAND 1, L_0x2032660, L_0x2032700, C4<1>, C4<1>;
L_0x2032ed0 .functor XOR 1, v0x1ecd2a0_0, L_0x2032c60, C4<0>, C4<0>;
L_0x2032f90 .functor XOR 1, v0x1ecd2a0_0, L_0x2032dd0, C4<0>, C4<0>;
v0x1ecc060_0 .net "a", 0 0, L_0x2032660;  1 drivers
v0x1ecc120_0 .net "b", 0 0, L_0x2032700;  1 drivers
v0x1ecc1c0_0 .net "bOut", 0 0, L_0x2030950;  1 drivers
v0x1ecc2c0_0 .net "carryin", 0 0, L_0x20327a0;  1 drivers
v0x1ecc390_0 .net "carryout", 0 0, L_0x2032a50;  alias, 1 drivers
v0x1ecc480_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ecc520_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ecc5f0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ecc690_0 .net "nandOut", 0 0, L_0x2032f90;  1 drivers
v0x1ecc7f0_0 .net "nandgate", 0 0, L_0x2032dd0;  1 drivers
v0x1ecc890_0 .net "norOut", 0 0, L_0x2032ed0;  1 drivers
v0x1ecc960_0 .net "norgate", 0 0, L_0x2032c60;  1 drivers
v0x1ecca00_0 .net "result", 0 0, L_0x2033ec0;  1 drivers
v0x1eccad0_0 .net "set", 0 0, L_0x2032b60;  alias, 1 drivers
L_0x7f0fd5054de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eccb70_0 .net "slt", 0 0, L_0x7f0fd5054de8;  1 drivers
v0x1eccc10_0 .net "xorgate", 0 0, L_0x2032d60;  1 drivers
S_0x1ec9fb0 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x1ec9cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2030a10 .functor AND 1, L_0x2032660, L_0x2030950, C4<1>, C4<1>;
L_0x2030ad0 .functor XOR 1, L_0x2032660, L_0x2030950, C4<0>, C4<0>;
L_0x20329e0 .functor AND 1, L_0x2030ad0, L_0x20327a0, C4<1>, C4<1>;
L_0x2032a50 .functor OR 1, L_0x20329e0, L_0x2030a10, C4<0>, C4<0>;
L_0x2032b60 .functor XOR 1, L_0x2030ad0, L_0x20327a0, C4<0>, C4<0>;
v0x1eca230_0 .net "G", 0 0, L_0x2030a10;  1 drivers
v0x1eca310_0 .net "P", 0 0, L_0x2030ad0;  1 drivers
v0x1eca3d0_0 .net "PandCin", 0 0, L_0x20329e0;  1 drivers
v0x1eca4a0_0 .net "a", 0 0, L_0x2032660;  alias, 1 drivers
v0x1eca560_0 .net "b", 0 0, L_0x2030950;  alias, 1 drivers
v0x1eca670_0 .net "carryin", 0 0, L_0x20327a0;  alias, 1 drivers
v0x1eca730_0 .net "carryout", 0 0, L_0x2032a50;  alias, 1 drivers
v0x1eca7f0_0 .net "sum", 0 0, L_0x2032b60;  alias, 1 drivers
S_0x1eca950 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x1ec9cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x20330a0 .functor NOT 1, L_0x2033110, C4<0>, C4<0>, C4<0>;
L_0x2033200 .functor NOT 1, L_0x2033270, C4<0>, C4<0>, C4<0>;
L_0x2033360 .functor NOT 1, L_0x20333d0, C4<0>, C4<0>, C4<0>;
L_0x20334c0 .functor AND 1, L_0x2033360, L_0x2033200, L_0x20330a0, L_0x2032b60;
L_0x2033620 .functor AND 1, L_0x2033360, L_0x2033200, L_0x2033690, L_0x2032d60;
L_0x2033780 .functor AND 1, L_0x2033360, L_0x20338c0, L_0x20330a0, L_0x7f0fd5054de8;
L_0x20339b0 .functor AND 1, L_0x2033360, L_0x2033a20, L_0x2033b50, L_0x2032f90;
L_0x2033c40 .functor AND 1, L_0x2033dd0, L_0x2033200, L_0x20330a0, L_0x2032ed0;
L_0x2033ec0/0/0 .functor OR 1, L_0x20334c0, L_0x2033620, L_0x2033780, L_0x20339b0;
L_0x2033ec0/0/4 .functor OR 1, L_0x2033c40, C4<0>, C4<0>, C4<0>;
L_0x2033ec0 .functor OR 1, L_0x2033ec0/0/0, L_0x2033ec0/0/4, C4<0>, C4<0>;
v0x1ecabf0_0 .net *"_s1", 0 0, L_0x2033110;  1 drivers
v0x1ecacd0_0 .net *"_s11", 0 0, L_0x2033a20;  1 drivers
v0x1ecadb0_0 .net *"_s13", 0 0, L_0x2033b50;  1 drivers
v0x1ecae70_0 .net *"_s15", 0 0, L_0x2033dd0;  1 drivers
v0x1ecaf50_0 .net *"_s3", 0 0, L_0x2033270;  1 drivers
v0x1ecb080_0 .net *"_s5", 0 0, L_0x20333d0;  1 drivers
v0x1ecb160_0 .net *"_s7", 0 0, L_0x2033690;  1 drivers
v0x1ecb240_0 .net *"_s9", 0 0, L_0x20338c0;  1 drivers
v0x1ecb320_0 .net "a0", 0 0, L_0x2032b60;  alias, 1 drivers
v0x1ecb450_0 .net "a1", 0 0, L_0x2032d60;  alias, 1 drivers
v0x1ecb4f0_0 .net "a2", 0 0, L_0x7f0fd5054de8;  alias, 1 drivers
v0x1ecb5b0_0 .net "a3", 0 0, L_0x2032f90;  alias, 1 drivers
v0x1ecb670_0 .net "a4", 0 0, L_0x2032ed0;  alias, 1 drivers
v0x1ecb730_0 .net "addWire", 0 0, L_0x20334c0;  1 drivers
v0x1ecb7f0_0 .net "nandWire", 0 0, L_0x20339b0;  1 drivers
v0x1ecb8b0_0 .net "norWire", 0 0, L_0x2033c40;  1 drivers
v0x1ecb970_0 .net "ns0", 0 0, L_0x20330a0;  1 drivers
v0x1ecbb20_0 .net "ns1", 0 0, L_0x2033200;  1 drivers
v0x1ecbbc0_0 .net "ns2", 0 0, L_0x2033360;  1 drivers
v0x1ecbc60_0 .net "out", 0 0, L_0x2033ec0;  alias, 1 drivers
v0x1ecbd00_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ecbdc0_0 .net "sltWire", 0 0, L_0x2033780;  1 drivers
v0x1ecbe80_0 .net "xorWire", 0 0, L_0x2033620;  1 drivers
L_0x2033110 .part v0x1ecd370_0, 0, 1;
L_0x2033270 .part v0x1ecd370_0, 1, 1;
L_0x20333d0 .part v0x1ecd370_0, 2, 1;
L_0x2033690 .part v0x1ecd370_0, 0, 1;
L_0x20338c0 .part v0x1ecd370_0, 1, 1;
L_0x2033a20 .part v0x1ecd370_0, 1, 1;
L_0x2033b50 .part v0x1ecd370_0, 0, 1;
L_0x2033dd0 .part v0x1ecd370_0, 2, 1;
S_0x1eccd90 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x1ec68f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x1ecd050_0 .net "ALUcommand", 2 0, L_0x7f0fd5054e30;  alias, 1 drivers
v0x1ecd150_0 .var "invertB", 0 0;
v0x1ecd2a0_0 .var "invertOut", 0 0;
v0x1ecd370_0 .var "muxindex", 2 0;
E_0x1ec7a10 .event edge, v0x1ecd050_0;
S_0x1ecd500 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1ecd6c0 .param/l "bit" 0 4 127, +C4<01>;
S_0x1ecd780 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ecd500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ff8f20 .functor XOR 1, L_0x1ffb260, v0x1ecd150_0, C4<0>, C4<0>;
L_0x1ff9c70 .functor NOR 1, L_0x1ffb130, L_0x1ffb260, C4<0>, C4<0>;
L_0x1ff9d70 .functor XOR 1, L_0x1ffb130, L_0x1ffb260, C4<0>, C4<0>;
L_0x1ff9e30 .functor NAND 1, L_0x1ffb130, L_0x1ffb260, C4<1>, C4<1>;
L_0x1ff9f30 .functor XOR 1, v0x1ecd2a0_0, L_0x1ff9c70, C4<0>, C4<0>;
L_0x1ff9ff0 .functor XOR 1, v0x1ecd2a0_0, L_0x1ff9e30, C4<0>, C4<0>;
v0x1ecfb60_0 .net "a", 0 0, L_0x1ffb130;  1 drivers
v0x1ecfc50_0 .net "addSubtract", 0 0, L_0x1ff9c00;  1 drivers
v0x1ecfcf0_0 .net "b", 0 0, L_0x1ffb260;  1 drivers
v0x1ecfd90_0 .net "bOut", 0 0, L_0x1ff8f20;  1 drivers
v0x1ecfe60_0 .net "carryin", 0 0, L_0x1ffb300;  1 drivers
v0x1ecff50_0 .net "carryout", 0 0, L_0x1ff9aa0;  1 drivers
v0x1ed0020_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ed00c0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ed0160_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ed0290_0 .net "nandOut", 0 0, L_0x1ff9ff0;  1 drivers
v0x1ed0360_0 .net "nandgate", 0 0, L_0x1ff9e30;  1 drivers
v0x1ed0400_0 .net "norOut", 0 0, L_0x1ff9f30;  1 drivers
v0x1ed04d0_0 .net "norgate", 0 0, L_0x1ff9c70;  1 drivers
v0x1ed0570_0 .net "result", 0 0, L_0x1ffaee0;  1 drivers
L_0x7f0fd5054578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ed0640_0 .net "slt", 0 0, L_0x7f0fd5054578;  1 drivers
v0x1ed06e0_0 .net "xorgate", 0 0, L_0x1ff9d70;  1 drivers
S_0x1ecda80 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ecd780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ff8fe0 .functor AND 1, L_0x1ffb130, L_0x1ff8f20, C4<1>, C4<1>;
L_0x1ff90a0 .functor XOR 1, L_0x1ffb130, L_0x1ff8f20, C4<0>, C4<0>;
L_0x1ff9a30 .functor AND 1, L_0x1ff90a0, L_0x1ffb300, C4<1>, C4<1>;
L_0x1ff9aa0 .functor OR 1, L_0x1ff9a30, L_0x1ff8fe0, C4<0>, C4<0>;
L_0x1ff9c00 .functor XOR 1, L_0x1ff90a0, L_0x1ffb300, C4<0>, C4<0>;
v0x1ecdcf0_0 .net "G", 0 0, L_0x1ff8fe0;  1 drivers
v0x1ecddd0_0 .net "P", 0 0, L_0x1ff90a0;  1 drivers
v0x1ecde90_0 .net "PandCin", 0 0, L_0x1ff9a30;  1 drivers
v0x1ecdf60_0 .net "a", 0 0, L_0x1ffb130;  alias, 1 drivers
v0x1ece020_0 .net "b", 0 0, L_0x1ff8f20;  alias, 1 drivers
v0x1ece130_0 .net "carryin", 0 0, L_0x1ffb300;  alias, 1 drivers
v0x1ece1f0_0 .net "carryout", 0 0, L_0x1ff9aa0;  alias, 1 drivers
v0x1ece2b0_0 .net "sum", 0 0, L_0x1ff9c00;  alias, 1 drivers
S_0x1ece410 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ecd780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1ffa100 .functor NOT 1, L_0x1ffa170, C4<0>, C4<0>, C4<0>;
L_0x1ffa260 .functor NOT 1, L_0x1ffa2d0, C4<0>, C4<0>, C4<0>;
L_0x1ffa3c0 .functor NOT 1, L_0x1ffa430, C4<0>, C4<0>, C4<0>;
L_0x1ffa520 .functor AND 1, L_0x1ffa3c0, L_0x1ffa260, L_0x1ffa100, L_0x1ff9c00;
L_0x1ffa710 .functor AND 1, L_0x1ffa3c0, L_0x1ffa260, L_0x1ffa780, L_0x1ff9d70;
L_0x1ffa820 .functor AND 1, L_0x1ffa3c0, L_0x1ffa920, L_0x1ffa100, L_0x7f0fd5054578;
L_0x1ffaa10 .functor AND 1, L_0x1ffa3c0, L_0x1ffaa80, L_0x1ffab70, L_0x1ff9ff0;
L_0x1ffac60 .functor AND 1, L_0x1ffadf0, L_0x1ffa260, L_0x1ffa100, L_0x1ff9f30;
L_0x1ffaee0/0/0 .functor OR 1, L_0x1ffa520, L_0x1ffa710, L_0x1ffa820, L_0x1ffaa10;
L_0x1ffaee0/0/4 .functor OR 1, L_0x1ffac60, C4<0>, C4<0>, C4<0>;
L_0x1ffaee0 .functor OR 1, L_0x1ffaee0/0/0, L_0x1ffaee0/0/4, C4<0>, C4<0>;
v0x1ece6f0_0 .net *"_s1", 0 0, L_0x1ffa170;  1 drivers
v0x1ece7d0_0 .net *"_s11", 0 0, L_0x1ffaa80;  1 drivers
v0x1ece8b0_0 .net *"_s13", 0 0, L_0x1ffab70;  1 drivers
v0x1ece970_0 .net *"_s15", 0 0, L_0x1ffadf0;  1 drivers
v0x1ecea50_0 .net *"_s3", 0 0, L_0x1ffa2d0;  1 drivers
v0x1eceb80_0 .net *"_s5", 0 0, L_0x1ffa430;  1 drivers
v0x1ecec60_0 .net *"_s7", 0 0, L_0x1ffa780;  1 drivers
v0x1eced40_0 .net *"_s9", 0 0, L_0x1ffa920;  1 drivers
v0x1ecee20_0 .net "a0", 0 0, L_0x1ff9c00;  alias, 1 drivers
v0x1ecef50_0 .net "a1", 0 0, L_0x1ff9d70;  alias, 1 drivers
v0x1eceff0_0 .net "a2", 0 0, L_0x7f0fd5054578;  alias, 1 drivers
v0x1ecf0b0_0 .net "a3", 0 0, L_0x1ff9ff0;  alias, 1 drivers
v0x1ecf170_0 .net "a4", 0 0, L_0x1ff9f30;  alias, 1 drivers
v0x1ecf230_0 .net "addWire", 0 0, L_0x1ffa520;  1 drivers
v0x1ecf2f0_0 .net "nandWire", 0 0, L_0x1ffaa10;  1 drivers
v0x1ecf3b0_0 .net "norWire", 0 0, L_0x1ffac60;  1 drivers
v0x1ecf470_0 .net "ns0", 0 0, L_0x1ffa100;  1 drivers
v0x1ecf620_0 .net "ns1", 0 0, L_0x1ffa260;  1 drivers
v0x1ecf6c0_0 .net "ns2", 0 0, L_0x1ffa3c0;  1 drivers
v0x1ecf760_0 .net "out", 0 0, L_0x1ffaee0;  alias, 1 drivers
v0x1ecf800_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ecf8c0_0 .net "sltWire", 0 0, L_0x1ffa820;  1 drivers
v0x1ecf980_0 .net "xorWire", 0 0, L_0x1ffa710;  1 drivers
L_0x1ffa170 .part v0x1ecd370_0, 0, 1;
L_0x1ffa2d0 .part v0x1ecd370_0, 1, 1;
L_0x1ffa430 .part v0x1ecd370_0, 2, 1;
L_0x1ffa780 .part v0x1ecd370_0, 0, 1;
L_0x1ffa920 .part v0x1ecd370_0, 1, 1;
L_0x1ffaa80 .part v0x1ecd370_0, 1, 1;
L_0x1ffab70 .part v0x1ecd370_0, 0, 1;
L_0x1ffadf0 .part v0x1ecd370_0, 2, 1;
S_0x1ed0830 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1ed0a40 .param/l "bit" 0 4 127, +C4<010>;
S_0x1ed0b00 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ed0830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ffb430 .functor XOR 1, L_0x1ffce50, v0x1ecd150_0, C4<0>, C4<0>;
L_0x1ffb8f0 .functor NOR 1, L_0x1ffcdb0, L_0x1ffce50, C4<0>, C4<0>;
L_0x1ffb9f0 .functor XOR 1, L_0x1ffcdb0, L_0x1ffce50, C4<0>, C4<0>;
L_0x1ffbab0 .functor NAND 1, L_0x1ffcdb0, L_0x1ffce50, C4<1>, C4<1>;
L_0x1ffbbb0 .functor XOR 1, v0x1ecd2a0_0, L_0x1ffb8f0, C4<0>, C4<0>;
L_0x1ffbc70 .functor XOR 1, v0x1ecd2a0_0, L_0x1ffbab0, C4<0>, C4<0>;
v0x1ed2ea0_0 .net "a", 0 0, L_0x1ffcdb0;  1 drivers
v0x1ed2f90_0 .net "addSubtract", 0 0, L_0x1ffb880;  1 drivers
v0x1ed3030_0 .net "b", 0 0, L_0x1ffce50;  1 drivers
v0x1ed30d0_0 .net "bOut", 0 0, L_0x1ffb430;  1 drivers
v0x1ed31a0_0 .net "carryin", 0 0, L_0x1ffcef0;  1 drivers
v0x1ed3290_0 .net "carryout", 0 0, L_0x1ffb720;  1 drivers
v0x1ed3360_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ed3400_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ed3530_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ed3770_0 .net "nandOut", 0 0, L_0x1ffbc70;  1 drivers
v0x1ed3810_0 .net "nandgate", 0 0, L_0x1ffbab0;  1 drivers
v0x1ed38b0_0 .net "norOut", 0 0, L_0x1ffbbb0;  1 drivers
v0x1ed3950_0 .net "norgate", 0 0, L_0x1ffb8f0;  1 drivers
v0x1ed39f0_0 .net "result", 0 0, L_0x1ffcb60;  1 drivers
L_0x7f0fd50545c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ed3a90_0 .net "slt", 0 0, L_0x7f0fd50545c0;  1 drivers
v0x1ed3b30_0 .net "xorgate", 0 0, L_0x1ffb9f0;  1 drivers
S_0x1ed0e00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ed0b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ffb4a0 .functor AND 1, L_0x1ffcdb0, L_0x1ffb430, C4<1>, C4<1>;
L_0x1ffb560 .functor XOR 1, L_0x1ffcdb0, L_0x1ffb430, C4<0>, C4<0>;
L_0x1ffb660 .functor AND 1, L_0x1ffb560, L_0x1ffcef0, C4<1>, C4<1>;
L_0x1ffb720 .functor OR 1, L_0x1ffb660, L_0x1ffb4a0, C4<0>, C4<0>;
L_0x1ffb880 .functor XOR 1, L_0x1ffb560, L_0x1ffcef0, C4<0>, C4<0>;
v0x1ed1070_0 .net "G", 0 0, L_0x1ffb4a0;  1 drivers
v0x1ed1150_0 .net "P", 0 0, L_0x1ffb560;  1 drivers
v0x1ed1210_0 .net "PandCin", 0 0, L_0x1ffb660;  1 drivers
v0x1ed12e0_0 .net "a", 0 0, L_0x1ffcdb0;  alias, 1 drivers
v0x1ed13a0_0 .net "b", 0 0, L_0x1ffb430;  alias, 1 drivers
v0x1ed14b0_0 .net "carryin", 0 0, L_0x1ffcef0;  alias, 1 drivers
v0x1ed1570_0 .net "carryout", 0 0, L_0x1ffb720;  alias, 1 drivers
v0x1ed1630_0 .net "sum", 0 0, L_0x1ffb880;  alias, 1 drivers
S_0x1ed1790 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ed0b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1ffbd80 .functor NOT 1, L_0x1ffbdf0, C4<0>, C4<0>, C4<0>;
L_0x1ffbee0 .functor NOT 1, L_0x1ffbf50, C4<0>, C4<0>, C4<0>;
L_0x1ffc040 .functor NOT 1, L_0x1ffc0b0, C4<0>, C4<0>, C4<0>;
L_0x1ffc1a0 .functor AND 1, L_0x1ffc040, L_0x1ffbee0, L_0x1ffbd80, L_0x1ffb880;
L_0x1ffc390 .functor AND 1, L_0x1ffc040, L_0x1ffbee0, L_0x1ffc400, L_0x1ffb9f0;
L_0x1ffc4a0 .functor AND 1, L_0x1ffc040, L_0x1ffc5a0, L_0x1ffbd80, L_0x7f0fd50545c0;
L_0x1ffc690 .functor AND 1, L_0x1ffc040, L_0x1ffc700, L_0x1ffc7f0, L_0x1ffbc70;
L_0x1ffc8e0 .functor AND 1, L_0x1ffca70, L_0x1ffbee0, L_0x1ffbd80, L_0x1ffbbb0;
L_0x1ffcb60/0/0 .functor OR 1, L_0x1ffc1a0, L_0x1ffc390, L_0x1ffc4a0, L_0x1ffc690;
L_0x1ffcb60/0/4 .functor OR 1, L_0x1ffc8e0, C4<0>, C4<0>, C4<0>;
L_0x1ffcb60 .functor OR 1, L_0x1ffcb60/0/0, L_0x1ffcb60/0/4, C4<0>, C4<0>;
v0x1ed1a30_0 .net *"_s1", 0 0, L_0x1ffbdf0;  1 drivers
v0x1ed1b10_0 .net *"_s11", 0 0, L_0x1ffc700;  1 drivers
v0x1ed1bf0_0 .net *"_s13", 0 0, L_0x1ffc7f0;  1 drivers
v0x1ed1cb0_0 .net *"_s15", 0 0, L_0x1ffca70;  1 drivers
v0x1ed1d90_0 .net *"_s3", 0 0, L_0x1ffbf50;  1 drivers
v0x1ed1ec0_0 .net *"_s5", 0 0, L_0x1ffc0b0;  1 drivers
v0x1ed1fa0_0 .net *"_s7", 0 0, L_0x1ffc400;  1 drivers
v0x1ed2080_0 .net *"_s9", 0 0, L_0x1ffc5a0;  1 drivers
v0x1ed2160_0 .net "a0", 0 0, L_0x1ffb880;  alias, 1 drivers
v0x1ed2290_0 .net "a1", 0 0, L_0x1ffb9f0;  alias, 1 drivers
v0x1ed2330_0 .net "a2", 0 0, L_0x7f0fd50545c0;  alias, 1 drivers
v0x1ed23f0_0 .net "a3", 0 0, L_0x1ffbc70;  alias, 1 drivers
v0x1ed24b0_0 .net "a4", 0 0, L_0x1ffbbb0;  alias, 1 drivers
v0x1ed2570_0 .net "addWire", 0 0, L_0x1ffc1a0;  1 drivers
v0x1ed2630_0 .net "nandWire", 0 0, L_0x1ffc690;  1 drivers
v0x1ed26f0_0 .net "norWire", 0 0, L_0x1ffc8e0;  1 drivers
v0x1ed27b0_0 .net "ns0", 0 0, L_0x1ffbd80;  1 drivers
v0x1ed2960_0 .net "ns1", 0 0, L_0x1ffbee0;  1 drivers
v0x1ed2a00_0 .net "ns2", 0 0, L_0x1ffc040;  1 drivers
v0x1ed2aa0_0 .net "out", 0 0, L_0x1ffcb60;  alias, 1 drivers
v0x1ed2b40_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ed2c00_0 .net "sltWire", 0 0, L_0x1ffc4a0;  1 drivers
v0x1ed2cc0_0 .net "xorWire", 0 0, L_0x1ffc390;  1 drivers
L_0x1ffbdf0 .part v0x1ecd370_0, 0, 1;
L_0x1ffbf50 .part v0x1ecd370_0, 1, 1;
L_0x1ffc0b0 .part v0x1ecd370_0, 2, 1;
L_0x1ffc400 .part v0x1ecd370_0, 0, 1;
L_0x1ffc5a0 .part v0x1ecd370_0, 1, 1;
L_0x1ffc700 .part v0x1ecd370_0, 1, 1;
L_0x1ffc7f0 .part v0x1ecd370_0, 0, 1;
L_0x1ffca70 .part v0x1ecd370_0, 2, 1;
S_0x1ed3c80 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1ec94f0 .param/l "bit" 0 4 127, +C4<011>;
S_0x1ed3eb0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ed3c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ffd020 .functor XOR 1, L_0x1ffeb10, v0x1ecd150_0, C4<0>, C4<0>;
L_0x1ffd530 .functor NOR 1, L_0x1ffea70, L_0x1ffeb10, C4<0>, C4<0>;
L_0x1ffd630 .functor XOR 1, L_0x1ffea70, L_0x1ffeb10, C4<0>, C4<0>;
L_0x1ffd6f0 .functor NAND 1, L_0x1ffea70, L_0x1ffeb10, C4<1>, C4<1>;
L_0x1ffd7f0 .functor XOR 1, v0x1ecd2a0_0, L_0x1ffd530, C4<0>, C4<0>;
L_0x1ffd8b0 .functor XOR 1, v0x1ecd2a0_0, L_0x1ffd6f0, C4<0>, C4<0>;
v0x1ed6280_0 .net "a", 0 0, L_0x1ffea70;  1 drivers
v0x1ed6370_0 .net "addSubtract", 0 0, L_0x1ffd4c0;  1 drivers
v0x1ed6410_0 .net "b", 0 0, L_0x1ffeb10;  1 drivers
v0x1ed64b0_0 .net "bOut", 0 0, L_0x1ffd020;  1 drivers
v0x1ed6580_0 .net "carryin", 0 0, L_0x1ffec00;  1 drivers
v0x1ed6670_0 .net "carryout", 0 0, L_0x1ffd360;  1 drivers
v0x1ed6740_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ed67e0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ed6880_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ed69b0_0 .net "nandOut", 0 0, L_0x1ffd8b0;  1 drivers
v0x1ed6a80_0 .net "nandgate", 0 0, L_0x1ffd6f0;  1 drivers
v0x1ed6b20_0 .net "norOut", 0 0, L_0x1ffd7f0;  1 drivers
v0x1ed6bf0_0 .net "norgate", 0 0, L_0x1ffd530;  1 drivers
v0x1ed6c90_0 .net "result", 0 0, L_0x1ffe820;  1 drivers
L_0x7f0fd5054608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ed6d60_0 .net "slt", 0 0, L_0x7f0fd5054608;  1 drivers
v0x1ed6e00_0 .net "xorgate", 0 0, L_0x1ffd630;  1 drivers
S_0x1ed41b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ed3eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ffd0e0 .functor AND 1, L_0x1ffea70, L_0x1ffd020, C4<1>, C4<1>;
L_0x1ffd1a0 .functor XOR 1, L_0x1ffea70, L_0x1ffd020, C4<0>, C4<0>;
L_0x1ffd2a0 .functor AND 1, L_0x1ffd1a0, L_0x1ffec00, C4<1>, C4<1>;
L_0x1ffd360 .functor OR 1, L_0x1ffd2a0, L_0x1ffd0e0, C4<0>, C4<0>;
L_0x1ffd4c0 .functor XOR 1, L_0x1ffd1a0, L_0x1ffec00, C4<0>, C4<0>;
v0x1ed4450_0 .net "G", 0 0, L_0x1ffd0e0;  1 drivers
v0x1ed4530_0 .net "P", 0 0, L_0x1ffd1a0;  1 drivers
v0x1ed45f0_0 .net "PandCin", 0 0, L_0x1ffd2a0;  1 drivers
v0x1ed46c0_0 .net "a", 0 0, L_0x1ffea70;  alias, 1 drivers
v0x1ed4780_0 .net "b", 0 0, L_0x1ffd020;  alias, 1 drivers
v0x1ed4890_0 .net "carryin", 0 0, L_0x1ffec00;  alias, 1 drivers
v0x1ed4950_0 .net "carryout", 0 0, L_0x1ffd360;  alias, 1 drivers
v0x1ed4a10_0 .net "sum", 0 0, L_0x1ffd4c0;  alias, 1 drivers
S_0x1ed4b70 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ed3eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1ffd9c0 .functor NOT 1, L_0x1ffda30, C4<0>, C4<0>, C4<0>;
L_0x1ffdb20 .functor NOT 1, L_0x1ffdb90, C4<0>, C4<0>, C4<0>;
L_0x1ffdc80 .functor NOT 1, L_0x1ffdcf0, C4<0>, C4<0>, C4<0>;
L_0x1ffdde0 .functor AND 1, L_0x1ffdc80, L_0x1ffdb20, L_0x1ffd9c0, L_0x1ffd4c0;
L_0x1ffdfd0 .functor AND 1, L_0x1ffdc80, L_0x1ffdb20, L_0x1ffe040, L_0x1ffd630;
L_0x1ffe0e0 .functor AND 1, L_0x1ffdc80, L_0x1ffe220, L_0x1ffd9c0, L_0x7f0fd5054608;
L_0x1ffe310 .functor AND 1, L_0x1ffdc80, L_0x1ffe380, L_0x1ffe4b0, L_0x1ffd8b0;
L_0x1ffe5a0 .functor AND 1, L_0x1ffe730, L_0x1ffdb20, L_0x1ffd9c0, L_0x1ffd7f0;
L_0x1ffe820/0/0 .functor OR 1, L_0x1ffdde0, L_0x1ffdfd0, L_0x1ffe0e0, L_0x1ffe310;
L_0x1ffe820/0/4 .functor OR 1, L_0x1ffe5a0, C4<0>, C4<0>, C4<0>;
L_0x1ffe820 .functor OR 1, L_0x1ffe820/0/0, L_0x1ffe820/0/4, C4<0>, C4<0>;
v0x1ed4e10_0 .net *"_s1", 0 0, L_0x1ffda30;  1 drivers
v0x1ed4ef0_0 .net *"_s11", 0 0, L_0x1ffe380;  1 drivers
v0x1ed4fd0_0 .net *"_s13", 0 0, L_0x1ffe4b0;  1 drivers
v0x1ed5090_0 .net *"_s15", 0 0, L_0x1ffe730;  1 drivers
v0x1ed5170_0 .net *"_s3", 0 0, L_0x1ffdb90;  1 drivers
v0x1ed52a0_0 .net *"_s5", 0 0, L_0x1ffdcf0;  1 drivers
v0x1ed5380_0 .net *"_s7", 0 0, L_0x1ffe040;  1 drivers
v0x1ed5460_0 .net *"_s9", 0 0, L_0x1ffe220;  1 drivers
v0x1ed5540_0 .net "a0", 0 0, L_0x1ffd4c0;  alias, 1 drivers
v0x1ed5670_0 .net "a1", 0 0, L_0x1ffd630;  alias, 1 drivers
v0x1ed5710_0 .net "a2", 0 0, L_0x7f0fd5054608;  alias, 1 drivers
v0x1ed57d0_0 .net "a3", 0 0, L_0x1ffd8b0;  alias, 1 drivers
v0x1ed5890_0 .net "a4", 0 0, L_0x1ffd7f0;  alias, 1 drivers
v0x1ed5950_0 .net "addWire", 0 0, L_0x1ffdde0;  1 drivers
v0x1ed5a10_0 .net "nandWire", 0 0, L_0x1ffe310;  1 drivers
v0x1ed5ad0_0 .net "norWire", 0 0, L_0x1ffe5a0;  1 drivers
v0x1ed5b90_0 .net "ns0", 0 0, L_0x1ffd9c0;  1 drivers
v0x1ed5d40_0 .net "ns1", 0 0, L_0x1ffdb20;  1 drivers
v0x1ed5de0_0 .net "ns2", 0 0, L_0x1ffdc80;  1 drivers
v0x1ed5e80_0 .net "out", 0 0, L_0x1ffe820;  alias, 1 drivers
v0x1ed5f20_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ed5fe0_0 .net "sltWire", 0 0, L_0x1ffe0e0;  1 drivers
v0x1ed60a0_0 .net "xorWire", 0 0, L_0x1ffdfd0;  1 drivers
L_0x1ffda30 .part v0x1ecd370_0, 0, 1;
L_0x1ffdb90 .part v0x1ecd370_0, 1, 1;
L_0x1ffdcf0 .part v0x1ecd370_0, 2, 1;
L_0x1ffe040 .part v0x1ecd370_0, 0, 1;
L_0x1ffe220 .part v0x1ecd370_0, 1, 1;
L_0x1ffe380 .part v0x1ecd370_0, 1, 1;
L_0x1ffe4b0 .part v0x1ecd370_0, 0, 1;
L_0x1ffe730 .part v0x1ecd370_0, 2, 1;
S_0x1ed6f50 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1ed7110 .param/l "bit" 0 4 127, +C4<0100>;
S_0x1ed71d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ed6f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ffed30 .functor XOR 1, L_0x2000790, v0x1ecd150_0, C4<0>, C4<0>;
L_0x1fff1f0 .functor NOR 1, L_0x20006f0, L_0x2000790, C4<0>, C4<0>;
L_0x1fff2f0 .functor XOR 1, L_0x20006f0, L_0x2000790, C4<0>, C4<0>;
L_0x1fff3b0 .functor NAND 1, L_0x20006f0, L_0x2000790, C4<1>, C4<1>;
L_0x1fff4b0 .functor XOR 1, v0x1ecd2a0_0, L_0x1fff1f0, C4<0>, C4<0>;
L_0x1fff570 .functor XOR 1, v0x1ecd2a0_0, L_0x1fff3b0, C4<0>, C4<0>;
v0x1ed95a0_0 .net "a", 0 0, L_0x20006f0;  1 drivers
v0x1ed9690_0 .net "addSubtract", 0 0, L_0x1fff180;  1 drivers
v0x1ed9730_0 .net "b", 0 0, L_0x2000790;  1 drivers
v0x1ed97d0_0 .net "bOut", 0 0, L_0x1ffed30;  1 drivers
v0x1ed98a0_0 .net "carryin", 0 0, L_0x2000830;  1 drivers
v0x1ed9990_0 .net "carryout", 0 0, L_0x1fff020;  1 drivers
v0x1ed9a60_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ed9c10_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ed9cb0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ed9d50_0 .net "nandOut", 0 0, L_0x1fff570;  1 drivers
v0x1ed9e20_0 .net "nandgate", 0 0, L_0x1fff3b0;  1 drivers
v0x1ed9ec0_0 .net "norOut", 0 0, L_0x1fff4b0;  1 drivers
v0x1ed9f90_0 .net "norgate", 0 0, L_0x1fff1f0;  1 drivers
v0x1eda030_0 .net "result", 0 0, L_0x20004a0;  1 drivers
L_0x7f0fd5054650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eda100_0 .net "slt", 0 0, L_0x7f0fd5054650;  1 drivers
v0x1eda1a0_0 .net "xorgate", 0 0, L_0x1fff2f0;  1 drivers
S_0x1ed74d0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ed71d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ffeda0 .functor AND 1, L_0x20006f0, L_0x1ffed30, C4<1>, C4<1>;
L_0x1ffee60 .functor XOR 1, L_0x20006f0, L_0x1ffed30, C4<0>, C4<0>;
L_0x1ffef60 .functor AND 1, L_0x1ffee60, L_0x2000830, C4<1>, C4<1>;
L_0x1fff020 .functor OR 1, L_0x1ffef60, L_0x1ffeda0, C4<0>, C4<0>;
L_0x1fff180 .functor XOR 1, L_0x1ffee60, L_0x2000830, C4<0>, C4<0>;
v0x1ed7770_0 .net "G", 0 0, L_0x1ffeda0;  1 drivers
v0x1ed7850_0 .net "P", 0 0, L_0x1ffee60;  1 drivers
v0x1ed7910_0 .net "PandCin", 0 0, L_0x1ffef60;  1 drivers
v0x1ed79e0_0 .net "a", 0 0, L_0x20006f0;  alias, 1 drivers
v0x1ed7aa0_0 .net "b", 0 0, L_0x1ffed30;  alias, 1 drivers
v0x1ed7bb0_0 .net "carryin", 0 0, L_0x2000830;  alias, 1 drivers
v0x1ed7c70_0 .net "carryout", 0 0, L_0x1fff020;  alias, 1 drivers
v0x1ed7d30_0 .net "sum", 0 0, L_0x1fff180;  alias, 1 drivers
S_0x1ed7e90 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ed71d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1fff680 .functor NOT 1, L_0x1fff6f0, C4<0>, C4<0>, C4<0>;
L_0x1fff7e0 .functor NOT 1, L_0x1fff850, C4<0>, C4<0>, C4<0>;
L_0x1fff940 .functor NOT 1, L_0x1fff9b0, C4<0>, C4<0>, C4<0>;
L_0x1fffaa0 .functor AND 1, L_0x1fff940, L_0x1fff7e0, L_0x1fff680, L_0x1fff180;
L_0x1fffc90 .functor AND 1, L_0x1fff940, L_0x1fff7e0, L_0x1fffd00, L_0x1fff2f0;
L_0x1fffda0 .functor AND 1, L_0x1fff940, L_0x1fffea0, L_0x1fff680, L_0x7f0fd5054650;
L_0x1ffff90 .functor AND 1, L_0x1fff940, L_0x2000000, L_0x2000130, L_0x1fff570;
L_0x2000220 .functor AND 1, L_0x20003b0, L_0x1fff7e0, L_0x1fff680, L_0x1fff4b0;
L_0x20004a0/0/0 .functor OR 1, L_0x1fffaa0, L_0x1fffc90, L_0x1fffda0, L_0x1ffff90;
L_0x20004a0/0/4 .functor OR 1, L_0x2000220, C4<0>, C4<0>, C4<0>;
L_0x20004a0 .functor OR 1, L_0x20004a0/0/0, L_0x20004a0/0/4, C4<0>, C4<0>;
v0x1ed8130_0 .net *"_s1", 0 0, L_0x1fff6f0;  1 drivers
v0x1ed8210_0 .net *"_s11", 0 0, L_0x2000000;  1 drivers
v0x1ed82f0_0 .net *"_s13", 0 0, L_0x2000130;  1 drivers
v0x1ed83b0_0 .net *"_s15", 0 0, L_0x20003b0;  1 drivers
v0x1ed8490_0 .net *"_s3", 0 0, L_0x1fff850;  1 drivers
v0x1ed85c0_0 .net *"_s5", 0 0, L_0x1fff9b0;  1 drivers
v0x1ed86a0_0 .net *"_s7", 0 0, L_0x1fffd00;  1 drivers
v0x1ed8780_0 .net *"_s9", 0 0, L_0x1fffea0;  1 drivers
v0x1ed8860_0 .net "a0", 0 0, L_0x1fff180;  alias, 1 drivers
v0x1ed8990_0 .net "a1", 0 0, L_0x1fff2f0;  alias, 1 drivers
v0x1ed8a30_0 .net "a2", 0 0, L_0x7f0fd5054650;  alias, 1 drivers
v0x1ed8af0_0 .net "a3", 0 0, L_0x1fff570;  alias, 1 drivers
v0x1ed8bb0_0 .net "a4", 0 0, L_0x1fff4b0;  alias, 1 drivers
v0x1ed8c70_0 .net "addWire", 0 0, L_0x1fffaa0;  1 drivers
v0x1ed8d30_0 .net "nandWire", 0 0, L_0x1ffff90;  1 drivers
v0x1ed8df0_0 .net "norWire", 0 0, L_0x2000220;  1 drivers
v0x1ed8eb0_0 .net "ns0", 0 0, L_0x1fff680;  1 drivers
v0x1ed9060_0 .net "ns1", 0 0, L_0x1fff7e0;  1 drivers
v0x1ed9100_0 .net "ns2", 0 0, L_0x1fff940;  1 drivers
v0x1ed91a0_0 .net "out", 0 0, L_0x20004a0;  alias, 1 drivers
v0x1ed9240_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ed9300_0 .net "sltWire", 0 0, L_0x1fffda0;  1 drivers
v0x1ed93c0_0 .net "xorWire", 0 0, L_0x1fffc90;  1 drivers
L_0x1fff6f0 .part v0x1ecd370_0, 0, 1;
L_0x1fff850 .part v0x1ecd370_0, 1, 1;
L_0x1fff9b0 .part v0x1ecd370_0, 2, 1;
L_0x1fffd00 .part v0x1ecd370_0, 0, 1;
L_0x1fffea0 .part v0x1ecd370_0, 1, 1;
L_0x2000000 .part v0x1ecd370_0, 1, 1;
L_0x2000130 .part v0x1ecd370_0, 0, 1;
L_0x20003b0 .part v0x1ecd370_0, 2, 1;
S_0x1eda2f0 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1eda4b0 .param/l "bit" 0 4 127, +C4<0101>;
S_0x1eda570 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1eda2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2000a60 .functor XOR 1, L_0x2002570, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2000e80 .functor NOR 1, L_0x20023c0, L_0x2002570, C4<0>, C4<0>;
L_0x2000f80 .functor XOR 1, L_0x20023c0, L_0x2002570, C4<0>, C4<0>;
L_0x2001040 .functor NAND 1, L_0x20023c0, L_0x2002570, C4<1>, C4<1>;
L_0x2001140 .functor XOR 1, v0x1ecd2a0_0, L_0x2000e80, C4<0>, C4<0>;
L_0x2001200 .functor XOR 1, v0x1ecd2a0_0, L_0x2001040, C4<0>, C4<0>;
v0x1edc940_0 .net "a", 0 0, L_0x20023c0;  1 drivers
v0x1edca30_0 .net "addSubtract", 0 0, L_0x2000e10;  1 drivers
v0x1edcad0_0 .net "b", 0 0, L_0x2002570;  1 drivers
v0x1edcb70_0 .net "bOut", 0 0, L_0x2000a60;  1 drivers
v0x1edcc40_0 .net "carryin", 0 0, L_0x2002610;  1 drivers
v0x1edcd30_0 .net "carryout", 0 0, L_0x2000cb0;  1 drivers
v0x1edce00_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1edcea0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1edcf40_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1edd070_0 .net "nandOut", 0 0, L_0x2001200;  1 drivers
v0x1edd140_0 .net "nandgate", 0 0, L_0x2001040;  1 drivers
v0x1edd1e0_0 .net "norOut", 0 0, L_0x2001140;  1 drivers
v0x1edd2b0_0 .net "norgate", 0 0, L_0x2000e80;  1 drivers
v0x1edd350_0 .net "result", 0 0, L_0x2002170;  1 drivers
L_0x7f0fd5054698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1edd420_0 .net "slt", 0 0, L_0x7f0fd5054698;  1 drivers
v0x1edd4c0_0 .net "xorgate", 0 0, L_0x2000f80;  1 drivers
S_0x1eda870 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1eda570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2000ad0 .functor AND 1, L_0x20023c0, L_0x2000a60, C4<1>, C4<1>;
L_0x2000b40 .functor XOR 1, L_0x20023c0, L_0x2000a60, C4<0>, C4<0>;
L_0x2000c40 .functor AND 1, L_0x2000b40, L_0x2002610, C4<1>, C4<1>;
L_0x2000cb0 .functor OR 1, L_0x2000c40, L_0x2000ad0, C4<0>, C4<0>;
L_0x2000e10 .functor XOR 1, L_0x2000b40, L_0x2002610, C4<0>, C4<0>;
v0x1edab10_0 .net "G", 0 0, L_0x2000ad0;  1 drivers
v0x1edabf0_0 .net "P", 0 0, L_0x2000b40;  1 drivers
v0x1edacb0_0 .net "PandCin", 0 0, L_0x2000c40;  1 drivers
v0x1edad80_0 .net "a", 0 0, L_0x20023c0;  alias, 1 drivers
v0x1edae40_0 .net "b", 0 0, L_0x2000a60;  alias, 1 drivers
v0x1edaf50_0 .net "carryin", 0 0, L_0x2002610;  alias, 1 drivers
v0x1edb010_0 .net "carryout", 0 0, L_0x2000cb0;  alias, 1 drivers
v0x1edb0d0_0 .net "sum", 0 0, L_0x2000e10;  alias, 1 drivers
S_0x1edb230 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1eda570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2001310 .functor NOT 1, L_0x2001380, C4<0>, C4<0>, C4<0>;
L_0x2001470 .functor NOT 1, L_0x20014e0, C4<0>, C4<0>, C4<0>;
L_0x20015d0 .functor NOT 1, L_0x2001640, C4<0>, C4<0>, C4<0>;
L_0x2001730 .functor AND 1, L_0x20015d0, L_0x2001470, L_0x2001310, L_0x2000e10;
L_0x2001920 .functor AND 1, L_0x20015d0, L_0x2001470, L_0x2001990, L_0x2000f80;
L_0x2001a30 .functor AND 1, L_0x20015d0, L_0x2001b70, L_0x2001310, L_0x7f0fd5054698;
L_0x2001c60 .functor AND 1, L_0x20015d0, L_0x2001cd0, L_0x2001e00, L_0x2001200;
L_0x2001ef0 .functor AND 1, L_0x2002080, L_0x2001470, L_0x2001310, L_0x2001140;
L_0x2002170/0/0 .functor OR 1, L_0x2001730, L_0x2001920, L_0x2001a30, L_0x2001c60;
L_0x2002170/0/4 .functor OR 1, L_0x2001ef0, C4<0>, C4<0>, C4<0>;
L_0x2002170 .functor OR 1, L_0x2002170/0/0, L_0x2002170/0/4, C4<0>, C4<0>;
v0x1edb4d0_0 .net *"_s1", 0 0, L_0x2001380;  1 drivers
v0x1edb5b0_0 .net *"_s11", 0 0, L_0x2001cd0;  1 drivers
v0x1edb690_0 .net *"_s13", 0 0, L_0x2001e00;  1 drivers
v0x1edb750_0 .net *"_s15", 0 0, L_0x2002080;  1 drivers
v0x1edb830_0 .net *"_s3", 0 0, L_0x20014e0;  1 drivers
v0x1edb960_0 .net *"_s5", 0 0, L_0x2001640;  1 drivers
v0x1edba40_0 .net *"_s7", 0 0, L_0x2001990;  1 drivers
v0x1edbb20_0 .net *"_s9", 0 0, L_0x2001b70;  1 drivers
v0x1edbc00_0 .net "a0", 0 0, L_0x2000e10;  alias, 1 drivers
v0x1edbd30_0 .net "a1", 0 0, L_0x2000f80;  alias, 1 drivers
v0x1edbdd0_0 .net "a2", 0 0, L_0x7f0fd5054698;  alias, 1 drivers
v0x1edbe90_0 .net "a3", 0 0, L_0x2001200;  alias, 1 drivers
v0x1edbf50_0 .net "a4", 0 0, L_0x2001140;  alias, 1 drivers
v0x1edc010_0 .net "addWire", 0 0, L_0x2001730;  1 drivers
v0x1edc0d0_0 .net "nandWire", 0 0, L_0x2001c60;  1 drivers
v0x1edc190_0 .net "norWire", 0 0, L_0x2001ef0;  1 drivers
v0x1edc250_0 .net "ns0", 0 0, L_0x2001310;  1 drivers
v0x1edc400_0 .net "ns1", 0 0, L_0x2001470;  1 drivers
v0x1edc4a0_0 .net "ns2", 0 0, L_0x20015d0;  1 drivers
v0x1edc540_0 .net "out", 0 0, L_0x2002170;  alias, 1 drivers
v0x1edc5e0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1edc6a0_0 .net "sltWire", 0 0, L_0x2001a30;  1 drivers
v0x1edc760_0 .net "xorWire", 0 0, L_0x2001920;  1 drivers
L_0x2001380 .part v0x1ecd370_0, 0, 1;
L_0x20014e0 .part v0x1ecd370_0, 1, 1;
L_0x2001640 .part v0x1ecd370_0, 2, 1;
L_0x2001990 .part v0x1ecd370_0, 0, 1;
L_0x2001b70 .part v0x1ecd370_0, 1, 1;
L_0x2001cd0 .part v0x1ecd370_0, 1, 1;
L_0x2001e00 .part v0x1ecd370_0, 0, 1;
L_0x2002080 .part v0x1ecd370_0, 2, 1;
S_0x1edd610 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1ed09f0 .param/l "bit" 0 4 127, +C4<0110>;
S_0x1edd8d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1edd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x20009f0 .functor XOR 1, L_0x2004130, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2002b90 .functor NOR 1, L_0x2004090, L_0x2004130, C4<0>, C4<0>;
L_0x2002c90 .functor XOR 1, L_0x2004090, L_0x2004130, C4<0>, C4<0>;
L_0x2002d50 .functor NAND 1, L_0x2004090, L_0x2004130, C4<1>, C4<1>;
L_0x2002e50 .functor XOR 1, v0x1ecd2a0_0, L_0x2002b90, C4<0>, C4<0>;
L_0x2002f10 .functor XOR 1, v0x1ecd2a0_0, L_0x2002d50, C4<0>, C4<0>;
v0x1edfc50_0 .net "a", 0 0, L_0x2004090;  1 drivers
v0x1edfd40_0 .net "addSubtract", 0 0, L_0x2002b20;  1 drivers
v0x1edfde0_0 .net "b", 0 0, L_0x2004130;  1 drivers
v0x1edfe80_0 .net "bOut", 0 0, L_0x20009f0;  1 drivers
v0x1edff50_0 .net "carryin", 0 0, L_0x20041d0;  1 drivers
v0x1ee0040_0 .net "carryout", 0 0, L_0x20029c0;  1 drivers
v0x1ee00e0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ee0180_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ee0330_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ed3660_0 .net "nandOut", 0 0, L_0x2002f10;  1 drivers
v0x1ee05e0_0 .net "nandgate", 0 0, L_0x2002d50;  1 drivers
v0x1ee0680_0 .net "norOut", 0 0, L_0x2002e50;  1 drivers
v0x1ee0720_0 .net "norgate", 0 0, L_0x2002b90;  1 drivers
v0x1ee07c0_0 .net "result", 0 0, L_0x2003e40;  1 drivers
L_0x7f0fd50546e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ee0890_0 .net "slt", 0 0, L_0x7f0fd50546e0;  1 drivers
v0x1ee0930_0 .net "xorgate", 0 0, L_0x2002c90;  1 drivers
S_0x1eddbd0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1edd8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2002740 .functor AND 1, L_0x2004090, L_0x20009f0, C4<1>, C4<1>;
L_0x2002800 .functor XOR 1, L_0x2004090, L_0x20009f0, C4<0>, C4<0>;
L_0x2002900 .functor AND 1, L_0x2002800, L_0x20041d0, C4<1>, C4<1>;
L_0x20029c0 .functor OR 1, L_0x2002900, L_0x2002740, C4<0>, C4<0>;
L_0x2002b20 .functor XOR 1, L_0x2002800, L_0x20041d0, C4<0>, C4<0>;
v0x1edde70_0 .net "G", 0 0, L_0x2002740;  1 drivers
v0x1eddf50_0 .net "P", 0 0, L_0x2002800;  1 drivers
v0x1eddff0_0 .net "PandCin", 0 0, L_0x2002900;  1 drivers
v0x1ede090_0 .net "a", 0 0, L_0x2004090;  alias, 1 drivers
v0x1ede130_0 .net "b", 0 0, L_0x20009f0;  alias, 1 drivers
v0x1ede220_0 .net "carryin", 0 0, L_0x20041d0;  alias, 1 drivers
v0x1ede2e0_0 .net "carryout", 0 0, L_0x20029c0;  alias, 1 drivers
v0x1ede3a0_0 .net "sum", 0 0, L_0x2002b20;  alias, 1 drivers
S_0x1ede500 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1edd8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2003020 .functor NOT 1, L_0x2003090, C4<0>, C4<0>, C4<0>;
L_0x2003180 .functor NOT 1, L_0x20031f0, C4<0>, C4<0>, C4<0>;
L_0x20032e0 .functor NOT 1, L_0x2003350, C4<0>, C4<0>, C4<0>;
L_0x2003440 .functor AND 1, L_0x20032e0, L_0x2003180, L_0x2003020, L_0x2002b20;
L_0x2003630 .functor AND 1, L_0x20032e0, L_0x2003180, L_0x20036a0, L_0x2002c90;
L_0x2003740 .functor AND 1, L_0x20032e0, L_0x2003840, L_0x2003020, L_0x7f0fd50546e0;
L_0x2003930 .functor AND 1, L_0x20032e0, L_0x20039a0, L_0x2003ad0, L_0x2002f10;
L_0x2003bc0 .functor AND 1, L_0x2003d50, L_0x2003180, L_0x2003020, L_0x2002e50;
L_0x2003e40/0/0 .functor OR 1, L_0x2003440, L_0x2003630, L_0x2003740, L_0x2003930;
L_0x2003e40/0/4 .functor OR 1, L_0x2003bc0, C4<0>, C4<0>, C4<0>;
L_0x2003e40 .functor OR 1, L_0x2003e40/0/0, L_0x2003e40/0/4, C4<0>, C4<0>;
v0x1ede7e0_0 .net *"_s1", 0 0, L_0x2003090;  1 drivers
v0x1ede8c0_0 .net *"_s11", 0 0, L_0x20039a0;  1 drivers
v0x1ede9a0_0 .net *"_s13", 0 0, L_0x2003ad0;  1 drivers
v0x1edea60_0 .net *"_s15", 0 0, L_0x2003d50;  1 drivers
v0x1edeb40_0 .net *"_s3", 0 0, L_0x20031f0;  1 drivers
v0x1edec70_0 .net *"_s5", 0 0, L_0x2003350;  1 drivers
v0x1eded50_0 .net *"_s7", 0 0, L_0x20036a0;  1 drivers
v0x1edee30_0 .net *"_s9", 0 0, L_0x2003840;  1 drivers
v0x1edef10_0 .net "a0", 0 0, L_0x2002b20;  alias, 1 drivers
v0x1edf040_0 .net "a1", 0 0, L_0x2002c90;  alias, 1 drivers
v0x1edf0e0_0 .net "a2", 0 0, L_0x7f0fd50546e0;  alias, 1 drivers
v0x1edf1a0_0 .net "a3", 0 0, L_0x2002f10;  alias, 1 drivers
v0x1edf260_0 .net "a4", 0 0, L_0x2002e50;  alias, 1 drivers
v0x1edf320_0 .net "addWire", 0 0, L_0x2003440;  1 drivers
v0x1edf3e0_0 .net "nandWire", 0 0, L_0x2003930;  1 drivers
v0x1edf4a0_0 .net "norWire", 0 0, L_0x2003bc0;  1 drivers
v0x1edf560_0 .net "ns0", 0 0, L_0x2003020;  1 drivers
v0x1edf710_0 .net "ns1", 0 0, L_0x2003180;  1 drivers
v0x1edf7b0_0 .net "ns2", 0 0, L_0x20032e0;  1 drivers
v0x1edf850_0 .net "out", 0 0, L_0x2003e40;  alias, 1 drivers
v0x1edf8f0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1edf9b0_0 .net "sltWire", 0 0, L_0x2003740;  1 drivers
v0x1edfa70_0 .net "xorWire", 0 0, L_0x2003630;  1 drivers
L_0x2003090 .part v0x1ecd370_0, 0, 1;
L_0x20031f0 .part v0x1ecd370_0, 1, 1;
L_0x2003350 .part v0x1ecd370_0, 2, 1;
L_0x20036a0 .part v0x1ecd370_0, 0, 1;
L_0x2003840 .part v0x1ecd370_0, 1, 1;
L_0x20039a0 .part v0x1ecd370_0, 1, 1;
L_0x2003ad0 .part v0x1ecd370_0, 0, 1;
L_0x2003d50 .part v0x1ecd370_0, 2, 1;
S_0x1ee0aa0 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1ee0c60 .param/l "bit" 0 4 127, +C4<0111>;
S_0x1ee0d20 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ee0aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ffb1d0 .functor XOR 1, L_0x2005dd0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x20047f0 .functor NOR 1, L_0x2005d30, L_0x2005dd0, C4<0>, C4<0>;
L_0x20048f0 .functor XOR 1, L_0x2005d30, L_0x2005dd0, C4<0>, C4<0>;
L_0x20049b0 .functor NAND 1, L_0x2005d30, L_0x2005dd0, C4<1>, C4<1>;
L_0x2004ab0 .functor XOR 1, v0x1ecd2a0_0, L_0x20047f0, C4<0>, C4<0>;
L_0x2004b70 .functor XOR 1, v0x1ecd2a0_0, L_0x20049b0, C4<0>, C4<0>;
v0x1ee30f0_0 .net "a", 0 0, L_0x2005d30;  1 drivers
v0x1ee31e0_0 .net "addSubtract", 0 0, L_0x2004780;  1 drivers
v0x1ee3280_0 .net "b", 0 0, L_0x2005dd0;  1 drivers
v0x1ee3320_0 .net "bOut", 0 0, L_0x1ffb1d0;  1 drivers
v0x1ee33f0_0 .net "carryin", 0 0, L_0x2004300;  1 drivers
v0x1ee34e0_0 .net "carryout", 0 0, L_0x2004620;  1 drivers
v0x1ee35b0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ee3650_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ee36f0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ee3820_0 .net "nandOut", 0 0, L_0x2004b70;  1 drivers
v0x1ee38f0_0 .net "nandgate", 0 0, L_0x20049b0;  1 drivers
v0x1ee3990_0 .net "norOut", 0 0, L_0x2004ab0;  1 drivers
v0x1ee3a60_0 .net "norgate", 0 0, L_0x20047f0;  1 drivers
v0x1ee3b00_0 .net "result", 0 0, L_0x2005ae0;  1 drivers
L_0x7f0fd5054728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ee3bd0_0 .net "slt", 0 0, L_0x7f0fd5054728;  1 drivers
v0x1ee3c70_0 .net "xorgate", 0 0, L_0x20048f0;  1 drivers
S_0x1ee1020 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ee0d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x20043a0 .functor AND 1, L_0x2005d30, L_0x1ffb1d0, C4<1>, C4<1>;
L_0x2004460 .functor XOR 1, L_0x2005d30, L_0x1ffb1d0, C4<0>, C4<0>;
L_0x2004560 .functor AND 1, L_0x2004460, L_0x2004300, C4<1>, C4<1>;
L_0x2004620 .functor OR 1, L_0x2004560, L_0x20043a0, C4<0>, C4<0>;
L_0x2004780 .functor XOR 1, L_0x2004460, L_0x2004300, C4<0>, C4<0>;
v0x1ee12c0_0 .net "G", 0 0, L_0x20043a0;  1 drivers
v0x1ee13a0_0 .net "P", 0 0, L_0x2004460;  1 drivers
v0x1ee1460_0 .net "PandCin", 0 0, L_0x2004560;  1 drivers
v0x1ee1530_0 .net "a", 0 0, L_0x2005d30;  alias, 1 drivers
v0x1ee15f0_0 .net "b", 0 0, L_0x1ffb1d0;  alias, 1 drivers
v0x1ee1700_0 .net "carryin", 0 0, L_0x2004300;  alias, 1 drivers
v0x1ee17c0_0 .net "carryout", 0 0, L_0x2004620;  alias, 1 drivers
v0x1ee1880_0 .net "sum", 0 0, L_0x2004780;  alias, 1 drivers
S_0x1ee19e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ee0d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2004c80 .functor NOT 1, L_0x2004cf0, C4<0>, C4<0>, C4<0>;
L_0x2004de0 .functor NOT 1, L_0x2004e50, C4<0>, C4<0>, C4<0>;
L_0x2004f40 .functor NOT 1, L_0x2004fb0, C4<0>, C4<0>, C4<0>;
L_0x20050a0 .functor AND 1, L_0x2004f40, L_0x2004de0, L_0x2004c80, L_0x2004780;
L_0x2005290 .functor AND 1, L_0x2004f40, L_0x2004de0, L_0x2005300, L_0x20048f0;
L_0x20053a0 .functor AND 1, L_0x2004f40, L_0x20054e0, L_0x2004c80, L_0x7f0fd5054728;
L_0x20055d0 .functor AND 1, L_0x2004f40, L_0x2005640, L_0x2005770, L_0x2004b70;
L_0x2005860 .functor AND 1, L_0x20059f0, L_0x2004de0, L_0x2004c80, L_0x2004ab0;
L_0x2005ae0/0/0 .functor OR 1, L_0x20050a0, L_0x2005290, L_0x20053a0, L_0x20055d0;
L_0x2005ae0/0/4 .functor OR 1, L_0x2005860, C4<0>, C4<0>, C4<0>;
L_0x2005ae0 .functor OR 1, L_0x2005ae0/0/0, L_0x2005ae0/0/4, C4<0>, C4<0>;
v0x1ee1c80_0 .net *"_s1", 0 0, L_0x2004cf0;  1 drivers
v0x1ee1d60_0 .net *"_s11", 0 0, L_0x2005640;  1 drivers
v0x1ee1e40_0 .net *"_s13", 0 0, L_0x2005770;  1 drivers
v0x1ee1f00_0 .net *"_s15", 0 0, L_0x20059f0;  1 drivers
v0x1ee1fe0_0 .net *"_s3", 0 0, L_0x2004e50;  1 drivers
v0x1ee2110_0 .net *"_s5", 0 0, L_0x2004fb0;  1 drivers
v0x1ee21f0_0 .net *"_s7", 0 0, L_0x2005300;  1 drivers
v0x1ee22d0_0 .net *"_s9", 0 0, L_0x20054e0;  1 drivers
v0x1ee23b0_0 .net "a0", 0 0, L_0x2004780;  alias, 1 drivers
v0x1ee24e0_0 .net "a1", 0 0, L_0x20048f0;  alias, 1 drivers
v0x1ee2580_0 .net "a2", 0 0, L_0x7f0fd5054728;  alias, 1 drivers
v0x1ee2640_0 .net "a3", 0 0, L_0x2004b70;  alias, 1 drivers
v0x1ee2700_0 .net "a4", 0 0, L_0x2004ab0;  alias, 1 drivers
v0x1ee27c0_0 .net "addWire", 0 0, L_0x20050a0;  1 drivers
v0x1ee2880_0 .net "nandWire", 0 0, L_0x20055d0;  1 drivers
v0x1ee2940_0 .net "norWire", 0 0, L_0x2005860;  1 drivers
v0x1ee2a00_0 .net "ns0", 0 0, L_0x2004c80;  1 drivers
v0x1ee2bb0_0 .net "ns1", 0 0, L_0x2004de0;  1 drivers
v0x1ee2c50_0 .net "ns2", 0 0, L_0x2004f40;  1 drivers
v0x1ee2cf0_0 .net "out", 0 0, L_0x2005ae0;  alias, 1 drivers
v0x1ee2d90_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ee2e50_0 .net "sltWire", 0 0, L_0x20053a0;  1 drivers
v0x1ee2f10_0 .net "xorWire", 0 0, L_0x2005290;  1 drivers
L_0x2004cf0 .part v0x1ecd370_0, 0, 1;
L_0x2004e50 .part v0x1ecd370_0, 1, 1;
L_0x2004fb0 .part v0x1ecd370_0, 2, 1;
L_0x2005300 .part v0x1ecd370_0, 0, 1;
L_0x20054e0 .part v0x1ecd370_0, 1, 1;
L_0x2005640 .part v0x1ecd370_0, 1, 1;
L_0x2005770 .part v0x1ecd370_0, 0, 1;
L_0x20059f0 .part v0x1ecd370_0, 2, 1;
S_0x1ee3dc0 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1ee3f80 .param/l "bit" 0 4 127, +C4<01000>;
S_0x1ee4040 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ee3dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2005fb0 .functor XOR 1, L_0x2005e70, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2006470 .functor NOR 1, L_0x1f4de40, L_0x2005e70, C4<0>, C4<0>;
L_0x2006570 .functor XOR 1, L_0x1f4de40, L_0x2005e70, C4<0>, C4<0>;
L_0x2006630 .functor NAND 1, L_0x1f4de40, L_0x2005e70, C4<1>, C4<1>;
L_0x2006730 .functor XOR 1, v0x1ecd2a0_0, L_0x2006470, C4<0>, C4<0>;
L_0x20067f0 .functor XOR 1, v0x1ecd2a0_0, L_0x2006630, C4<0>, C4<0>;
v0x1f06420_0 .net "a", 0 0, L_0x1f4de40;  1 drivers
v0x1f06510_0 .net "addSubtract", 0 0, L_0x2006400;  1 drivers
v0x1f065b0_0 .net "b", 0 0, L_0x2005e70;  1 drivers
v0x1f06650_0 .net "bOut", 0 0, L_0x2005fb0;  1 drivers
v0x1f06720_0 .net "carryin", 0 0, L_0x1f4dfa0;  1 drivers
v0x1f06810_0 .net "carryout", 0 0, L_0x20062a0;  1 drivers
v0x1f068e0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f06980_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f06a20_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f06b50_0 .net "nandOut", 0 0, L_0x20067f0;  1 drivers
v0x1f06c20_0 .net "nandgate", 0 0, L_0x2006630;  1 drivers
v0x1f06cc0_0 .net "norOut", 0 0, L_0x2006730;  1 drivers
v0x1f06d90_0 .net "norgate", 0 0, L_0x2006470;  1 drivers
v0x1f06e30_0 .net "result", 0 0, L_0x1f4dbf0;  1 drivers
L_0x7f0fd5054770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f06f00_0 .net "slt", 0 0, L_0x7f0fd5054770;  1 drivers
v0x1f06fa0_0 .net "xorgate", 0 0, L_0x2006570;  1 drivers
S_0x1ee4340 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ee4040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2006020 .functor AND 1, L_0x1f4de40, L_0x2005fb0, C4<1>, C4<1>;
L_0x20060e0 .functor XOR 1, L_0x1f4de40, L_0x2005fb0, C4<0>, C4<0>;
L_0x20061e0 .functor AND 1, L_0x20060e0, L_0x1f4dfa0, C4<1>, C4<1>;
L_0x20062a0 .functor OR 1, L_0x20061e0, L_0x2006020, C4<0>, C4<0>;
L_0x2006400 .functor XOR 1, L_0x20060e0, L_0x1f4dfa0, C4<0>, C4<0>;
v0x1ee45e0_0 .net "G", 0 0, L_0x2006020;  1 drivers
v0x1ee46c0_0 .net "P", 0 0, L_0x20060e0;  1 drivers
v0x1ee4780_0 .net "PandCin", 0 0, L_0x20061e0;  1 drivers
v0x1ee4850_0 .net "a", 0 0, L_0x1f4de40;  alias, 1 drivers
v0x1ee4910_0 .net "b", 0 0, L_0x2005fb0;  alias, 1 drivers
v0x1f049c0_0 .net "carryin", 0 0, L_0x1f4dfa0;  alias, 1 drivers
v0x1f04a80_0 .net "carryout", 0 0, L_0x20062a0;  alias, 1 drivers
v0x1f04b40_0 .net "sum", 0 0, L_0x2006400;  alias, 1 drivers
S_0x1f04cd0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ee4040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2006900 .functor NOT 1, L_0x2006970, C4<0>, C4<0>, C4<0>;
L_0x2006a60 .functor NOT 1, L_0x2006ad0, C4<0>, C4<0>, C4<0>;
L_0x2006bc0 .functor NOT 1, L_0x2006c30, C4<0>, C4<0>, C4<0>;
L_0x2006d20 .functor AND 1, L_0x2006bc0, L_0x2006a60, L_0x2006900, L_0x2006400;
L_0x2006f10 .functor AND 1, L_0x2006bc0, L_0x2006a60, L_0x2006f80, L_0x2006570;
L_0x1ee2450 .functor AND 1, L_0x2006bc0, L_0x2007020, L_0x2006900, L_0x7f0fd5054770;
L_0x1ed8900 .functor AND 1, L_0x2006bc0, L_0x20070c0, L_0x2007160, L_0x20067f0;
L_0x1ed2200 .functor AND 1, L_0x1f4db50, L_0x2006a60, L_0x2006900, L_0x2006730;
L_0x1f4dbf0/0/0 .functor OR 1, L_0x2006d20, L_0x2006f10, L_0x1ee2450, L_0x1ed8900;
L_0x1f4dbf0/0/4 .functor OR 1, L_0x1ed2200, C4<0>, C4<0>, C4<0>;
L_0x1f4dbf0 .functor OR 1, L_0x1f4dbf0/0/0, L_0x1f4dbf0/0/4, C4<0>, C4<0>;
v0x1f04fb0_0 .net *"_s1", 0 0, L_0x2006970;  1 drivers
v0x1f05090_0 .net *"_s11", 0 0, L_0x20070c0;  1 drivers
v0x1f05170_0 .net *"_s13", 0 0, L_0x2007160;  1 drivers
v0x1f05230_0 .net *"_s15", 0 0, L_0x1f4db50;  1 drivers
v0x1f05310_0 .net *"_s3", 0 0, L_0x2006ad0;  1 drivers
v0x1f05440_0 .net *"_s5", 0 0, L_0x2006c30;  1 drivers
v0x1f05520_0 .net *"_s7", 0 0, L_0x2006f80;  1 drivers
v0x1f05600_0 .net *"_s9", 0 0, L_0x2007020;  1 drivers
v0x1f056e0_0 .net "a0", 0 0, L_0x2006400;  alias, 1 drivers
v0x1f05810_0 .net "a1", 0 0, L_0x2006570;  alias, 1 drivers
v0x1f058b0_0 .net "a2", 0 0, L_0x7f0fd5054770;  alias, 1 drivers
v0x1f05970_0 .net "a3", 0 0, L_0x20067f0;  alias, 1 drivers
v0x1f05a30_0 .net "a4", 0 0, L_0x2006730;  alias, 1 drivers
v0x1f05af0_0 .net "addWire", 0 0, L_0x2006d20;  1 drivers
v0x1f05bb0_0 .net "nandWire", 0 0, L_0x1ed8900;  1 drivers
v0x1f05c70_0 .net "norWire", 0 0, L_0x1ed2200;  1 drivers
v0x1f05d30_0 .net "ns0", 0 0, L_0x2006900;  1 drivers
v0x1f05ee0_0 .net "ns1", 0 0, L_0x2006a60;  1 drivers
v0x1f05f80_0 .net "ns2", 0 0, L_0x2006bc0;  1 drivers
v0x1f06020_0 .net "out", 0 0, L_0x1f4dbf0;  alias, 1 drivers
v0x1f060c0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f06180_0 .net "sltWire", 0 0, L_0x1ee2450;  1 drivers
v0x1f06240_0 .net "xorWire", 0 0, L_0x2006f10;  1 drivers
L_0x2006970 .part v0x1ecd370_0, 0, 1;
L_0x2006ad0 .part v0x1ecd370_0, 1, 1;
L_0x2006c30 .part v0x1ecd370_0, 2, 1;
L_0x2006f80 .part v0x1ecd370_0, 0, 1;
L_0x2007020 .part v0x1ecd370_0, 1, 1;
L_0x20070c0 .part v0x1ecd370_0, 1, 1;
L_0x2007160 .part v0x1ecd370_0, 0, 1;
L_0x1f4db50 .part v0x1ecd370_0, 2, 1;
S_0x1f070f0 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f072b0 .param/l "bit" 0 4 127, +C4<01001>;
S_0x1f07370 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f070f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2000960 .functor XOR 1, L_0x2009b40, v0x1ecd150_0, C4<0>, C4<0>;
L_0x20085a0 .functor NOR 1, L_0x2009aa0, L_0x2009b40, C4<0>, C4<0>;
L_0x20086a0 .functor XOR 1, L_0x2009aa0, L_0x2009b40, C4<0>, C4<0>;
L_0x2008760 .functor NAND 1, L_0x2009aa0, L_0x2009b40, C4<1>, C4<1>;
L_0x2008860 .functor XOR 1, v0x1ecd2a0_0, L_0x20085a0, C4<0>, C4<0>;
L_0x2008920 .functor XOR 1, v0x1ecd2a0_0, L_0x2008760, C4<0>, C4<0>;
v0x1f09740_0 .net "a", 0 0, L_0x2009aa0;  1 drivers
v0x1f09830_0 .net "addSubtract", 0 0, L_0x2008530;  1 drivers
v0x1f098d0_0 .net "b", 0 0, L_0x2009b40;  1 drivers
v0x1f09970_0 .net "bOut", 0 0, L_0x2000960;  1 drivers
v0x1f09a40_0 .net "carryin", 0 0, L_0x2009be0;  1 drivers
v0x1f09b30_0 .net "carryout", 0 0, L_0x20083d0;  1 drivers
v0x1f09c00_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f09ca0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f09d40_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f09e70_0 .net "nandOut", 0 0, L_0x2008920;  1 drivers
v0x1f09f40_0 .net "nandgate", 0 0, L_0x2008760;  1 drivers
v0x1f09fe0_0 .net "norOut", 0 0, L_0x2008860;  1 drivers
v0x1f0a0b0_0 .net "norgate", 0 0, L_0x20085a0;  1 drivers
v0x1f0a150_0 .net "result", 0 0, L_0x2009850;  1 drivers
L_0x7f0fd50547b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f0a220_0 .net "slt", 0 0, L_0x7f0fd50547b8;  1 drivers
v0x1f0a2c0_0 .net "xorgate", 0 0, L_0x20086a0;  1 drivers
S_0x1f07670 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f07370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f4dee0 .functor AND 1, L_0x2009aa0, L_0x2000960, C4<1>, C4<1>;
L_0x2008210 .functor XOR 1, L_0x2009aa0, L_0x2000960, C4<0>, C4<0>;
L_0x2008310 .functor AND 1, L_0x2008210, L_0x2009be0, C4<1>, C4<1>;
L_0x20083d0 .functor OR 1, L_0x2008310, L_0x1f4dee0, C4<0>, C4<0>;
L_0x2008530 .functor XOR 1, L_0x2008210, L_0x2009be0, C4<0>, C4<0>;
v0x1f07910_0 .net "G", 0 0, L_0x1f4dee0;  1 drivers
v0x1f079f0_0 .net "P", 0 0, L_0x2008210;  1 drivers
v0x1f07ab0_0 .net "PandCin", 0 0, L_0x2008310;  1 drivers
v0x1f07b80_0 .net "a", 0 0, L_0x2009aa0;  alias, 1 drivers
v0x1f07c40_0 .net "b", 0 0, L_0x2000960;  alias, 1 drivers
v0x1f07d50_0 .net "carryin", 0 0, L_0x2009be0;  alias, 1 drivers
v0x1f07e10_0 .net "carryout", 0 0, L_0x20083d0;  alias, 1 drivers
v0x1f07ed0_0 .net "sum", 0 0, L_0x2008530;  alias, 1 drivers
S_0x1f08030 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f07370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2008a30 .functor NOT 1, L_0x2008aa0, C4<0>, C4<0>, C4<0>;
L_0x2008b90 .functor NOT 1, L_0x2008c00, C4<0>, C4<0>, C4<0>;
L_0x2008cf0 .functor NOT 1, L_0x2008d60, C4<0>, C4<0>, C4<0>;
L_0x2008e50 .functor AND 1, L_0x2008cf0, L_0x2008b90, L_0x2008a30, L_0x2008530;
L_0x2009040 .functor AND 1, L_0x2008cf0, L_0x2008b90, L_0x20090b0, L_0x20086a0;
L_0x2009150 .functor AND 1, L_0x2008cf0, L_0x2009250, L_0x2008a30, L_0x7f0fd50547b8;
L_0x2009340 .functor AND 1, L_0x2008cf0, L_0x20093b0, L_0x20094e0, L_0x2008920;
L_0x20095d0 .functor AND 1, L_0x2009760, L_0x2008b90, L_0x2008a30, L_0x2008860;
L_0x2009850/0/0 .functor OR 1, L_0x2008e50, L_0x2009040, L_0x2009150, L_0x2009340;
L_0x2009850/0/4 .functor OR 1, L_0x20095d0, C4<0>, C4<0>, C4<0>;
L_0x2009850 .functor OR 1, L_0x2009850/0/0, L_0x2009850/0/4, C4<0>, C4<0>;
v0x1f082d0_0 .net *"_s1", 0 0, L_0x2008aa0;  1 drivers
v0x1f083b0_0 .net *"_s11", 0 0, L_0x20093b0;  1 drivers
v0x1f08490_0 .net *"_s13", 0 0, L_0x20094e0;  1 drivers
v0x1f08550_0 .net *"_s15", 0 0, L_0x2009760;  1 drivers
v0x1f08630_0 .net *"_s3", 0 0, L_0x2008c00;  1 drivers
v0x1f08760_0 .net *"_s5", 0 0, L_0x2008d60;  1 drivers
v0x1f08840_0 .net *"_s7", 0 0, L_0x20090b0;  1 drivers
v0x1f08920_0 .net *"_s9", 0 0, L_0x2009250;  1 drivers
v0x1f08a00_0 .net "a0", 0 0, L_0x2008530;  alias, 1 drivers
v0x1f08b30_0 .net "a1", 0 0, L_0x20086a0;  alias, 1 drivers
v0x1f08bd0_0 .net "a2", 0 0, L_0x7f0fd50547b8;  alias, 1 drivers
v0x1f08c90_0 .net "a3", 0 0, L_0x2008920;  alias, 1 drivers
v0x1f08d50_0 .net "a4", 0 0, L_0x2008860;  alias, 1 drivers
v0x1f08e10_0 .net "addWire", 0 0, L_0x2008e50;  1 drivers
v0x1f08ed0_0 .net "nandWire", 0 0, L_0x2009340;  1 drivers
v0x1f08f90_0 .net "norWire", 0 0, L_0x20095d0;  1 drivers
v0x1f09050_0 .net "ns0", 0 0, L_0x2008a30;  1 drivers
v0x1f09200_0 .net "ns1", 0 0, L_0x2008b90;  1 drivers
v0x1f092a0_0 .net "ns2", 0 0, L_0x2008cf0;  1 drivers
v0x1f09340_0 .net "out", 0 0, L_0x2009850;  alias, 1 drivers
v0x1f093e0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f094a0_0 .net "sltWire", 0 0, L_0x2009150;  1 drivers
v0x1f09560_0 .net "xorWire", 0 0, L_0x2009040;  1 drivers
L_0x2008aa0 .part v0x1ecd370_0, 0, 1;
L_0x2008c00 .part v0x1ecd370_0, 1, 1;
L_0x2008d60 .part v0x1ecd370_0, 2, 1;
L_0x20090b0 .part v0x1ecd370_0, 0, 1;
L_0x2009250 .part v0x1ecd370_0, 1, 1;
L_0x20093b0 .part v0x1ecd370_0, 1, 1;
L_0x20094e0 .part v0x1ecd370_0, 0, 1;
L_0x2009760 .part v0x1ecd370_0, 2, 1;
S_0x1f0a410 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f0a5d0 .param/l "bit" 0 4 127, +C4<01010>;
S_0x1f0a690 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f0a410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2009d10 .functor XOR 1, L_0x200b7b0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x200a1d0 .functor NOR 1, L_0x200b710, L_0x200b7b0, C4<0>, C4<0>;
L_0x200a2d0 .functor XOR 1, L_0x200b710, L_0x200b7b0, C4<0>, C4<0>;
L_0x200a390 .functor NAND 1, L_0x200b710, L_0x200b7b0, C4<1>, C4<1>;
L_0x200a490 .functor XOR 1, v0x1ecd2a0_0, L_0x200a1d0, C4<0>, C4<0>;
L_0x200a550 .functor XOR 1, v0x1ecd2a0_0, L_0x200a390, C4<0>, C4<0>;
v0x1f0ca60_0 .net "a", 0 0, L_0x200b710;  1 drivers
v0x1f0cb50_0 .net "addSubtract", 0 0, L_0x200a160;  1 drivers
v0x1f0cbf0_0 .net "b", 0 0, L_0x200b7b0;  1 drivers
v0x1f0cc90_0 .net "bOut", 0 0, L_0x2009d10;  1 drivers
v0x1f0cd60_0 .net "carryin", 0 0, L_0x200b850;  1 drivers
v0x1f0ce50_0 .net "carryout", 0 0, L_0x200a000;  1 drivers
v0x1f0cf20_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f0cfc0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f0d060_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f0d190_0 .net "nandOut", 0 0, L_0x200a550;  1 drivers
v0x1f0d260_0 .net "nandgate", 0 0, L_0x200a390;  1 drivers
v0x1f0d300_0 .net "norOut", 0 0, L_0x200a490;  1 drivers
v0x1f0d3d0_0 .net "norgate", 0 0, L_0x200a1d0;  1 drivers
v0x1f0d470_0 .net "result", 0 0, L_0x200b4c0;  1 drivers
L_0x7f0fd5054800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f0d540_0 .net "slt", 0 0, L_0x7f0fd5054800;  1 drivers
v0x1f0d5e0_0 .net "xorgate", 0 0, L_0x200a2d0;  1 drivers
S_0x1f0a990 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f0a690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2009d80 .functor AND 1, L_0x200b710, L_0x2009d10, C4<1>, C4<1>;
L_0x2009e40 .functor XOR 1, L_0x200b710, L_0x2009d10, C4<0>, C4<0>;
L_0x2009f40 .functor AND 1, L_0x2009e40, L_0x200b850, C4<1>, C4<1>;
L_0x200a000 .functor OR 1, L_0x2009f40, L_0x2009d80, C4<0>, C4<0>;
L_0x200a160 .functor XOR 1, L_0x2009e40, L_0x200b850, C4<0>, C4<0>;
v0x1f0ac30_0 .net "G", 0 0, L_0x2009d80;  1 drivers
v0x1f0ad10_0 .net "P", 0 0, L_0x2009e40;  1 drivers
v0x1f0add0_0 .net "PandCin", 0 0, L_0x2009f40;  1 drivers
v0x1f0aea0_0 .net "a", 0 0, L_0x200b710;  alias, 1 drivers
v0x1f0af60_0 .net "b", 0 0, L_0x2009d10;  alias, 1 drivers
v0x1f0b070_0 .net "carryin", 0 0, L_0x200b850;  alias, 1 drivers
v0x1f0b130_0 .net "carryout", 0 0, L_0x200a000;  alias, 1 drivers
v0x1f0b1f0_0 .net "sum", 0 0, L_0x200a160;  alias, 1 drivers
S_0x1f0b350 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f0a690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x200a660 .functor NOT 1, L_0x200a6d0, C4<0>, C4<0>, C4<0>;
L_0x200a7c0 .functor NOT 1, L_0x200a830, C4<0>, C4<0>, C4<0>;
L_0x200a920 .functor NOT 1, L_0x200a990, C4<0>, C4<0>, C4<0>;
L_0x200aa80 .functor AND 1, L_0x200a920, L_0x200a7c0, L_0x200a660, L_0x200a160;
L_0x200ac70 .functor AND 1, L_0x200a920, L_0x200a7c0, L_0x200ace0, L_0x200a2d0;
L_0x200ad80 .functor AND 1, L_0x200a920, L_0x200aec0, L_0x200a660, L_0x7f0fd5054800;
L_0x200afb0 .functor AND 1, L_0x200a920, L_0x200b020, L_0x200b150, L_0x200a550;
L_0x200b240 .functor AND 1, L_0x200b3d0, L_0x200a7c0, L_0x200a660, L_0x200a490;
L_0x200b4c0/0/0 .functor OR 1, L_0x200aa80, L_0x200ac70, L_0x200ad80, L_0x200afb0;
L_0x200b4c0/0/4 .functor OR 1, L_0x200b240, C4<0>, C4<0>, C4<0>;
L_0x200b4c0 .functor OR 1, L_0x200b4c0/0/0, L_0x200b4c0/0/4, C4<0>, C4<0>;
v0x1f0b5f0_0 .net *"_s1", 0 0, L_0x200a6d0;  1 drivers
v0x1f0b6d0_0 .net *"_s11", 0 0, L_0x200b020;  1 drivers
v0x1f0b7b0_0 .net *"_s13", 0 0, L_0x200b150;  1 drivers
v0x1f0b870_0 .net *"_s15", 0 0, L_0x200b3d0;  1 drivers
v0x1f0b950_0 .net *"_s3", 0 0, L_0x200a830;  1 drivers
v0x1f0ba80_0 .net *"_s5", 0 0, L_0x200a990;  1 drivers
v0x1f0bb60_0 .net *"_s7", 0 0, L_0x200ace0;  1 drivers
v0x1f0bc40_0 .net *"_s9", 0 0, L_0x200aec0;  1 drivers
v0x1f0bd20_0 .net "a0", 0 0, L_0x200a160;  alias, 1 drivers
v0x1f0be50_0 .net "a1", 0 0, L_0x200a2d0;  alias, 1 drivers
v0x1f0bef0_0 .net "a2", 0 0, L_0x7f0fd5054800;  alias, 1 drivers
v0x1f0bfb0_0 .net "a3", 0 0, L_0x200a550;  alias, 1 drivers
v0x1f0c070_0 .net "a4", 0 0, L_0x200a490;  alias, 1 drivers
v0x1f0c130_0 .net "addWire", 0 0, L_0x200aa80;  1 drivers
v0x1f0c1f0_0 .net "nandWire", 0 0, L_0x200afb0;  1 drivers
v0x1f0c2b0_0 .net "norWire", 0 0, L_0x200b240;  1 drivers
v0x1f0c370_0 .net "ns0", 0 0, L_0x200a660;  1 drivers
v0x1f0c520_0 .net "ns1", 0 0, L_0x200a7c0;  1 drivers
v0x1f0c5c0_0 .net "ns2", 0 0, L_0x200a920;  1 drivers
v0x1f0c660_0 .net "out", 0 0, L_0x200b4c0;  alias, 1 drivers
v0x1f0c700_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f0c7c0_0 .net "sltWire", 0 0, L_0x200ad80;  1 drivers
v0x1f0c880_0 .net "xorWire", 0 0, L_0x200ac70;  1 drivers
L_0x200a6d0 .part v0x1ecd370_0, 0, 1;
L_0x200a830 .part v0x1ecd370_0, 1, 1;
L_0x200a990 .part v0x1ecd370_0, 2, 1;
L_0x200ace0 .part v0x1ecd370_0, 0, 1;
L_0x200aec0 .part v0x1ecd370_0, 1, 1;
L_0x200b020 .part v0x1ecd370_0, 1, 1;
L_0x200b150 .part v0x1ecd370_0, 0, 1;
L_0x200b3d0 .part v0x1ecd370_0, 2, 1;
S_0x1f0d730 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f0d8f0 .param/l "bit" 0 4 127, +C4<01011>;
S_0x1f0d9b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f0d730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f4e1e0 .functor XOR 1, L_0x200d440, v0x1ecd150_0, C4<0>, C4<0>;
L_0x200be60 .functor NOR 1, L_0x200d3a0, L_0x200d440, C4<0>, C4<0>;
L_0x200bf60 .functor XOR 1, L_0x200d3a0, L_0x200d440, C4<0>, C4<0>;
L_0x200c020 .functor NAND 1, L_0x200d3a0, L_0x200d440, C4<1>, C4<1>;
L_0x200c120 .functor XOR 1, v0x1ecd2a0_0, L_0x200be60, C4<0>, C4<0>;
L_0x200c1e0 .functor XOR 1, v0x1ecd2a0_0, L_0x200c020, C4<0>, C4<0>;
v0x1f0fd80_0 .net "a", 0 0, L_0x200d3a0;  1 drivers
v0x1f0fe70_0 .net "addSubtract", 0 0, L_0x200bdf0;  1 drivers
v0x1f0ff10_0 .net "b", 0 0, L_0x200d440;  1 drivers
v0x1f0ffb0_0 .net "bOut", 0 0, L_0x1f4e1e0;  1 drivers
v0x1f10080_0 .net "carryin", 0 0, L_0x200b980;  1 drivers
v0x1f10170_0 .net "carryout", 0 0, L_0x200bc90;  1 drivers
v0x1f10240_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f102e0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f10380_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f104b0_0 .net "nandOut", 0 0, L_0x200c1e0;  1 drivers
v0x1f10580_0 .net "nandgate", 0 0, L_0x200c020;  1 drivers
v0x1f10620_0 .net "norOut", 0 0, L_0x200c120;  1 drivers
v0x1f106f0_0 .net "norgate", 0 0, L_0x200be60;  1 drivers
v0x1f10790_0 .net "result", 0 0, L_0x200d150;  1 drivers
L_0x7f0fd5054848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f10860_0 .net "slt", 0 0, L_0x7f0fd5054848;  1 drivers
v0x1f10900_0 .net "xorgate", 0 0, L_0x200bf60;  1 drivers
S_0x1f0dcb0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f0d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f4e250 .functor AND 1, L_0x200d3a0, L_0x1f4e1e0, C4<1>, C4<1>;
L_0x200bad0 .functor XOR 1, L_0x200d3a0, L_0x1f4e1e0, C4<0>, C4<0>;
L_0x200bbd0 .functor AND 1, L_0x200bad0, L_0x200b980, C4<1>, C4<1>;
L_0x200bc90 .functor OR 1, L_0x200bbd0, L_0x1f4e250, C4<0>, C4<0>;
L_0x200bdf0 .functor XOR 1, L_0x200bad0, L_0x200b980, C4<0>, C4<0>;
v0x1f0df50_0 .net "G", 0 0, L_0x1f4e250;  1 drivers
v0x1f0e030_0 .net "P", 0 0, L_0x200bad0;  1 drivers
v0x1f0e0f0_0 .net "PandCin", 0 0, L_0x200bbd0;  1 drivers
v0x1f0e1c0_0 .net "a", 0 0, L_0x200d3a0;  alias, 1 drivers
v0x1f0e280_0 .net "b", 0 0, L_0x1f4e1e0;  alias, 1 drivers
v0x1f0e390_0 .net "carryin", 0 0, L_0x200b980;  alias, 1 drivers
v0x1f0e450_0 .net "carryout", 0 0, L_0x200bc90;  alias, 1 drivers
v0x1f0e510_0 .net "sum", 0 0, L_0x200bdf0;  alias, 1 drivers
S_0x1f0e670 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f0d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x200c2f0 .functor NOT 1, L_0x200c360, C4<0>, C4<0>, C4<0>;
L_0x200c450 .functor NOT 1, L_0x200c4c0, C4<0>, C4<0>, C4<0>;
L_0x200c5b0 .functor NOT 1, L_0x200c620, C4<0>, C4<0>, C4<0>;
L_0x200c710 .functor AND 1, L_0x200c5b0, L_0x200c450, L_0x200c2f0, L_0x200bdf0;
L_0x200c900 .functor AND 1, L_0x200c5b0, L_0x200c450, L_0x200c970, L_0x200bf60;
L_0x200ca10 .functor AND 1, L_0x200c5b0, L_0x200cb50, L_0x200c2f0, L_0x7f0fd5054848;
L_0x200cc40 .functor AND 1, L_0x200c5b0, L_0x200ccb0, L_0x200cde0, L_0x200c1e0;
L_0x200ced0 .functor AND 1, L_0x200d060, L_0x200c450, L_0x200c2f0, L_0x200c120;
L_0x200d150/0/0 .functor OR 1, L_0x200c710, L_0x200c900, L_0x200ca10, L_0x200cc40;
L_0x200d150/0/4 .functor OR 1, L_0x200ced0, C4<0>, C4<0>, C4<0>;
L_0x200d150 .functor OR 1, L_0x200d150/0/0, L_0x200d150/0/4, C4<0>, C4<0>;
v0x1f0e910_0 .net *"_s1", 0 0, L_0x200c360;  1 drivers
v0x1f0e9f0_0 .net *"_s11", 0 0, L_0x200ccb0;  1 drivers
v0x1f0ead0_0 .net *"_s13", 0 0, L_0x200cde0;  1 drivers
v0x1f0eb90_0 .net *"_s15", 0 0, L_0x200d060;  1 drivers
v0x1f0ec70_0 .net *"_s3", 0 0, L_0x200c4c0;  1 drivers
v0x1f0eda0_0 .net *"_s5", 0 0, L_0x200c620;  1 drivers
v0x1f0ee80_0 .net *"_s7", 0 0, L_0x200c970;  1 drivers
v0x1f0ef60_0 .net *"_s9", 0 0, L_0x200cb50;  1 drivers
v0x1f0f040_0 .net "a0", 0 0, L_0x200bdf0;  alias, 1 drivers
v0x1f0f170_0 .net "a1", 0 0, L_0x200bf60;  alias, 1 drivers
v0x1f0f210_0 .net "a2", 0 0, L_0x7f0fd5054848;  alias, 1 drivers
v0x1f0f2d0_0 .net "a3", 0 0, L_0x200c1e0;  alias, 1 drivers
v0x1f0f390_0 .net "a4", 0 0, L_0x200c120;  alias, 1 drivers
v0x1f0f450_0 .net "addWire", 0 0, L_0x200c710;  1 drivers
v0x1f0f510_0 .net "nandWire", 0 0, L_0x200cc40;  1 drivers
v0x1f0f5d0_0 .net "norWire", 0 0, L_0x200ced0;  1 drivers
v0x1f0f690_0 .net "ns0", 0 0, L_0x200c2f0;  1 drivers
v0x1f0f840_0 .net "ns1", 0 0, L_0x200c450;  1 drivers
v0x1f0f8e0_0 .net "ns2", 0 0, L_0x200c5b0;  1 drivers
v0x1f0f980_0 .net "out", 0 0, L_0x200d150;  alias, 1 drivers
v0x1f0fa20_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f0fae0_0 .net "sltWire", 0 0, L_0x200ca10;  1 drivers
v0x1f0fba0_0 .net "xorWire", 0 0, L_0x200c900;  1 drivers
L_0x200c360 .part v0x1ecd370_0, 0, 1;
L_0x200c4c0 .part v0x1ecd370_0, 1, 1;
L_0x200c620 .part v0x1ecd370_0, 2, 1;
L_0x200c970 .part v0x1ecd370_0, 0, 1;
L_0x200cb50 .part v0x1ecd370_0, 1, 1;
L_0x200ccb0 .part v0x1ecd370_0, 1, 1;
L_0x200cde0 .part v0x1ecd370_0, 0, 1;
L_0x200d060 .part v0x1ecd370_0, 2, 1;
S_0x1f10a50 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f10c10 .param/l "bit" 0 4 127, +C4<01100>;
S_0x1f10cd0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f10a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x200d680 .functor XOR 1, L_0x200d4e0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x200daf0 .functor NOR 1, L_0x200f040, L_0x200d4e0, C4<0>, C4<0>;
L_0x200dc40 .functor XOR 1, L_0x200f040, L_0x200d4e0, C4<0>, C4<0>;
L_0x200dd00 .functor NAND 1, L_0x200f040, L_0x200d4e0, C4<1>, C4<1>;
L_0x200de00 .functor XOR 1, v0x1ecd2a0_0, L_0x200daf0, C4<0>, C4<0>;
L_0x200dec0 .functor XOR 1, v0x1ecd2a0_0, L_0x200dd00, C4<0>, C4<0>;
v0x1f130a0_0 .net "a", 0 0, L_0x200f040;  1 drivers
v0x1f13190_0 .net "addSubtract", 0 0, L_0x200da80;  1 drivers
v0x1f13230_0 .net "b", 0 0, L_0x200d4e0;  1 drivers
v0x1f132d0_0 .net "bOut", 0 0, L_0x200d680;  1 drivers
v0x1f133a0_0 .net "carryin", 0 0, L_0x200f200;  1 drivers
v0x1f13490_0 .net "carryout", 0 0, L_0x200d920;  1 drivers
v0x1f13560_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1ed9b00_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f13810_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f13940_0 .net "nandOut", 0 0, L_0x200dec0;  1 drivers
v0x1f139e0_0 .net "nandgate", 0 0, L_0x200dd00;  1 drivers
v0x1f13a80_0 .net "norOut", 0 0, L_0x200de00;  1 drivers
v0x1f13b20_0 .net "norgate", 0 0, L_0x200daf0;  1 drivers
v0x1f13bc0_0 .net "result", 0 0, L_0x200edf0;  1 drivers
L_0x7f0fd5054890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f13c90_0 .net "slt", 0 0, L_0x7f0fd5054890;  1 drivers
v0x1f13d30_0 .net "xorgate", 0 0, L_0x200dc40;  1 drivers
S_0x1f10fd0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f10cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x200d6f0 .functor AND 1, L_0x200f040, L_0x200d680, C4<1>, C4<1>;
L_0x200d760 .functor XOR 1, L_0x200f040, L_0x200d680, C4<0>, C4<0>;
L_0x200d860 .functor AND 1, L_0x200d760, L_0x200f200, C4<1>, C4<1>;
L_0x200d920 .functor OR 1, L_0x200d860, L_0x200d6f0, C4<0>, C4<0>;
L_0x200da80 .functor XOR 1, L_0x200d760, L_0x200f200, C4<0>, C4<0>;
v0x1f11270_0 .net "G", 0 0, L_0x200d6f0;  1 drivers
v0x1f11350_0 .net "P", 0 0, L_0x200d760;  1 drivers
v0x1f11410_0 .net "PandCin", 0 0, L_0x200d860;  1 drivers
v0x1f114e0_0 .net "a", 0 0, L_0x200f040;  alias, 1 drivers
v0x1f115a0_0 .net "b", 0 0, L_0x200d680;  alias, 1 drivers
v0x1f116b0_0 .net "carryin", 0 0, L_0x200f200;  alias, 1 drivers
v0x1f11770_0 .net "carryout", 0 0, L_0x200d920;  alias, 1 drivers
v0x1f11830_0 .net "sum", 0 0, L_0x200da80;  alias, 1 drivers
S_0x1f11990 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f10cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x200dfd0 .functor NOT 1, L_0x200e040, C4<0>, C4<0>, C4<0>;
L_0x200e130 .functor NOT 1, L_0x200e1a0, C4<0>, C4<0>, C4<0>;
L_0x200e290 .functor NOT 1, L_0x200e300, C4<0>, C4<0>, C4<0>;
L_0x200e3f0 .functor AND 1, L_0x200e290, L_0x200e130, L_0x200dfd0, L_0x200da80;
L_0x200e5e0 .functor AND 1, L_0x200e290, L_0x200e130, L_0x200e650, L_0x200dc40;
L_0x200e6f0 .functor AND 1, L_0x200e290, L_0x200e7f0, L_0x200dfd0, L_0x7f0fd5054890;
L_0x200e8e0 .functor AND 1, L_0x200e290, L_0x200e950, L_0x200ea80, L_0x200dec0;
L_0x200eb70 .functor AND 1, L_0x200ed00, L_0x200e130, L_0x200dfd0, L_0x200de00;
L_0x200edf0/0/0 .functor OR 1, L_0x200e3f0, L_0x200e5e0, L_0x200e6f0, L_0x200e8e0;
L_0x200edf0/0/4 .functor OR 1, L_0x200eb70, C4<0>, C4<0>, C4<0>;
L_0x200edf0 .functor OR 1, L_0x200edf0/0/0, L_0x200edf0/0/4, C4<0>, C4<0>;
v0x1f11c30_0 .net *"_s1", 0 0, L_0x200e040;  1 drivers
v0x1f11d10_0 .net *"_s11", 0 0, L_0x200e950;  1 drivers
v0x1f11df0_0 .net *"_s13", 0 0, L_0x200ea80;  1 drivers
v0x1f11eb0_0 .net *"_s15", 0 0, L_0x200ed00;  1 drivers
v0x1f11f90_0 .net *"_s3", 0 0, L_0x200e1a0;  1 drivers
v0x1f120c0_0 .net *"_s5", 0 0, L_0x200e300;  1 drivers
v0x1f121a0_0 .net *"_s7", 0 0, L_0x200e650;  1 drivers
v0x1f12280_0 .net *"_s9", 0 0, L_0x200e7f0;  1 drivers
v0x1f12360_0 .net "a0", 0 0, L_0x200da80;  alias, 1 drivers
v0x1f12490_0 .net "a1", 0 0, L_0x200dc40;  alias, 1 drivers
v0x1f12530_0 .net "a2", 0 0, L_0x7f0fd5054890;  alias, 1 drivers
v0x1f125f0_0 .net "a3", 0 0, L_0x200dec0;  alias, 1 drivers
v0x1f126b0_0 .net "a4", 0 0, L_0x200de00;  alias, 1 drivers
v0x1f12770_0 .net "addWire", 0 0, L_0x200e3f0;  1 drivers
v0x1f12830_0 .net "nandWire", 0 0, L_0x200e8e0;  1 drivers
v0x1f128f0_0 .net "norWire", 0 0, L_0x200eb70;  1 drivers
v0x1f129b0_0 .net "ns0", 0 0, L_0x200dfd0;  1 drivers
v0x1f12b60_0 .net "ns1", 0 0, L_0x200e130;  1 drivers
v0x1f12c00_0 .net "ns2", 0 0, L_0x200e290;  1 drivers
v0x1f12ca0_0 .net "out", 0 0, L_0x200edf0;  alias, 1 drivers
v0x1f12d40_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f12e00_0 .net "sltWire", 0 0, L_0x200e6f0;  1 drivers
v0x1f12ec0_0 .net "xorWire", 0 0, L_0x200e5e0;  1 drivers
L_0x200e040 .part v0x1ecd370_0, 0, 1;
L_0x200e1a0 .part v0x1ecd370_0, 1, 1;
L_0x200e300 .part v0x1ecd370_0, 2, 1;
L_0x200e650 .part v0x1ecd370_0, 0, 1;
L_0x200e7f0 .part v0x1ecd370_0, 1, 1;
L_0x200e950 .part v0x1ecd370_0, 1, 1;
L_0x200ea80 .part v0x1ecd370_0, 0, 1;
L_0x200ed00 .part v0x1ecd370_0, 2, 1;
S_0x1f13e80 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f14040 .param/l "bit" 0 4 127, +C4<01101>;
S_0x1f14100 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f13e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x200d580 .functor XOR 1, L_0x2002460, v0x1ecd150_0, C4<0>, C4<0>;
L_0x200f7a0 .functor NOR 1, L_0x2010ce0, L_0x2002460, C4<0>, C4<0>;
L_0x200f8a0 .functor XOR 1, L_0x2010ce0, L_0x2002460, C4<0>, C4<0>;
L_0x200f960 .functor NAND 1, L_0x2010ce0, L_0x2002460, C4<1>, C4<1>;
L_0x200fa60 .functor XOR 1, v0x1ecd2a0_0, L_0x200f7a0, C4<0>, C4<0>;
L_0x200fb20 .functor XOR 1, v0x1ecd2a0_0, L_0x200f960, C4<0>, C4<0>;
v0x1f164d0_0 .net "a", 0 0, L_0x2010ce0;  1 drivers
v0x1f165c0_0 .net "addSubtract", 0 0, L_0x200f730;  1 drivers
v0x1f16660_0 .net "b", 0 0, L_0x2002460;  1 drivers
v0x1f16700_0 .net "bOut", 0 0, L_0x200d580;  1 drivers
v0x1f167d0_0 .net "carryin", 0 0, L_0x200f330;  1 drivers
v0x1f168c0_0 .net "carryout", 0 0, L_0x200f5d0;  1 drivers
v0x1f16990_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f16a30_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f16ad0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f16c00_0 .net "nandOut", 0 0, L_0x200fb20;  1 drivers
v0x1f16cd0_0 .net "nandgate", 0 0, L_0x200f960;  1 drivers
v0x1f16d70_0 .net "norOut", 0 0, L_0x200fa60;  1 drivers
v0x1f16e40_0 .net "norgate", 0 0, L_0x200f7a0;  1 drivers
v0x1f16ee0_0 .net "result", 0 0, L_0x2010a90;  1 drivers
L_0x7f0fd50548d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f16fb0_0 .net "slt", 0 0, L_0x7f0fd50548d8;  1 drivers
v0x1f17050_0 .net "xorgate", 0 0, L_0x200f8a0;  1 drivers
S_0x1f14400 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f14100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x200f0e0 .functor AND 1, L_0x2010ce0, L_0x200d580, C4<1>, C4<1>;
L_0x200f460 .functor XOR 1, L_0x2010ce0, L_0x200d580, C4<0>, C4<0>;
L_0x200f560 .functor AND 1, L_0x200f460, L_0x200f330, C4<1>, C4<1>;
L_0x200f5d0 .functor OR 1, L_0x200f560, L_0x200f0e0, C4<0>, C4<0>;
L_0x200f730 .functor XOR 1, L_0x200f460, L_0x200f330, C4<0>, C4<0>;
v0x1f146a0_0 .net "G", 0 0, L_0x200f0e0;  1 drivers
v0x1f14780_0 .net "P", 0 0, L_0x200f460;  1 drivers
v0x1f14840_0 .net "PandCin", 0 0, L_0x200f560;  1 drivers
v0x1f14910_0 .net "a", 0 0, L_0x2010ce0;  alias, 1 drivers
v0x1f149d0_0 .net "b", 0 0, L_0x200d580;  alias, 1 drivers
v0x1f14ae0_0 .net "carryin", 0 0, L_0x200f330;  alias, 1 drivers
v0x1f14ba0_0 .net "carryout", 0 0, L_0x200f5d0;  alias, 1 drivers
v0x1f14c60_0 .net "sum", 0 0, L_0x200f730;  alias, 1 drivers
S_0x1f14dc0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f14100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x200fc30 .functor NOT 1, L_0x200fca0, C4<0>, C4<0>, C4<0>;
L_0x200fd90 .functor NOT 1, L_0x200fe00, C4<0>, C4<0>, C4<0>;
L_0x200fef0 .functor NOT 1, L_0x200ff60, C4<0>, C4<0>, C4<0>;
L_0x2010050 .functor AND 1, L_0x200fef0, L_0x200fd90, L_0x200fc30, L_0x200f730;
L_0x2010240 .functor AND 1, L_0x200fef0, L_0x200fd90, L_0x20102b0, L_0x200f8a0;
L_0x2010350 .functor AND 1, L_0x200fef0, L_0x2010490, L_0x200fc30, L_0x7f0fd50548d8;
L_0x2010580 .functor AND 1, L_0x200fef0, L_0x20105f0, L_0x2010720, L_0x200fb20;
L_0x2010810 .functor AND 1, L_0x20109a0, L_0x200fd90, L_0x200fc30, L_0x200fa60;
L_0x2010a90/0/0 .functor OR 1, L_0x2010050, L_0x2010240, L_0x2010350, L_0x2010580;
L_0x2010a90/0/4 .functor OR 1, L_0x2010810, C4<0>, C4<0>, C4<0>;
L_0x2010a90 .functor OR 1, L_0x2010a90/0/0, L_0x2010a90/0/4, C4<0>, C4<0>;
v0x1f15060_0 .net *"_s1", 0 0, L_0x200fca0;  1 drivers
v0x1f15140_0 .net *"_s11", 0 0, L_0x20105f0;  1 drivers
v0x1f15220_0 .net *"_s13", 0 0, L_0x2010720;  1 drivers
v0x1f152e0_0 .net *"_s15", 0 0, L_0x20109a0;  1 drivers
v0x1f153c0_0 .net *"_s3", 0 0, L_0x200fe00;  1 drivers
v0x1f154f0_0 .net *"_s5", 0 0, L_0x200ff60;  1 drivers
v0x1f155d0_0 .net *"_s7", 0 0, L_0x20102b0;  1 drivers
v0x1f156b0_0 .net *"_s9", 0 0, L_0x2010490;  1 drivers
v0x1f15790_0 .net "a0", 0 0, L_0x200f730;  alias, 1 drivers
v0x1f158c0_0 .net "a1", 0 0, L_0x200f8a0;  alias, 1 drivers
v0x1f15960_0 .net "a2", 0 0, L_0x7f0fd50548d8;  alias, 1 drivers
v0x1f15a20_0 .net "a3", 0 0, L_0x200fb20;  alias, 1 drivers
v0x1f15ae0_0 .net "a4", 0 0, L_0x200fa60;  alias, 1 drivers
v0x1f15ba0_0 .net "addWire", 0 0, L_0x2010050;  1 drivers
v0x1f15c60_0 .net "nandWire", 0 0, L_0x2010580;  1 drivers
v0x1f15d20_0 .net "norWire", 0 0, L_0x2010810;  1 drivers
v0x1f15de0_0 .net "ns0", 0 0, L_0x200fc30;  1 drivers
v0x1f15f90_0 .net "ns1", 0 0, L_0x200fd90;  1 drivers
v0x1f16030_0 .net "ns2", 0 0, L_0x200fef0;  1 drivers
v0x1f160d0_0 .net "out", 0 0, L_0x2010a90;  alias, 1 drivers
v0x1f16170_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f16230_0 .net "sltWire", 0 0, L_0x2010350;  1 drivers
v0x1f162f0_0 .net "xorWire", 0 0, L_0x2010240;  1 drivers
L_0x200fca0 .part v0x1ecd370_0, 0, 1;
L_0x200fe00 .part v0x1ecd370_0, 1, 1;
L_0x200ff60 .part v0x1ecd370_0, 2, 1;
L_0x20102b0 .part v0x1ecd370_0, 0, 1;
L_0x2010490 .part v0x1ecd370_0, 1, 1;
L_0x20105f0 .part v0x1ecd370_0, 1, 1;
L_0x2010720 .part v0x1ecd370_0, 0, 1;
L_0x20109a0 .part v0x1ecd370_0, 2, 1;
S_0x1f171a0 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1edd7d0 .param/l "bit" 0 4 127, +C4<01110>;
S_0x1f174c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f171a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2002500 .functor XOR 1, L_0x2010f90, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2011570 .functor NOR 1, L_0x2012a70, L_0x2010f90, C4<0>, C4<0>;
L_0x2011670 .functor XOR 1, L_0x2012a70, L_0x2010f90, C4<0>, C4<0>;
L_0x2011730 .functor NAND 1, L_0x2012a70, L_0x2010f90, C4<1>, C4<1>;
L_0x2011830 .functor XOR 1, v0x1ecd2a0_0, L_0x2011570, C4<0>, C4<0>;
L_0x20118f0 .functor XOR 1, v0x1ecd2a0_0, L_0x2011730, C4<0>, C4<0>;
v0x1f19870_0 .net "a", 0 0, L_0x2012a70;  1 drivers
v0x1f19960_0 .net "addSubtract", 0 0, L_0x2011500;  1 drivers
v0x1f19a00_0 .net "b", 0 0, L_0x2010f90;  1 drivers
v0x1f19aa0_0 .net "bOut", 0 0, L_0x2002500;  1 drivers
v0x1f19b70_0 .net "carryin", 0 0, L_0x2011030;  1 drivers
v0x1f19c60_0 .net "carryout", 0 0, L_0x20113a0;  1 drivers
v0x1f19d30_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f19dd0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1ee0220_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1ee03d0_0 .net "nandOut", 0 0, L_0x20118f0;  1 drivers
v0x1ee04a0_0 .net "nandgate", 0 0, L_0x2011730;  1 drivers
v0x1ee0540_0 .net "norOut", 0 0, L_0x2011830;  1 drivers
v0x1f1a520_0 .net "norgate", 0 0, L_0x2011570;  1 drivers
v0x1f1a5c0_0 .net "result", 0 0, L_0x2012820;  1 drivers
L_0x7f0fd5054920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f1a660_0 .net "slt", 0 0, L_0x7f0fd5054920;  1 drivers
v0x1f1a700_0 .net "xorgate", 0 0, L_0x2011670;  1 drivers
S_0x1f177c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f174c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2011120 .functor AND 1, L_0x2012a70, L_0x2002500, C4<1>, C4<1>;
L_0x20111e0 .functor XOR 1, L_0x2012a70, L_0x2002500, C4<0>, C4<0>;
L_0x20112e0 .functor AND 1, L_0x20111e0, L_0x2011030, C4<1>, C4<1>;
L_0x20113a0 .functor OR 1, L_0x20112e0, L_0x2011120, C4<0>, C4<0>;
L_0x2011500 .functor XOR 1, L_0x20111e0, L_0x2011030, C4<0>, C4<0>;
v0x1f17a40_0 .net "G", 0 0, L_0x2011120;  1 drivers
v0x1f17b20_0 .net "P", 0 0, L_0x20111e0;  1 drivers
v0x1f17be0_0 .net "PandCin", 0 0, L_0x20112e0;  1 drivers
v0x1f17cb0_0 .net "a", 0 0, L_0x2012a70;  alias, 1 drivers
v0x1f17d70_0 .net "b", 0 0, L_0x2002500;  alias, 1 drivers
v0x1f17e80_0 .net "carryin", 0 0, L_0x2011030;  alias, 1 drivers
v0x1f17f40_0 .net "carryout", 0 0, L_0x20113a0;  alias, 1 drivers
v0x1f18000_0 .net "sum", 0 0, L_0x2011500;  alias, 1 drivers
S_0x1f18160 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f174c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2011a00 .functor NOT 1, L_0x2011a70, C4<0>, C4<0>, C4<0>;
L_0x2011b60 .functor NOT 1, L_0x2011bd0, C4<0>, C4<0>, C4<0>;
L_0x2011cc0 .functor NOT 1, L_0x2011d30, C4<0>, C4<0>, C4<0>;
L_0x2011e20 .functor AND 1, L_0x2011cc0, L_0x2011b60, L_0x2011a00, L_0x2011500;
L_0x2012010 .functor AND 1, L_0x2011cc0, L_0x2011b60, L_0x2012080, L_0x2011670;
L_0x2012120 .functor AND 1, L_0x2011cc0, L_0x2012220, L_0x2011a00, L_0x7f0fd5054920;
L_0x2012310 .functor AND 1, L_0x2011cc0, L_0x2012380, L_0x20124b0, L_0x20118f0;
L_0x20125a0 .functor AND 1, L_0x2012730, L_0x2011b60, L_0x2011a00, L_0x2011830;
L_0x2012820/0/0 .functor OR 1, L_0x2011e20, L_0x2012010, L_0x2012120, L_0x2012310;
L_0x2012820/0/4 .functor OR 1, L_0x20125a0, C4<0>, C4<0>, C4<0>;
L_0x2012820 .functor OR 1, L_0x2012820/0/0, L_0x2012820/0/4, C4<0>, C4<0>;
v0x1f18400_0 .net *"_s1", 0 0, L_0x2011a70;  1 drivers
v0x1f184e0_0 .net *"_s11", 0 0, L_0x2012380;  1 drivers
v0x1f185c0_0 .net *"_s13", 0 0, L_0x20124b0;  1 drivers
v0x1f18680_0 .net *"_s15", 0 0, L_0x2012730;  1 drivers
v0x1f18760_0 .net *"_s3", 0 0, L_0x2011bd0;  1 drivers
v0x1f18890_0 .net *"_s5", 0 0, L_0x2011d30;  1 drivers
v0x1f18970_0 .net *"_s7", 0 0, L_0x2012080;  1 drivers
v0x1f18a50_0 .net *"_s9", 0 0, L_0x2012220;  1 drivers
v0x1f18b30_0 .net "a0", 0 0, L_0x2011500;  alias, 1 drivers
v0x1f18c60_0 .net "a1", 0 0, L_0x2011670;  alias, 1 drivers
v0x1f18d00_0 .net "a2", 0 0, L_0x7f0fd5054920;  alias, 1 drivers
v0x1f18dc0_0 .net "a3", 0 0, L_0x20118f0;  alias, 1 drivers
v0x1f18e80_0 .net "a4", 0 0, L_0x2011830;  alias, 1 drivers
v0x1f18f40_0 .net "addWire", 0 0, L_0x2011e20;  1 drivers
v0x1f19000_0 .net "nandWire", 0 0, L_0x2012310;  1 drivers
v0x1f190c0_0 .net "norWire", 0 0, L_0x20125a0;  1 drivers
v0x1f19180_0 .net "ns0", 0 0, L_0x2011a00;  1 drivers
v0x1f19330_0 .net "ns1", 0 0, L_0x2011b60;  1 drivers
v0x1f193d0_0 .net "ns2", 0 0, L_0x2011cc0;  1 drivers
v0x1f19470_0 .net "out", 0 0, L_0x2012820;  alias, 1 drivers
v0x1f19510_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f195d0_0 .net "sltWire", 0 0, L_0x2012120;  1 drivers
v0x1f19690_0 .net "xorWire", 0 0, L_0x2012010;  1 drivers
L_0x2011a70 .part v0x1ecd370_0, 0, 1;
L_0x2011bd0 .part v0x1ecd370_0, 1, 1;
L_0x2011d30 .part v0x1ecd370_0, 2, 1;
L_0x2012080 .part v0x1ecd370_0, 0, 1;
L_0x2012220 .part v0x1ecd370_0, 1, 1;
L_0x2012380 .part v0x1ecd370_0, 1, 1;
L_0x20124b0 .part v0x1ecd370_0, 0, 1;
L_0x2012730 .part v0x1ecd370_0, 2, 1;
S_0x1f1a810 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f1a9d0 .param/l "bit" 0 4 127, +C4<01111>;
S_0x1f1aa90 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f1a810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2012b10 .functor XOR 1, L_0x20147c0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x20131e0 .functor NOR 1, L_0x2014720, L_0x20147c0, C4<0>, C4<0>;
L_0x20132e0 .functor XOR 1, L_0x2014720, L_0x20147c0, C4<0>, C4<0>;
L_0x20133a0 .functor NAND 1, L_0x2014720, L_0x20147c0, C4<1>, C4<1>;
L_0x20134a0 .functor XOR 1, v0x1ecd2a0_0, L_0x20131e0, C4<0>, C4<0>;
L_0x2013560 .functor XOR 1, v0x1ecd2a0_0, L_0x20133a0, C4<0>, C4<0>;
v0x1f1cea0_0 .net "a", 0 0, L_0x2014720;  1 drivers
v0x1f1cf90_0 .net "addSubtract", 0 0, L_0x2013170;  1 drivers
v0x1f1d030_0 .net "b", 0 0, L_0x20147c0;  1 drivers
v0x1f1d0d0_0 .net "bOut", 0 0, L_0x2012b10;  1 drivers
v0x1f1d1a0_0 .net "carryin", 0 0, L_0x2012cf0;  1 drivers
v0x1f1d290_0 .net "carryout", 0 0, L_0x2013010;  1 drivers
v0x1f1d360_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f1d400_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f1d4a0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f1d5d0_0 .net "nandOut", 0 0, L_0x2013560;  1 drivers
v0x1f1d6a0_0 .net "nandgate", 0 0, L_0x20133a0;  1 drivers
v0x1f1d740_0 .net "norOut", 0 0, L_0x20134a0;  1 drivers
v0x1f1d810_0 .net "norgate", 0 0, L_0x20131e0;  1 drivers
v0x1f1d8b0_0 .net "result", 0 0, L_0x20144d0;  1 drivers
L_0x7f0fd5054968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f1d980_0 .net "slt", 0 0, L_0x7f0fd5054968;  1 drivers
v0x1f1da20_0 .net "xorgate", 0 0, L_0x20132e0;  1 drivers
S_0x1f1ad90 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f1aa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2012b80 .functor AND 1, L_0x2014720, L_0x2012b10, C4<1>, C4<1>;
L_0x2012e50 .functor XOR 1, L_0x2014720, L_0x2012b10, C4<0>, C4<0>;
L_0x2012f50 .functor AND 1, L_0x2012e50, L_0x2012cf0, C4<1>, C4<1>;
L_0x2013010 .functor OR 1, L_0x2012f50, L_0x2012b80, C4<0>, C4<0>;
L_0x2013170 .functor XOR 1, L_0x2012e50, L_0x2012cf0, C4<0>, C4<0>;
v0x1f1b030_0 .net "G", 0 0, L_0x2012b80;  1 drivers
v0x1f1b110_0 .net "P", 0 0, L_0x2012e50;  1 drivers
v0x1f1b1d0_0 .net "PandCin", 0 0, L_0x2012f50;  1 drivers
v0x1f1b2a0_0 .net "a", 0 0, L_0x2014720;  alias, 1 drivers
v0x1f1b360_0 .net "b", 0 0, L_0x2012b10;  alias, 1 drivers
v0x1f1b470_0 .net "carryin", 0 0, L_0x2012cf0;  alias, 1 drivers
v0x1f1b530_0 .net "carryout", 0 0, L_0x2013010;  alias, 1 drivers
v0x1f1b5f0_0 .net "sum", 0 0, L_0x2013170;  alias, 1 drivers
S_0x1f1b750 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f1aa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2013670 .functor NOT 1, L_0x20136e0, C4<0>, C4<0>, C4<0>;
L_0x20137d0 .functor NOT 1, L_0x2013840, C4<0>, C4<0>, C4<0>;
L_0x2013930 .functor NOT 1, L_0x20139a0, C4<0>, C4<0>, C4<0>;
L_0x2013a90 .functor AND 1, L_0x2013930, L_0x20137d0, L_0x2013670, L_0x2013170;
L_0x2013c80 .functor AND 1, L_0x2013930, L_0x20137d0, L_0x2013cf0, L_0x20132e0;
L_0x2013d90 .functor AND 1, L_0x2013930, L_0x2013ed0, L_0x2013670, L_0x7f0fd5054968;
L_0x2013fc0 .functor AND 1, L_0x2013930, L_0x2014030, L_0x2014160, L_0x2013560;
L_0x2014250 .functor AND 1, L_0x20143e0, L_0x20137d0, L_0x2013670, L_0x20134a0;
L_0x20144d0/0/0 .functor OR 1, L_0x2013a90, L_0x2013c80, L_0x2013d90, L_0x2013fc0;
L_0x20144d0/0/4 .functor OR 1, L_0x2014250, C4<0>, C4<0>, C4<0>;
L_0x20144d0 .functor OR 1, L_0x20144d0/0/0, L_0x20144d0/0/4, C4<0>, C4<0>;
v0x1f1ba30_0 .net *"_s1", 0 0, L_0x20136e0;  1 drivers
v0x1f1bb10_0 .net *"_s11", 0 0, L_0x2014030;  1 drivers
v0x1f1bbf0_0 .net *"_s13", 0 0, L_0x2014160;  1 drivers
v0x1f1bcb0_0 .net *"_s15", 0 0, L_0x20143e0;  1 drivers
v0x1f1bd90_0 .net *"_s3", 0 0, L_0x2013840;  1 drivers
v0x1f1bec0_0 .net *"_s5", 0 0, L_0x20139a0;  1 drivers
v0x1f1bfa0_0 .net *"_s7", 0 0, L_0x2013cf0;  1 drivers
v0x1f1c080_0 .net *"_s9", 0 0, L_0x2013ed0;  1 drivers
v0x1f1c160_0 .net "a0", 0 0, L_0x2013170;  alias, 1 drivers
v0x1f1c290_0 .net "a1", 0 0, L_0x20132e0;  alias, 1 drivers
v0x1f1c330_0 .net "a2", 0 0, L_0x7f0fd5054968;  alias, 1 drivers
v0x1f1c3f0_0 .net "a3", 0 0, L_0x2013560;  alias, 1 drivers
v0x1f1c4b0_0 .net "a4", 0 0, L_0x20134a0;  alias, 1 drivers
v0x1f1c570_0 .net "addWire", 0 0, L_0x2013a90;  1 drivers
v0x1f1c630_0 .net "nandWire", 0 0, L_0x2013fc0;  1 drivers
v0x1f1c6f0_0 .net "norWire", 0 0, L_0x2014250;  1 drivers
v0x1f1c7b0_0 .net "ns0", 0 0, L_0x2013670;  1 drivers
v0x1f1c960_0 .net "ns1", 0 0, L_0x20137d0;  1 drivers
v0x1f1ca00_0 .net "ns2", 0 0, L_0x2013930;  1 drivers
v0x1f1caa0_0 .net "out", 0 0, L_0x20144d0;  alias, 1 drivers
v0x1f1cb40_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f1cc00_0 .net "sltWire", 0 0, L_0x2013d90;  1 drivers
v0x1f1ccc0_0 .net "xorWire", 0 0, L_0x2013c80;  1 drivers
L_0x20136e0 .part v0x1ecd370_0, 0, 1;
L_0x2013840 .part v0x1ecd370_0, 1, 1;
L_0x20139a0 .part v0x1ecd370_0, 2, 1;
L_0x2013cf0 .part v0x1ecd370_0, 0, 1;
L_0x2013ed0 .part v0x1ecd370_0, 1, 1;
L_0x2014030 .part v0x1ecd370_0, 1, 1;
L_0x2014160 .part v0x1ecd370_0, 0, 1;
L_0x20143e0 .part v0x1ecd370_0, 2, 1;
S_0x1f1db70 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f1dd30 .param/l "bit" 0 4 127, +C4<010000>;
S_0x1f1ddf0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f1db70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x20149d0 .functor XOR 1, L_0x2014860, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2014e90 .functor NOR 1, L_0x2016440, L_0x2014860, C4<0>, C4<0>;
L_0x2014f90 .functor XOR 1, L_0x2016440, L_0x2014860, C4<0>, C4<0>;
L_0x2015050 .functor NAND 1, L_0x2016440, L_0x2014860, C4<1>, C4<1>;
L_0x2015150 .functor XOR 1, v0x1ecd2a0_0, L_0x2014e90, C4<0>, C4<0>;
L_0x1f1c200 .functor XOR 1, v0x1ecd2a0_0, L_0x2015050, C4<0>, C4<0>;
v0x1f20180_0 .net "a", 0 0, L_0x2016440;  1 drivers
v0x1f20270_0 .net "addSubtract", 0 0, L_0x2014e20;  1 drivers
v0x1f20360_0 .net "b", 0 0, L_0x2014860;  1 drivers
v0x1f20400_0 .net "bOut", 0 0, L_0x20149d0;  1 drivers
v0x1f204d0_0 .net "carryin", 0 0, L_0x2014900;  1 drivers
v0x1f205c0_0 .net "carryout", 0 0, L_0x2014cc0;  1 drivers
v0x1f20690_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f20730_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f207d0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f20900_0 .net "nandOut", 0 0, L_0x1f1c200;  1 drivers
v0x1f209d0_0 .net "nandgate", 0 0, L_0x2015050;  1 drivers
v0x1f20a70_0 .net "norOut", 0 0, L_0x2015150;  1 drivers
v0x1f20b40_0 .net "norgate", 0 0, L_0x2014e90;  1 drivers
v0x1f20be0_0 .net "result", 0 0, L_0x20161f0;  1 drivers
L_0x7f0fd50549b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f20cb0_0 .net "slt", 0 0, L_0x7f0fd50549b0;  1 drivers
v0x1f20d50_0 .net "xorgate", 0 0, L_0x2014f90;  1 drivers
S_0x1f1e0f0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f1ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2014a40 .functor AND 1, L_0x2016440, L_0x20149d0, C4<1>, C4<1>;
L_0x2014b00 .functor XOR 1, L_0x2016440, L_0x20149d0, C4<0>, C4<0>;
L_0x2014c00 .functor AND 1, L_0x2014b00, L_0x2014900, C4<1>, C4<1>;
L_0x2014cc0 .functor OR 1, L_0x2014c00, L_0x2014a40, C4<0>, C4<0>;
L_0x2014e20 .functor XOR 1, L_0x2014b00, L_0x2014900, C4<0>, C4<0>;
v0x1f1e390_0 .net "G", 0 0, L_0x2014a40;  1 drivers
v0x1f1e470_0 .net "P", 0 0, L_0x2014b00;  1 drivers
v0x1f1e530_0 .net "PandCin", 0 0, L_0x2014c00;  1 drivers
v0x1f1e600_0 .net "a", 0 0, L_0x2016440;  alias, 1 drivers
v0x1f1e6c0_0 .net "b", 0 0, L_0x20149d0;  alias, 1 drivers
v0x1f1e7d0_0 .net "carryin", 0 0, L_0x2014900;  alias, 1 drivers
v0x1f1e890_0 .net "carryout", 0 0, L_0x2014cc0;  alias, 1 drivers
v0x1f1e950_0 .net "sum", 0 0, L_0x2014e20;  alias, 1 drivers
S_0x1f1eab0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f1ddf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1f15830 .functor NOT 1, L_0x1f4d6b0, C4<0>, C4<0>, C4<0>;
L_0x1f4d7a0 .functor NOT 1, L_0x1f4d810, C4<0>, C4<0>, C4<0>;
L_0x1f4d900 .functor NOT 1, L_0x1f4d970, C4<0>, C4<0>, C4<0>;
L_0x1f12400 .functor AND 1, L_0x1f4d900, L_0x1f4d7a0, L_0x1f15830, L_0x2014e20;
L_0x20159d0 .functor AND 1, L_0x1f4d900, L_0x1f4d7a0, L_0x2015a40, L_0x2014f90;
L_0x2015ae0 .functor AND 1, L_0x1f4d900, L_0x2015c30, L_0x1f15830, L_0x7f0fd50549b0;
L_0x2015d20 .functor AND 1, L_0x1f4d900, L_0x2015d90, L_0x2015e80, L_0x1f1c200;
L_0x2015f70 .functor AND 1, L_0x2016100, L_0x1f4d7a0, L_0x1f15830, L_0x2015150;
L_0x20161f0/0/0 .functor OR 1, L_0x1f12400, L_0x20159d0, L_0x2015ae0, L_0x2015d20;
L_0x20161f0/0/4 .functor OR 1, L_0x2015f70, C4<0>, C4<0>, C4<0>;
L_0x20161f0 .functor OR 1, L_0x20161f0/0/0, L_0x20161f0/0/4, C4<0>, C4<0>;
v0x1f1ed50_0 .net *"_s1", 0 0, L_0x1f4d6b0;  1 drivers
v0x1f1ee30_0 .net *"_s11", 0 0, L_0x2015d90;  1 drivers
v0x1f1ef10_0 .net *"_s13", 0 0, L_0x2015e80;  1 drivers
v0x1f1efd0_0 .net *"_s15", 0 0, L_0x2016100;  1 drivers
v0x1f1f0b0_0 .net *"_s3", 0 0, L_0x1f4d810;  1 drivers
v0x1f1f1e0_0 .net *"_s5", 0 0, L_0x1f4d970;  1 drivers
v0x1f1f2c0_0 .net *"_s7", 0 0, L_0x2015a40;  1 drivers
v0x1f1f3a0_0 .net *"_s9", 0 0, L_0x2015c30;  1 drivers
v0x1f1f480_0 .net "a0", 0 0, L_0x2014e20;  alias, 1 drivers
v0x1f1f5b0_0 .net "a1", 0 0, L_0x2014f90;  alias, 1 drivers
v0x1f1f650_0 .net "a2", 0 0, L_0x7f0fd50549b0;  alias, 1 drivers
v0x1f1f710_0 .net "a3", 0 0, L_0x1f1c200;  alias, 1 drivers
v0x1f1f7d0_0 .net "a4", 0 0, L_0x2015150;  alias, 1 drivers
v0x1f1f890_0 .net "addWire", 0 0, L_0x1f12400;  1 drivers
v0x1f1f950_0 .net "nandWire", 0 0, L_0x2015d20;  1 drivers
v0x1f1fa10_0 .net "norWire", 0 0, L_0x2015f70;  1 drivers
v0x1f1fad0_0 .net "ns0", 0 0, L_0x1f15830;  1 drivers
v0x1f1fc80_0 .net "ns1", 0 0, L_0x1f4d7a0;  1 drivers
v0x1f1fd20_0 .net "ns2", 0 0, L_0x1f4d900;  1 drivers
v0x1f1fdc0_0 .net "out", 0 0, L_0x20161f0;  alias, 1 drivers
v0x1f1fe60_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f1ff20_0 .net "sltWire", 0 0, L_0x2015ae0;  1 drivers
v0x1f1ffe0_0 .net "xorWire", 0 0, L_0x20159d0;  1 drivers
L_0x1f4d6b0 .part v0x1ecd370_0, 0, 1;
L_0x1f4d810 .part v0x1ecd370_0, 1, 1;
L_0x1f4d970 .part v0x1ecd370_0, 2, 1;
L_0x2015a40 .part v0x1ecd370_0, 0, 1;
L_0x2015c30 .part v0x1ecd370_0, 1, 1;
L_0x2015d90 .part v0x1ecd370_0, 1, 1;
L_0x2015e80 .part v0x1ecd370_0, 0, 1;
L_0x2016100 .part v0x1ecd370_0, 2, 1;
S_0x1f20ea0 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f21060 .param/l "bit" 0 4 127, +C4<010001>;
S_0x1f21120 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f20ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f4e0d0 .functor XOR 1, L_0x20182c0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2016d20 .functor NOR 1, L_0x2018220, L_0x20182c0, C4<0>, C4<0>;
L_0x2016e20 .functor XOR 1, L_0x2018220, L_0x20182c0, C4<0>, C4<0>;
L_0x2016ee0 .functor NAND 1, L_0x2018220, L_0x20182c0, C4<1>, C4<1>;
L_0x2016fe0 .functor XOR 1, v0x1ecd2a0_0, L_0x2016d20, C4<0>, C4<0>;
L_0x20170a0 .functor XOR 1, v0x1ecd2a0_0, L_0x2016ee0, C4<0>, C4<0>;
v0x1f234f0_0 .net "a", 0 0, L_0x2018220;  1 drivers
v0x1f235e0_0 .net "addSubtract", 0 0, L_0x2016cb0;  1 drivers
v0x1f23680_0 .net "b", 0 0, L_0x20182c0;  1 drivers
v0x1f23720_0 .net "bOut", 0 0, L_0x1f4e0d0;  1 drivers
v0x1f237f0_0 .net "carryin", 0 0, L_0x2016900;  1 drivers
v0x1f238e0_0 .net "carryout", 0 0, L_0x2016b50;  1 drivers
v0x1f239b0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f23a50_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f23af0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f23c20_0 .net "nandOut", 0 0, L_0x20170a0;  1 drivers
v0x1f23cf0_0 .net "nandgate", 0 0, L_0x2016ee0;  1 drivers
v0x1f23d90_0 .net "norOut", 0 0, L_0x2016fe0;  1 drivers
v0x1f23e60_0 .net "norgate", 0 0, L_0x2016d20;  1 drivers
v0x1f23f00_0 .net "result", 0 0, L_0x2017fd0;  1 drivers
L_0x7f0fd50549f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f23fd0_0 .net "slt", 0 0, L_0x7f0fd50549f8;  1 drivers
v0x1f24070_0 .net "xorgate", 0 0, L_0x2016e20;  1 drivers
S_0x1f21420 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f21120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f4e140 .functor AND 1, L_0x2018220, L_0x1f4e0d0, C4<1>, C4<1>;
L_0x2016530 .functor XOR 1, L_0x2018220, L_0x1f4e0d0, C4<0>, C4<0>;
L_0x2016a90 .functor AND 1, L_0x2016530, L_0x2016900, C4<1>, C4<1>;
L_0x2016b50 .functor OR 1, L_0x2016a90, L_0x1f4e140, C4<0>, C4<0>;
L_0x2016cb0 .functor XOR 1, L_0x2016530, L_0x2016900, C4<0>, C4<0>;
v0x1f216c0_0 .net "G", 0 0, L_0x1f4e140;  1 drivers
v0x1f217a0_0 .net "P", 0 0, L_0x2016530;  1 drivers
v0x1f21860_0 .net "PandCin", 0 0, L_0x2016a90;  1 drivers
v0x1f21930_0 .net "a", 0 0, L_0x2018220;  alias, 1 drivers
v0x1f219f0_0 .net "b", 0 0, L_0x1f4e0d0;  alias, 1 drivers
v0x1f21b00_0 .net "carryin", 0 0, L_0x2016900;  alias, 1 drivers
v0x1f21bc0_0 .net "carryout", 0 0, L_0x2016b50;  alias, 1 drivers
v0x1f21c80_0 .net "sum", 0 0, L_0x2016cb0;  alias, 1 drivers
S_0x1f21de0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f21120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x20171b0 .functor NOT 1, L_0x2017220, C4<0>, C4<0>, C4<0>;
L_0x2017310 .functor NOT 1, L_0x2017380, C4<0>, C4<0>, C4<0>;
L_0x2017470 .functor NOT 1, L_0x20174e0, C4<0>, C4<0>, C4<0>;
L_0x20175d0 .functor AND 1, L_0x2017470, L_0x2017310, L_0x20171b0, L_0x2016cb0;
L_0x20177c0 .functor AND 1, L_0x2017470, L_0x2017310, L_0x2017830, L_0x2016e20;
L_0x20178d0 .functor AND 1, L_0x2017470, L_0x20179d0, L_0x20171b0, L_0x7f0fd50549f8;
L_0x2017ac0 .functor AND 1, L_0x2017470, L_0x2017b30, L_0x2017c60, L_0x20170a0;
L_0x2017d50 .functor AND 1, L_0x2017ee0, L_0x2017310, L_0x20171b0, L_0x2016fe0;
L_0x2017fd0/0/0 .functor OR 1, L_0x20175d0, L_0x20177c0, L_0x20178d0, L_0x2017ac0;
L_0x2017fd0/0/4 .functor OR 1, L_0x2017d50, C4<0>, C4<0>, C4<0>;
L_0x2017fd0 .functor OR 1, L_0x2017fd0/0/0, L_0x2017fd0/0/4, C4<0>, C4<0>;
v0x1f22080_0 .net *"_s1", 0 0, L_0x2017220;  1 drivers
v0x1f22160_0 .net *"_s11", 0 0, L_0x2017b30;  1 drivers
v0x1f22240_0 .net *"_s13", 0 0, L_0x2017c60;  1 drivers
v0x1f22300_0 .net *"_s15", 0 0, L_0x2017ee0;  1 drivers
v0x1f223e0_0 .net *"_s3", 0 0, L_0x2017380;  1 drivers
v0x1f22510_0 .net *"_s5", 0 0, L_0x20174e0;  1 drivers
v0x1f225f0_0 .net *"_s7", 0 0, L_0x2017830;  1 drivers
v0x1f226d0_0 .net *"_s9", 0 0, L_0x20179d0;  1 drivers
v0x1f227b0_0 .net "a0", 0 0, L_0x2016cb0;  alias, 1 drivers
v0x1f228e0_0 .net "a1", 0 0, L_0x2016e20;  alias, 1 drivers
v0x1f22980_0 .net "a2", 0 0, L_0x7f0fd50549f8;  alias, 1 drivers
v0x1f22a40_0 .net "a3", 0 0, L_0x20170a0;  alias, 1 drivers
v0x1f22b00_0 .net "a4", 0 0, L_0x2016fe0;  alias, 1 drivers
v0x1f22bc0_0 .net "addWire", 0 0, L_0x20175d0;  1 drivers
v0x1f22c80_0 .net "nandWire", 0 0, L_0x2017ac0;  1 drivers
v0x1f22d40_0 .net "norWire", 0 0, L_0x2017d50;  1 drivers
v0x1f22e00_0 .net "ns0", 0 0, L_0x20171b0;  1 drivers
v0x1f22fb0_0 .net "ns1", 0 0, L_0x2017310;  1 drivers
v0x1f23050_0 .net "ns2", 0 0, L_0x2017470;  1 drivers
v0x1f230f0_0 .net "out", 0 0, L_0x2017fd0;  alias, 1 drivers
v0x1f23190_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f23250_0 .net "sltWire", 0 0, L_0x20178d0;  1 drivers
v0x1f23310_0 .net "xorWire", 0 0, L_0x20177c0;  1 drivers
L_0x2017220 .part v0x1ecd370_0, 0, 1;
L_0x2017380 .part v0x1ecd370_0, 1, 1;
L_0x20174e0 .part v0x1ecd370_0, 2, 1;
L_0x2017830 .part v0x1ecd370_0, 0, 1;
L_0x20179d0 .part v0x1ecd370_0, 1, 1;
L_0x2017b30 .part v0x1ecd370_0, 1, 1;
L_0x2017c60 .part v0x1ecd370_0, 0, 1;
L_0x2017ee0 .part v0x1ecd370_0, 2, 1;
S_0x1f241c0 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f24380 .param/l "bit" 0 4 127, +C4<010010>;
S_0x1f24440 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f241c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2018500 .functor XOR 1, L_0x2018360, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2018970 .functor NOR 1, L_0x2019f00, L_0x2018360, C4<0>, C4<0>;
L_0x2018ac0 .functor XOR 1, L_0x2019f00, L_0x2018360, C4<0>, C4<0>;
L_0x2018b80 .functor NAND 1, L_0x2019f00, L_0x2018360, C4<1>, C4<1>;
L_0x2018c80 .functor XOR 1, v0x1ecd2a0_0, L_0x2018970, C4<0>, C4<0>;
L_0x2018d40 .functor XOR 1, v0x1ecd2a0_0, L_0x2018b80, C4<0>, C4<0>;
v0x1f26810_0 .net "a", 0 0, L_0x2019f00;  1 drivers
v0x1f26900_0 .net "addSubtract", 0 0, L_0x2018900;  1 drivers
v0x1f269a0_0 .net "b", 0 0, L_0x2018360;  1 drivers
v0x1f26a40_0 .net "bOut", 0 0, L_0x2018500;  1 drivers
v0x1f26b10_0 .net "carryin", 0 0, L_0x2018400;  1 drivers
v0x1f26c00_0 .net "carryout", 0 0, L_0x20187a0;  1 drivers
v0x1f26cd0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f26d70_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f26e10_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f26f40_0 .net "nandOut", 0 0, L_0x2018d40;  1 drivers
v0x1f27010_0 .net "nandgate", 0 0, L_0x2018b80;  1 drivers
v0x1f270b0_0 .net "norOut", 0 0, L_0x2018c80;  1 drivers
v0x1f27180_0 .net "norgate", 0 0, L_0x2018970;  1 drivers
v0x1f27220_0 .net "result", 0 0, L_0x2019cb0;  1 drivers
L_0x7f0fd5054a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f272f0_0 .net "slt", 0 0, L_0x7f0fd5054a40;  1 drivers
v0x1f27390_0 .net "xorgate", 0 0, L_0x2018ac0;  1 drivers
S_0x1f24740 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f24440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2018570 .functor AND 1, L_0x2019f00, L_0x2018500, C4<1>, C4<1>;
L_0x20185e0 .functor XOR 1, L_0x2019f00, L_0x2018500, C4<0>, C4<0>;
L_0x20186e0 .functor AND 1, L_0x20185e0, L_0x2018400, C4<1>, C4<1>;
L_0x20187a0 .functor OR 1, L_0x20186e0, L_0x2018570, C4<0>, C4<0>;
L_0x2018900 .functor XOR 1, L_0x20185e0, L_0x2018400, C4<0>, C4<0>;
v0x1f249e0_0 .net "G", 0 0, L_0x2018570;  1 drivers
v0x1f24ac0_0 .net "P", 0 0, L_0x20185e0;  1 drivers
v0x1f24b80_0 .net "PandCin", 0 0, L_0x20186e0;  1 drivers
v0x1f24c50_0 .net "a", 0 0, L_0x2019f00;  alias, 1 drivers
v0x1f24d10_0 .net "b", 0 0, L_0x2018500;  alias, 1 drivers
v0x1f24e20_0 .net "carryin", 0 0, L_0x2018400;  alias, 1 drivers
v0x1f24ee0_0 .net "carryout", 0 0, L_0x20187a0;  alias, 1 drivers
v0x1f24fa0_0 .net "sum", 0 0, L_0x2018900;  alias, 1 drivers
S_0x1f25100 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f24440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2018e50 .functor NOT 1, L_0x2018ec0, C4<0>, C4<0>, C4<0>;
L_0x2018fb0 .functor NOT 1, L_0x2019020, C4<0>, C4<0>, C4<0>;
L_0x2019110 .functor NOT 1, L_0x2019180, C4<0>, C4<0>, C4<0>;
L_0x2019270 .functor AND 1, L_0x2019110, L_0x2018fb0, L_0x2018e50, L_0x2018900;
L_0x2019460 .functor AND 1, L_0x2019110, L_0x2018fb0, L_0x20194d0, L_0x2018ac0;
L_0x2019570 .functor AND 1, L_0x2019110, L_0x20196b0, L_0x2018e50, L_0x7f0fd5054a40;
L_0x20197a0 .functor AND 1, L_0x2019110, L_0x2019810, L_0x2019940, L_0x2018d40;
L_0x2019a30 .functor AND 1, L_0x2019bc0, L_0x2018fb0, L_0x2018e50, L_0x2018c80;
L_0x2019cb0/0/0 .functor OR 1, L_0x2019270, L_0x2019460, L_0x2019570, L_0x20197a0;
L_0x2019cb0/0/4 .functor OR 1, L_0x2019a30, C4<0>, C4<0>, C4<0>;
L_0x2019cb0 .functor OR 1, L_0x2019cb0/0/0, L_0x2019cb0/0/4, C4<0>, C4<0>;
v0x1f253a0_0 .net *"_s1", 0 0, L_0x2018ec0;  1 drivers
v0x1f25480_0 .net *"_s11", 0 0, L_0x2019810;  1 drivers
v0x1f25560_0 .net *"_s13", 0 0, L_0x2019940;  1 drivers
v0x1f25620_0 .net *"_s15", 0 0, L_0x2019bc0;  1 drivers
v0x1f25700_0 .net *"_s3", 0 0, L_0x2019020;  1 drivers
v0x1f25830_0 .net *"_s5", 0 0, L_0x2019180;  1 drivers
v0x1f25910_0 .net *"_s7", 0 0, L_0x20194d0;  1 drivers
v0x1f259f0_0 .net *"_s9", 0 0, L_0x20196b0;  1 drivers
v0x1f25ad0_0 .net "a0", 0 0, L_0x2018900;  alias, 1 drivers
v0x1f25c00_0 .net "a1", 0 0, L_0x2018ac0;  alias, 1 drivers
v0x1f25ca0_0 .net "a2", 0 0, L_0x7f0fd5054a40;  alias, 1 drivers
v0x1f25d60_0 .net "a3", 0 0, L_0x2018d40;  alias, 1 drivers
v0x1f25e20_0 .net "a4", 0 0, L_0x2018c80;  alias, 1 drivers
v0x1f25ee0_0 .net "addWire", 0 0, L_0x2019270;  1 drivers
v0x1f25fa0_0 .net "nandWire", 0 0, L_0x20197a0;  1 drivers
v0x1f26060_0 .net "norWire", 0 0, L_0x2019a30;  1 drivers
v0x1f26120_0 .net "ns0", 0 0, L_0x2018e50;  1 drivers
v0x1f262d0_0 .net "ns1", 0 0, L_0x2018fb0;  1 drivers
v0x1f26370_0 .net "ns2", 0 0, L_0x2019110;  1 drivers
v0x1f26410_0 .net "out", 0 0, L_0x2019cb0;  alias, 1 drivers
v0x1f264b0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f26570_0 .net "sltWire", 0 0, L_0x2019570;  1 drivers
v0x1f26630_0 .net "xorWire", 0 0, L_0x2019460;  1 drivers
L_0x2018ec0 .part v0x1ecd370_0, 0, 1;
L_0x2019020 .part v0x1ecd370_0, 1, 1;
L_0x2019180 .part v0x1ecd370_0, 2, 1;
L_0x20194d0 .part v0x1ecd370_0, 0, 1;
L_0x20196b0 .part v0x1ecd370_0, 1, 1;
L_0x2019810 .part v0x1ecd370_0, 1, 1;
L_0x2019940 .part v0x1ecd370_0, 0, 1;
L_0x2019bc0 .part v0x1ecd370_0, 2, 1;
S_0x1f274e0 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f276a0 .param/l "bit" 0 4 127, +C4<010011>;
S_0x1f27760 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f274e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2019fa0 .functor XOR 1, L_0x201bc50, v0x1ecd150_0, C4<0>, C4<0>;
L_0x201a670 .functor NOR 1, L_0x201bbb0, L_0x201bc50, C4<0>, C4<0>;
L_0x201a770 .functor XOR 1, L_0x201bbb0, L_0x201bc50, C4<0>, C4<0>;
L_0x201a830 .functor NAND 1, L_0x201bbb0, L_0x201bc50, C4<1>, C4<1>;
L_0x201a930 .functor XOR 1, v0x1ecd2a0_0, L_0x201a670, C4<0>, C4<0>;
L_0x201a9f0 .functor XOR 1, v0x1ecd2a0_0, L_0x201a830, C4<0>, C4<0>;
v0x1f29b30_0 .net "a", 0 0, L_0x201bbb0;  1 drivers
v0x1f29c20_0 .net "addSubtract", 0 0, L_0x201a600;  1 drivers
v0x1f29cc0_0 .net "b", 0 0, L_0x201bc50;  1 drivers
v0x1f29d60_0 .net "bOut", 0 0, L_0x2019fa0;  1 drivers
v0x1f29e30_0 .net "carryin", 0 0, L_0x201a1e0;  1 drivers
v0x1f29f20_0 .net "carryout", 0 0, L_0x201a4a0;  1 drivers
v0x1f29ff0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f2a090_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f2a130_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f2a260_0 .net "nandOut", 0 0, L_0x201a9f0;  1 drivers
v0x1f2a330_0 .net "nandgate", 0 0, L_0x201a830;  1 drivers
v0x1f2a3d0_0 .net "norOut", 0 0, L_0x201a930;  1 drivers
v0x1f2a4a0_0 .net "norgate", 0 0, L_0x201a670;  1 drivers
v0x1f2a540_0 .net "result", 0 0, L_0x201b960;  1 drivers
L_0x7f0fd5054a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f2a610_0 .net "slt", 0 0, L_0x7f0fd5054a88;  1 drivers
v0x1f2a6b0_0 .net "xorgate", 0 0, L_0x201a770;  1 drivers
S_0x1f27a60 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f27760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x201a010 .functor AND 1, L_0x201bbb0, L_0x2019fa0, C4<1>, C4<1>;
L_0x201a0d0 .functor XOR 1, L_0x201bbb0, L_0x2019fa0, C4<0>, C4<0>;
L_0x201a430 .functor AND 1, L_0x201a0d0, L_0x201a1e0, C4<1>, C4<1>;
L_0x201a4a0 .functor OR 1, L_0x201a430, L_0x201a010, C4<0>, C4<0>;
L_0x201a600 .functor XOR 1, L_0x201a0d0, L_0x201a1e0, C4<0>, C4<0>;
v0x1f27d00_0 .net "G", 0 0, L_0x201a010;  1 drivers
v0x1f27de0_0 .net "P", 0 0, L_0x201a0d0;  1 drivers
v0x1f27ea0_0 .net "PandCin", 0 0, L_0x201a430;  1 drivers
v0x1f27f70_0 .net "a", 0 0, L_0x201bbb0;  alias, 1 drivers
v0x1f28030_0 .net "b", 0 0, L_0x2019fa0;  alias, 1 drivers
v0x1f28140_0 .net "carryin", 0 0, L_0x201a1e0;  alias, 1 drivers
v0x1f28200_0 .net "carryout", 0 0, L_0x201a4a0;  alias, 1 drivers
v0x1f282c0_0 .net "sum", 0 0, L_0x201a600;  alias, 1 drivers
S_0x1f28420 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f27760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x201ab00 .functor NOT 1, L_0x201ab70, C4<0>, C4<0>, C4<0>;
L_0x201ac60 .functor NOT 1, L_0x201acd0, C4<0>, C4<0>, C4<0>;
L_0x201adc0 .functor NOT 1, L_0x201ae30, C4<0>, C4<0>, C4<0>;
L_0x201af20 .functor AND 1, L_0x201adc0, L_0x201ac60, L_0x201ab00, L_0x201a600;
L_0x201b110 .functor AND 1, L_0x201adc0, L_0x201ac60, L_0x201b180, L_0x201a770;
L_0x201b220 .functor AND 1, L_0x201adc0, L_0x201b360, L_0x201ab00, L_0x7f0fd5054a88;
L_0x201b450 .functor AND 1, L_0x201adc0, L_0x201b4c0, L_0x201b5f0, L_0x201a9f0;
L_0x201b6e0 .functor AND 1, L_0x201b870, L_0x201ac60, L_0x201ab00, L_0x201a930;
L_0x201b960/0/0 .functor OR 1, L_0x201af20, L_0x201b110, L_0x201b220, L_0x201b450;
L_0x201b960/0/4 .functor OR 1, L_0x201b6e0, C4<0>, C4<0>, C4<0>;
L_0x201b960 .functor OR 1, L_0x201b960/0/0, L_0x201b960/0/4, C4<0>, C4<0>;
v0x1f286c0_0 .net *"_s1", 0 0, L_0x201ab70;  1 drivers
v0x1f287a0_0 .net *"_s11", 0 0, L_0x201b4c0;  1 drivers
v0x1f28880_0 .net *"_s13", 0 0, L_0x201b5f0;  1 drivers
v0x1f28940_0 .net *"_s15", 0 0, L_0x201b870;  1 drivers
v0x1f28a20_0 .net *"_s3", 0 0, L_0x201acd0;  1 drivers
v0x1f28b50_0 .net *"_s5", 0 0, L_0x201ae30;  1 drivers
v0x1f28c30_0 .net *"_s7", 0 0, L_0x201b180;  1 drivers
v0x1f28d10_0 .net *"_s9", 0 0, L_0x201b360;  1 drivers
v0x1f28df0_0 .net "a0", 0 0, L_0x201a600;  alias, 1 drivers
v0x1f28f20_0 .net "a1", 0 0, L_0x201a770;  alias, 1 drivers
v0x1f28fc0_0 .net "a2", 0 0, L_0x7f0fd5054a88;  alias, 1 drivers
v0x1f29080_0 .net "a3", 0 0, L_0x201a9f0;  alias, 1 drivers
v0x1f29140_0 .net "a4", 0 0, L_0x201a930;  alias, 1 drivers
v0x1f29200_0 .net "addWire", 0 0, L_0x201af20;  1 drivers
v0x1f292c0_0 .net "nandWire", 0 0, L_0x201b450;  1 drivers
v0x1f29380_0 .net "norWire", 0 0, L_0x201b6e0;  1 drivers
v0x1f29440_0 .net "ns0", 0 0, L_0x201ab00;  1 drivers
v0x1f295f0_0 .net "ns1", 0 0, L_0x201ac60;  1 drivers
v0x1f29690_0 .net "ns2", 0 0, L_0x201adc0;  1 drivers
v0x1f29730_0 .net "out", 0 0, L_0x201b960;  alias, 1 drivers
v0x1f297d0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f29890_0 .net "sltWire", 0 0, L_0x201b220;  1 drivers
v0x1f29950_0 .net "xorWire", 0 0, L_0x201b110;  1 drivers
L_0x201ab70 .part v0x1ecd370_0, 0, 1;
L_0x201acd0 .part v0x1ecd370_0, 1, 1;
L_0x201ae30 .part v0x1ecd370_0, 2, 1;
L_0x201b180 .part v0x1ecd370_0, 0, 1;
L_0x201b360 .part v0x1ecd370_0, 1, 1;
L_0x201b4c0 .part v0x1ecd370_0, 1, 1;
L_0x201b5f0 .part v0x1ecd370_0, 0, 1;
L_0x201b870 .part v0x1ecd370_0, 2, 1;
S_0x1f2a800 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f2a9c0 .param/l "bit" 0 4 127, +C4<010100>;
S_0x1f2aa80 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f2a800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x201a310 .functor XOR 1, L_0x201bcf0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x201c360 .functor NOR 1, L_0x201d8a0, L_0x201bcf0, C4<0>, C4<0>;
L_0x201c460 .functor XOR 1, L_0x201d8a0, L_0x201bcf0, C4<0>, C4<0>;
L_0x201c520 .functor NAND 1, L_0x201d8a0, L_0x201bcf0, C4<1>, C4<1>;
L_0x201c620 .functor XOR 1, v0x1ecd2a0_0, L_0x201c360, C4<0>, C4<0>;
L_0x201c6e0 .functor XOR 1, v0x1ecd2a0_0, L_0x201c520, C4<0>, C4<0>;
v0x1f2ce50_0 .net "a", 0 0, L_0x201d8a0;  1 drivers
v0x1f2cf40_0 .net "addSubtract", 0 0, L_0x201c2f0;  1 drivers
v0x1f2cfe0_0 .net "b", 0 0, L_0x201bcf0;  1 drivers
v0x1f2d080_0 .net "bOut", 0 0, L_0x201a310;  1 drivers
v0x1f2d150_0 .net "carryin", 0 0, L_0x201bd90;  1 drivers
v0x1f2d240_0 .net "carryout", 0 0, L_0x201c190;  1 drivers
v0x1f2d310_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f2d3b0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f2d450_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f2d580_0 .net "nandOut", 0 0, L_0x201c6e0;  1 drivers
v0x1f2d650_0 .net "nandgate", 0 0, L_0x201c520;  1 drivers
v0x1f2d6f0_0 .net "norOut", 0 0, L_0x201c620;  1 drivers
v0x1f2d7c0_0 .net "norgate", 0 0, L_0x201c360;  1 drivers
v0x1f2d860_0 .net "result", 0 0, L_0x201d650;  1 drivers
L_0x7f0fd5054ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f2d930_0 .net "slt", 0 0, L_0x7f0fd5054ad0;  1 drivers
v0x1f2d9d0_0 .net "xorgate", 0 0, L_0x201c460;  1 drivers
S_0x1f2ad80 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f2aa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x201bf10 .functor AND 1, L_0x201d8a0, L_0x201a310, C4<1>, C4<1>;
L_0x201bfd0 .functor XOR 1, L_0x201d8a0, L_0x201a310, C4<0>, C4<0>;
L_0x201c0d0 .functor AND 1, L_0x201bfd0, L_0x201bd90, C4<1>, C4<1>;
L_0x201c190 .functor OR 1, L_0x201c0d0, L_0x201bf10, C4<0>, C4<0>;
L_0x201c2f0 .functor XOR 1, L_0x201bfd0, L_0x201bd90, C4<0>, C4<0>;
v0x1f2b020_0 .net "G", 0 0, L_0x201bf10;  1 drivers
v0x1f2b100_0 .net "P", 0 0, L_0x201bfd0;  1 drivers
v0x1f2b1c0_0 .net "PandCin", 0 0, L_0x201c0d0;  1 drivers
v0x1f2b290_0 .net "a", 0 0, L_0x201d8a0;  alias, 1 drivers
v0x1f2b350_0 .net "b", 0 0, L_0x201a310;  alias, 1 drivers
v0x1f2b460_0 .net "carryin", 0 0, L_0x201bd90;  alias, 1 drivers
v0x1f2b520_0 .net "carryout", 0 0, L_0x201c190;  alias, 1 drivers
v0x1f2b5e0_0 .net "sum", 0 0, L_0x201c2f0;  alias, 1 drivers
S_0x1f2b740 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f2aa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x201c7f0 .functor NOT 1, L_0x201c860, C4<0>, C4<0>, C4<0>;
L_0x201c950 .functor NOT 1, L_0x201c9c0, C4<0>, C4<0>, C4<0>;
L_0x201cab0 .functor NOT 1, L_0x201cb20, C4<0>, C4<0>, C4<0>;
L_0x201cc10 .functor AND 1, L_0x201cab0, L_0x201c950, L_0x201c7f0, L_0x201c2f0;
L_0x201ce00 .functor AND 1, L_0x201cab0, L_0x201c950, L_0x201ce70, L_0x201c460;
L_0x201cf10 .functor AND 1, L_0x201cab0, L_0x201d050, L_0x201c7f0, L_0x7f0fd5054ad0;
L_0x201d140 .functor AND 1, L_0x201cab0, L_0x201d1b0, L_0x201d2e0, L_0x201c6e0;
L_0x201d3d0 .functor AND 1, L_0x201d560, L_0x201c950, L_0x201c7f0, L_0x201c620;
L_0x201d650/0/0 .functor OR 1, L_0x201cc10, L_0x201ce00, L_0x201cf10, L_0x201d140;
L_0x201d650/0/4 .functor OR 1, L_0x201d3d0, C4<0>, C4<0>, C4<0>;
L_0x201d650 .functor OR 1, L_0x201d650/0/0, L_0x201d650/0/4, C4<0>, C4<0>;
v0x1f2b9e0_0 .net *"_s1", 0 0, L_0x201c860;  1 drivers
v0x1f2bac0_0 .net *"_s11", 0 0, L_0x201d1b0;  1 drivers
v0x1f2bba0_0 .net *"_s13", 0 0, L_0x201d2e0;  1 drivers
v0x1f2bc60_0 .net *"_s15", 0 0, L_0x201d560;  1 drivers
v0x1f2bd40_0 .net *"_s3", 0 0, L_0x201c9c0;  1 drivers
v0x1f2be70_0 .net *"_s5", 0 0, L_0x201cb20;  1 drivers
v0x1f2bf50_0 .net *"_s7", 0 0, L_0x201ce70;  1 drivers
v0x1f2c030_0 .net *"_s9", 0 0, L_0x201d050;  1 drivers
v0x1f2c110_0 .net "a0", 0 0, L_0x201c2f0;  alias, 1 drivers
v0x1f2c240_0 .net "a1", 0 0, L_0x201c460;  alias, 1 drivers
v0x1f2c2e0_0 .net "a2", 0 0, L_0x7f0fd5054ad0;  alias, 1 drivers
v0x1f2c3a0_0 .net "a3", 0 0, L_0x201c6e0;  alias, 1 drivers
v0x1f2c460_0 .net "a4", 0 0, L_0x201c620;  alias, 1 drivers
v0x1f2c520_0 .net "addWire", 0 0, L_0x201cc10;  1 drivers
v0x1f2c5e0_0 .net "nandWire", 0 0, L_0x201d140;  1 drivers
v0x1f2c6a0_0 .net "norWire", 0 0, L_0x201d3d0;  1 drivers
v0x1f2c760_0 .net "ns0", 0 0, L_0x201c7f0;  1 drivers
v0x1f2c910_0 .net "ns1", 0 0, L_0x201c950;  1 drivers
v0x1f2c9b0_0 .net "ns2", 0 0, L_0x201cab0;  1 drivers
v0x1f2ca50_0 .net "out", 0 0, L_0x201d650;  alias, 1 drivers
v0x1f2caf0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f2cbb0_0 .net "sltWire", 0 0, L_0x201cf10;  1 drivers
v0x1f2cc70_0 .net "xorWire", 0 0, L_0x201ce00;  1 drivers
L_0x201c860 .part v0x1ecd370_0, 0, 1;
L_0x201c9c0 .part v0x1ecd370_0, 1, 1;
L_0x201cb20 .part v0x1ecd370_0, 2, 1;
L_0x201ce70 .part v0x1ecd370_0, 0, 1;
L_0x201d050 .part v0x1ecd370_0, 1, 1;
L_0x201d1b0 .part v0x1ecd370_0, 1, 1;
L_0x201d2e0 .part v0x1ecd370_0, 0, 1;
L_0x201d560 .part v0x1ecd370_0, 2, 1;
S_0x1f2db20 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f2dce0 .param/l "bit" 0 4 127, +C4<010101>;
S_0x1f2dda0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f2db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x201db30 .functor XOR 1, L_0x201f5d0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x201dff0 .functor NOR 1, L_0x201f530, L_0x201f5d0, C4<0>, C4<0>;
L_0x201e0f0 .functor XOR 1, L_0x201f530, L_0x201f5d0, C4<0>, C4<0>;
L_0x201e1b0 .functor NAND 1, L_0x201f530, L_0x201f5d0, C4<1>, C4<1>;
L_0x201e2b0 .functor XOR 1, v0x1ecd2a0_0, L_0x201dff0, C4<0>, C4<0>;
L_0x201e370 .functor XOR 1, v0x1ecd2a0_0, L_0x201e1b0, C4<0>, C4<0>;
v0x1f30170_0 .net "a", 0 0, L_0x201f530;  1 drivers
v0x1f30260_0 .net "addSubtract", 0 0, L_0x201df80;  1 drivers
v0x1f30300_0 .net "b", 0 0, L_0x201f5d0;  1 drivers
v0x1f303a0_0 .net "bOut", 0 0, L_0x201db30;  1 drivers
v0x1f30470_0 .net "carryin", 0 0, L_0x201d940;  1 drivers
v0x1f30560_0 .net "carryout", 0 0, L_0x201de20;  1 drivers
v0x1f30630_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f306d0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f30770_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f308a0_0 .net "nandOut", 0 0, L_0x201e370;  1 drivers
v0x1f30970_0 .net "nandgate", 0 0, L_0x201e1b0;  1 drivers
v0x1f30a10_0 .net "norOut", 0 0, L_0x201e2b0;  1 drivers
v0x1f30ae0_0 .net "norgate", 0 0, L_0x201dff0;  1 drivers
v0x1f30b80_0 .net "result", 0 0, L_0x201f2e0;  1 drivers
L_0x7f0fd5054b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f30c50_0 .net "slt", 0 0, L_0x7f0fd5054b18;  1 drivers
v0x1f30cf0_0 .net "xorgate", 0 0, L_0x201e0f0;  1 drivers
S_0x1f2e0a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f2dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x201dba0 .functor AND 1, L_0x201f530, L_0x201db30, C4<1>, C4<1>;
L_0x201dc60 .functor XOR 1, L_0x201f530, L_0x201db30, C4<0>, C4<0>;
L_0x201dd60 .functor AND 1, L_0x201dc60, L_0x201d940, C4<1>, C4<1>;
L_0x201de20 .functor OR 1, L_0x201dd60, L_0x201dba0, C4<0>, C4<0>;
L_0x201df80 .functor XOR 1, L_0x201dc60, L_0x201d940, C4<0>, C4<0>;
v0x1f2e340_0 .net "G", 0 0, L_0x201dba0;  1 drivers
v0x1f2e420_0 .net "P", 0 0, L_0x201dc60;  1 drivers
v0x1f2e4e0_0 .net "PandCin", 0 0, L_0x201dd60;  1 drivers
v0x1f2e5b0_0 .net "a", 0 0, L_0x201f530;  alias, 1 drivers
v0x1f2e670_0 .net "b", 0 0, L_0x201db30;  alias, 1 drivers
v0x1f2e780_0 .net "carryin", 0 0, L_0x201d940;  alias, 1 drivers
v0x1f2e840_0 .net "carryout", 0 0, L_0x201de20;  alias, 1 drivers
v0x1f2e900_0 .net "sum", 0 0, L_0x201df80;  alias, 1 drivers
S_0x1f2ea60 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f2dda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x201e480 .functor NOT 1, L_0x201e4f0, C4<0>, C4<0>, C4<0>;
L_0x201e5e0 .functor NOT 1, L_0x201e650, C4<0>, C4<0>, C4<0>;
L_0x201e740 .functor NOT 1, L_0x201e7b0, C4<0>, C4<0>, C4<0>;
L_0x201e8a0 .functor AND 1, L_0x201e740, L_0x201e5e0, L_0x201e480, L_0x201df80;
L_0x201ea90 .functor AND 1, L_0x201e740, L_0x201e5e0, L_0x201eb00, L_0x201e0f0;
L_0x201eba0 .functor AND 1, L_0x201e740, L_0x201ece0, L_0x201e480, L_0x7f0fd5054b18;
L_0x201edd0 .functor AND 1, L_0x201e740, L_0x201ee40, L_0x201ef70, L_0x201e370;
L_0x201f060 .functor AND 1, L_0x201f1f0, L_0x201e5e0, L_0x201e480, L_0x201e2b0;
L_0x201f2e0/0/0 .functor OR 1, L_0x201e8a0, L_0x201ea90, L_0x201eba0, L_0x201edd0;
L_0x201f2e0/0/4 .functor OR 1, L_0x201f060, C4<0>, C4<0>, C4<0>;
L_0x201f2e0 .functor OR 1, L_0x201f2e0/0/0, L_0x201f2e0/0/4, C4<0>, C4<0>;
v0x1f2ed00_0 .net *"_s1", 0 0, L_0x201e4f0;  1 drivers
v0x1f2ede0_0 .net *"_s11", 0 0, L_0x201ee40;  1 drivers
v0x1f2eec0_0 .net *"_s13", 0 0, L_0x201ef70;  1 drivers
v0x1f2ef80_0 .net *"_s15", 0 0, L_0x201f1f0;  1 drivers
v0x1f2f060_0 .net *"_s3", 0 0, L_0x201e650;  1 drivers
v0x1f2f190_0 .net *"_s5", 0 0, L_0x201e7b0;  1 drivers
v0x1f2f270_0 .net *"_s7", 0 0, L_0x201eb00;  1 drivers
v0x1f2f350_0 .net *"_s9", 0 0, L_0x201ece0;  1 drivers
v0x1f2f430_0 .net "a0", 0 0, L_0x201df80;  alias, 1 drivers
v0x1f2f560_0 .net "a1", 0 0, L_0x201e0f0;  alias, 1 drivers
v0x1f2f600_0 .net "a2", 0 0, L_0x7f0fd5054b18;  alias, 1 drivers
v0x1f2f6c0_0 .net "a3", 0 0, L_0x201e370;  alias, 1 drivers
v0x1f2f780_0 .net "a4", 0 0, L_0x201e2b0;  alias, 1 drivers
v0x1f2f840_0 .net "addWire", 0 0, L_0x201e8a0;  1 drivers
v0x1f2f900_0 .net "nandWire", 0 0, L_0x201edd0;  1 drivers
v0x1f2f9c0_0 .net "norWire", 0 0, L_0x201f060;  1 drivers
v0x1f2fa80_0 .net "ns0", 0 0, L_0x201e480;  1 drivers
v0x1f2fc30_0 .net "ns1", 0 0, L_0x201e5e0;  1 drivers
v0x1f2fcd0_0 .net "ns2", 0 0, L_0x201e740;  1 drivers
v0x1f2fd70_0 .net "out", 0 0, L_0x201f2e0;  alias, 1 drivers
v0x1f2fe10_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f2fed0_0 .net "sltWire", 0 0, L_0x201eba0;  1 drivers
v0x1f2ff90_0 .net "xorWire", 0 0, L_0x201ea90;  1 drivers
L_0x201e4f0 .part v0x1ecd370_0, 0, 1;
L_0x201e650 .part v0x1ecd370_0, 1, 1;
L_0x201e7b0 .part v0x1ecd370_0, 2, 1;
L_0x201eb00 .part v0x1ecd370_0, 0, 1;
L_0x201ece0 .part v0x1ecd370_0, 1, 1;
L_0x201ee40 .part v0x1ecd370_0, 1, 1;
L_0x201ef70 .part v0x1ecd370_0, 0, 1;
L_0x201f1f0 .part v0x1ecd370_0, 2, 1;
S_0x1f30e40 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f31000 .param/l "bit" 0 4 127, +C4<010110>;
S_0x1f310c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f30e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x201da70 .functor XOR 1, L_0x201f670, v0x1ecd150_0, C4<0>, C4<0>;
L_0x201fc70 .functor NOR 1, L_0x20211b0, L_0x201f670, C4<0>, C4<0>;
L_0x201fd70 .functor XOR 1, L_0x20211b0, L_0x201f670, C4<0>, C4<0>;
L_0x201fe30 .functor NAND 1, L_0x20211b0, L_0x201f670, C4<1>, C4<1>;
L_0x201ff30 .functor XOR 1, v0x1ecd2a0_0, L_0x201fc70, C4<0>, C4<0>;
L_0x201fff0 .functor XOR 1, v0x1ecd2a0_0, L_0x201fe30, C4<0>, C4<0>;
v0x1f33490_0 .net "a", 0 0, L_0x20211b0;  1 drivers
v0x1f33580_0 .net "addSubtract", 0 0, L_0x201fc00;  1 drivers
v0x1f33620_0 .net "b", 0 0, L_0x201f670;  1 drivers
v0x1f336c0_0 .net "bOut", 0 0, L_0x201da70;  1 drivers
v0x1f33790_0 .net "carryin", 0 0, L_0x201f710;  1 drivers
v0x1f33880_0 .net "carryout", 0 0, L_0x201faa0;  1 drivers
v0x1f33950_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f339f0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f33a90_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f33bc0_0 .net "nandOut", 0 0, L_0x201fff0;  1 drivers
v0x1f33c90_0 .net "nandgate", 0 0, L_0x201fe30;  1 drivers
v0x1f33d30_0 .net "norOut", 0 0, L_0x201ff30;  1 drivers
v0x1f33e00_0 .net "norgate", 0 0, L_0x201fc70;  1 drivers
v0x1f33ea0_0 .net "result", 0 0, L_0x2020f60;  1 drivers
L_0x7f0fd5054b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f33f70_0 .net "slt", 0 0, L_0x7f0fd5054b60;  1 drivers
v0x1f34010_0 .net "xorgate", 0 0, L_0x201fd70;  1 drivers
S_0x1f313c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f310c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x201f870 .functor AND 1, L_0x20211b0, L_0x201da70, C4<1>, C4<1>;
L_0x201f8e0 .functor XOR 1, L_0x20211b0, L_0x201da70, C4<0>, C4<0>;
L_0x201f9e0 .functor AND 1, L_0x201f8e0, L_0x201f710, C4<1>, C4<1>;
L_0x201faa0 .functor OR 1, L_0x201f9e0, L_0x201f870, C4<0>, C4<0>;
L_0x201fc00 .functor XOR 1, L_0x201f8e0, L_0x201f710, C4<0>, C4<0>;
v0x1f31660_0 .net "G", 0 0, L_0x201f870;  1 drivers
v0x1f31740_0 .net "P", 0 0, L_0x201f8e0;  1 drivers
v0x1f31800_0 .net "PandCin", 0 0, L_0x201f9e0;  1 drivers
v0x1f318d0_0 .net "a", 0 0, L_0x20211b0;  alias, 1 drivers
v0x1f31990_0 .net "b", 0 0, L_0x201da70;  alias, 1 drivers
v0x1f31aa0_0 .net "carryin", 0 0, L_0x201f710;  alias, 1 drivers
v0x1f31b60_0 .net "carryout", 0 0, L_0x201faa0;  alias, 1 drivers
v0x1f31c20_0 .net "sum", 0 0, L_0x201fc00;  alias, 1 drivers
S_0x1f31d80 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f310c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2020100 .functor NOT 1, L_0x2020170, C4<0>, C4<0>, C4<0>;
L_0x2020260 .functor NOT 1, L_0x20202d0, C4<0>, C4<0>, C4<0>;
L_0x20203c0 .functor NOT 1, L_0x2020430, C4<0>, C4<0>, C4<0>;
L_0x2020520 .functor AND 1, L_0x20203c0, L_0x2020260, L_0x2020100, L_0x201fc00;
L_0x2020710 .functor AND 1, L_0x20203c0, L_0x2020260, L_0x2020780, L_0x201fd70;
L_0x2020820 .functor AND 1, L_0x20203c0, L_0x2020960, L_0x2020100, L_0x7f0fd5054b60;
L_0x2020a50 .functor AND 1, L_0x20203c0, L_0x2020ac0, L_0x2020bf0, L_0x201fff0;
L_0x2020ce0 .functor AND 1, L_0x2020e70, L_0x2020260, L_0x2020100, L_0x201ff30;
L_0x2020f60/0/0 .functor OR 1, L_0x2020520, L_0x2020710, L_0x2020820, L_0x2020a50;
L_0x2020f60/0/4 .functor OR 1, L_0x2020ce0, C4<0>, C4<0>, C4<0>;
L_0x2020f60 .functor OR 1, L_0x2020f60/0/0, L_0x2020f60/0/4, C4<0>, C4<0>;
v0x1f32020_0 .net *"_s1", 0 0, L_0x2020170;  1 drivers
v0x1f32100_0 .net *"_s11", 0 0, L_0x2020ac0;  1 drivers
v0x1f321e0_0 .net *"_s13", 0 0, L_0x2020bf0;  1 drivers
v0x1f322a0_0 .net *"_s15", 0 0, L_0x2020e70;  1 drivers
v0x1f32380_0 .net *"_s3", 0 0, L_0x20202d0;  1 drivers
v0x1f324b0_0 .net *"_s5", 0 0, L_0x2020430;  1 drivers
v0x1f32590_0 .net *"_s7", 0 0, L_0x2020780;  1 drivers
v0x1f32670_0 .net *"_s9", 0 0, L_0x2020960;  1 drivers
v0x1f32750_0 .net "a0", 0 0, L_0x201fc00;  alias, 1 drivers
v0x1f32880_0 .net "a1", 0 0, L_0x201fd70;  alias, 1 drivers
v0x1f32920_0 .net "a2", 0 0, L_0x7f0fd5054b60;  alias, 1 drivers
v0x1f329e0_0 .net "a3", 0 0, L_0x201fff0;  alias, 1 drivers
v0x1f32aa0_0 .net "a4", 0 0, L_0x201ff30;  alias, 1 drivers
v0x1f32b60_0 .net "addWire", 0 0, L_0x2020520;  1 drivers
v0x1f32c20_0 .net "nandWire", 0 0, L_0x2020a50;  1 drivers
v0x1f32ce0_0 .net "norWire", 0 0, L_0x2020ce0;  1 drivers
v0x1f32da0_0 .net "ns0", 0 0, L_0x2020100;  1 drivers
v0x1f32f50_0 .net "ns1", 0 0, L_0x2020260;  1 drivers
v0x1f32ff0_0 .net "ns2", 0 0, L_0x20203c0;  1 drivers
v0x1f33090_0 .net "out", 0 0, L_0x2020f60;  alias, 1 drivers
v0x1f33130_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f331f0_0 .net "sltWire", 0 0, L_0x2020820;  1 drivers
v0x1f332b0_0 .net "xorWire", 0 0, L_0x2020710;  1 drivers
L_0x2020170 .part v0x1ecd370_0, 0, 1;
L_0x20202d0 .part v0x1ecd370_0, 1, 1;
L_0x2020430 .part v0x1ecd370_0, 2, 1;
L_0x2020780 .part v0x1ecd370_0, 0, 1;
L_0x2020960 .part v0x1ecd370_0, 1, 1;
L_0x2020ac0 .part v0x1ecd370_0, 1, 1;
L_0x2020bf0 .part v0x1ecd370_0, 0, 1;
L_0x2020e70 .part v0x1ecd370_0, 2, 1;
S_0x1f34160 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f34320 .param/l "bit" 0 4 127, +C4<010111>;
S_0x1f343e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f34160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2021470 .functor XOR 1, L_0x2022f10, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2021930 .functor NOR 1, L_0x2022e70, L_0x2022f10, C4<0>, C4<0>;
L_0x2021a30 .functor XOR 1, L_0x2022e70, L_0x2022f10, C4<0>, C4<0>;
L_0x2021af0 .functor NAND 1, L_0x2022e70, L_0x2022f10, C4<1>, C4<1>;
L_0x2021bf0 .functor XOR 1, v0x1ecd2a0_0, L_0x2021930, C4<0>, C4<0>;
L_0x2021cb0 .functor XOR 1, v0x1ecd2a0_0, L_0x2021af0, C4<0>, C4<0>;
v0x1f367b0_0 .net "a", 0 0, L_0x2022e70;  1 drivers
v0x1f368a0_0 .net "addSubtract", 0 0, L_0x20218c0;  1 drivers
v0x1f36940_0 .net "b", 0 0, L_0x2022f10;  1 drivers
v0x1f369e0_0 .net "bOut", 0 0, L_0x2021470;  1 drivers
v0x1f36ab0_0 .net "carryin", 0 0, L_0x2021250;  1 drivers
v0x1f36ba0_0 .net "carryout", 0 0, L_0x2021760;  1 drivers
v0x1f36c70_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f36d10_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f36db0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f36ee0_0 .net "nandOut", 0 0, L_0x2021cb0;  1 drivers
v0x1f36fb0_0 .net "nandgate", 0 0, L_0x2021af0;  1 drivers
v0x1f37050_0 .net "norOut", 0 0, L_0x2021bf0;  1 drivers
v0x1f37120_0 .net "norgate", 0 0, L_0x2021930;  1 drivers
v0x1f371c0_0 .net "result", 0 0, L_0x2022c20;  1 drivers
L_0x7f0fd5054ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f37290_0 .net "slt", 0 0, L_0x7f0fd5054ba8;  1 drivers
v0x1f37330_0 .net "xorgate", 0 0, L_0x2021a30;  1 drivers
S_0x1f346e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f343e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x20214e0 .functor AND 1, L_0x2022e70, L_0x2021470, C4<1>, C4<1>;
L_0x20215a0 .functor XOR 1, L_0x2022e70, L_0x2021470, C4<0>, C4<0>;
L_0x20216a0 .functor AND 1, L_0x20215a0, L_0x2021250, C4<1>, C4<1>;
L_0x2021760 .functor OR 1, L_0x20216a0, L_0x20214e0, C4<0>, C4<0>;
L_0x20218c0 .functor XOR 1, L_0x20215a0, L_0x2021250, C4<0>, C4<0>;
v0x1f34980_0 .net "G", 0 0, L_0x20214e0;  1 drivers
v0x1f34a60_0 .net "P", 0 0, L_0x20215a0;  1 drivers
v0x1f34b20_0 .net "PandCin", 0 0, L_0x20216a0;  1 drivers
v0x1f34bf0_0 .net "a", 0 0, L_0x2022e70;  alias, 1 drivers
v0x1f34cb0_0 .net "b", 0 0, L_0x2021470;  alias, 1 drivers
v0x1f34dc0_0 .net "carryin", 0 0, L_0x2021250;  alias, 1 drivers
v0x1f34e80_0 .net "carryout", 0 0, L_0x2021760;  alias, 1 drivers
v0x1f34f40_0 .net "sum", 0 0, L_0x20218c0;  alias, 1 drivers
S_0x1f350a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f343e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2021dc0 .functor NOT 1, L_0x2021e30, C4<0>, C4<0>, C4<0>;
L_0x2021f20 .functor NOT 1, L_0x2021f90, C4<0>, C4<0>, C4<0>;
L_0x2022080 .functor NOT 1, L_0x20220f0, C4<0>, C4<0>, C4<0>;
L_0x20221e0 .functor AND 1, L_0x2022080, L_0x2021f20, L_0x2021dc0, L_0x20218c0;
L_0x20223d0 .functor AND 1, L_0x2022080, L_0x2021f20, L_0x2022440, L_0x2021a30;
L_0x20224e0 .functor AND 1, L_0x2022080, L_0x2022620, L_0x2021dc0, L_0x7f0fd5054ba8;
L_0x2022710 .functor AND 1, L_0x2022080, L_0x2022780, L_0x20228b0, L_0x2021cb0;
L_0x20229a0 .functor AND 1, L_0x2022b30, L_0x2021f20, L_0x2021dc0, L_0x2021bf0;
L_0x2022c20/0/0 .functor OR 1, L_0x20221e0, L_0x20223d0, L_0x20224e0, L_0x2022710;
L_0x2022c20/0/4 .functor OR 1, L_0x20229a0, C4<0>, C4<0>, C4<0>;
L_0x2022c20 .functor OR 1, L_0x2022c20/0/0, L_0x2022c20/0/4, C4<0>, C4<0>;
v0x1f35340_0 .net *"_s1", 0 0, L_0x2021e30;  1 drivers
v0x1f35420_0 .net *"_s11", 0 0, L_0x2022780;  1 drivers
v0x1f35500_0 .net *"_s13", 0 0, L_0x20228b0;  1 drivers
v0x1f355c0_0 .net *"_s15", 0 0, L_0x2022b30;  1 drivers
v0x1f356a0_0 .net *"_s3", 0 0, L_0x2021f90;  1 drivers
v0x1f357d0_0 .net *"_s5", 0 0, L_0x20220f0;  1 drivers
v0x1f358b0_0 .net *"_s7", 0 0, L_0x2022440;  1 drivers
v0x1f35990_0 .net *"_s9", 0 0, L_0x2022620;  1 drivers
v0x1f35a70_0 .net "a0", 0 0, L_0x20218c0;  alias, 1 drivers
v0x1f35ba0_0 .net "a1", 0 0, L_0x2021a30;  alias, 1 drivers
v0x1f35c40_0 .net "a2", 0 0, L_0x7f0fd5054ba8;  alias, 1 drivers
v0x1f35d00_0 .net "a3", 0 0, L_0x2021cb0;  alias, 1 drivers
v0x1f35dc0_0 .net "a4", 0 0, L_0x2021bf0;  alias, 1 drivers
v0x1f35e80_0 .net "addWire", 0 0, L_0x20221e0;  1 drivers
v0x1f35f40_0 .net "nandWire", 0 0, L_0x2022710;  1 drivers
v0x1f36000_0 .net "norWire", 0 0, L_0x20229a0;  1 drivers
v0x1f360c0_0 .net "ns0", 0 0, L_0x2021dc0;  1 drivers
v0x1f36270_0 .net "ns1", 0 0, L_0x2021f20;  1 drivers
v0x1f36310_0 .net "ns2", 0 0, L_0x2022080;  1 drivers
v0x1f363b0_0 .net "out", 0 0, L_0x2022c20;  alias, 1 drivers
v0x1f36450_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f36510_0 .net "sltWire", 0 0, L_0x20224e0;  1 drivers
v0x1f365d0_0 .net "xorWire", 0 0, L_0x20223d0;  1 drivers
L_0x2021e30 .part v0x1ecd370_0, 0, 1;
L_0x2021f90 .part v0x1ecd370_0, 1, 1;
L_0x20220f0 .part v0x1ecd370_0, 2, 1;
L_0x2022440 .part v0x1ecd370_0, 0, 1;
L_0x2022620 .part v0x1ecd370_0, 1, 1;
L_0x2022780 .part v0x1ecd370_0, 1, 1;
L_0x20228b0 .part v0x1ecd370_0, 0, 1;
L_0x2022b30 .part v0x1ecd370_0, 2, 1;
S_0x1f37480 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f37640 .param/l "bit" 0 4 127, +C4<011000>;
S_0x1f37700 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f37480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2021380 .functor XOR 1, L_0x2022fb0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x20235c0 .functor NOR 1, L_0x2007540, L_0x2022fb0, C4<0>, C4<0>;
L_0x20236c0 .functor XOR 1, L_0x2007540, L_0x2022fb0, C4<0>, C4<0>;
L_0x2023780 .functor NAND 1, L_0x2007540, L_0x2022fb0, C4<1>, C4<1>;
L_0x2023880 .functor XOR 1, v0x1ecd2a0_0, L_0x20235c0, C4<0>, C4<0>;
L_0x2023940 .functor XOR 1, v0x1ecd2a0_0, L_0x2023780, C4<0>, C4<0>;
v0x1f39ad0_0 .net "a", 0 0, L_0x2007540;  1 drivers
v0x1f39bc0_0 .net "addSubtract", 0 0, L_0x2023550;  1 drivers
v0x1f39c60_0 .net "b", 0 0, L_0x2022fb0;  1 drivers
v0x1f39d00_0 .net "bOut", 0 0, L_0x2021380;  1 drivers
v0x1f39dd0_0 .net "carryin", 0 0, L_0x2023050;  1 drivers
v0x1f39ec0_0 .net "carryout", 0 0, L_0x20233f0;  1 drivers
v0x1f39f90_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f3a030_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f3a0d0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f3a200_0 .net "nandOut", 0 0, L_0x2023940;  1 drivers
v0x1f3a2d0_0 .net "nandgate", 0 0, L_0x2023780;  1 drivers
v0x1f3a370_0 .net "norOut", 0 0, L_0x2023880;  1 drivers
v0x1f3a440_0 .net "norgate", 0 0, L_0x20235c0;  1 drivers
v0x1f3a4e0_0 .net "result", 0 0, L_0x20072f0;  1 drivers
L_0x7f0fd5054bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f3a5b0_0 .net "slt", 0 0, L_0x7f0fd5054bf0;  1 drivers
v0x1f3a650_0 .net "xorgate", 0 0, L_0x20236c0;  1 drivers
S_0x1f37a00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f37700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x20213f0 .functor AND 1, L_0x2007540, L_0x2021380, C4<1>, C4<1>;
L_0x2023230 .functor XOR 1, L_0x2007540, L_0x2021380, C4<0>, C4<0>;
L_0x2023330 .functor AND 1, L_0x2023230, L_0x2023050, C4<1>, C4<1>;
L_0x20233f0 .functor OR 1, L_0x2023330, L_0x20213f0, C4<0>, C4<0>;
L_0x2023550 .functor XOR 1, L_0x2023230, L_0x2023050, C4<0>, C4<0>;
v0x1f37ca0_0 .net "G", 0 0, L_0x20213f0;  1 drivers
v0x1f37d80_0 .net "P", 0 0, L_0x2023230;  1 drivers
v0x1f37e40_0 .net "PandCin", 0 0, L_0x2023330;  1 drivers
v0x1f37f10_0 .net "a", 0 0, L_0x2007540;  alias, 1 drivers
v0x1f37fd0_0 .net "b", 0 0, L_0x2021380;  alias, 1 drivers
v0x1f380e0_0 .net "carryin", 0 0, L_0x2023050;  alias, 1 drivers
v0x1f381a0_0 .net "carryout", 0 0, L_0x20233f0;  alias, 1 drivers
v0x1f38260_0 .net "sum", 0 0, L_0x2023550;  alias, 1 drivers
S_0x1f383c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f37700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2023a50 .functor NOT 1, L_0x2023ac0, C4<0>, C4<0>, C4<0>;
L_0x2023bb0 .functor NOT 1, L_0x2023c20, C4<0>, C4<0>, C4<0>;
L_0x2023d10 .functor NOT 1, L_0x2023d80, C4<0>, C4<0>, C4<0>;
L_0x2023e70 .functor AND 1, L_0x2023d10, L_0x2023bb0, L_0x2023a50, L_0x2023550;
L_0x2024060 .functor AND 1, L_0x2023d10, L_0x2023bb0, L_0x20240d0, L_0x20236c0;
L_0x2024170 .functor AND 1, L_0x2023d10, L_0x20242b0, L_0x2023a50, L_0x7f0fd5054bf0;
L_0x20243a0 .functor AND 1, L_0x2023d10, L_0x2024410, L_0x2024540, L_0x2023940;
L_0x1f38e30 .functor AND 1, L_0x2007200, L_0x2023bb0, L_0x2023a50, L_0x2023880;
L_0x20072f0/0/0 .functor OR 1, L_0x2023e70, L_0x2024060, L_0x2024170, L_0x20243a0;
L_0x20072f0/0/4 .functor OR 1, L_0x1f38e30, C4<0>, C4<0>, C4<0>;
L_0x20072f0 .functor OR 1, L_0x20072f0/0/0, L_0x20072f0/0/4, C4<0>, C4<0>;
v0x1f38660_0 .net *"_s1", 0 0, L_0x2023ac0;  1 drivers
v0x1f38740_0 .net *"_s11", 0 0, L_0x2024410;  1 drivers
v0x1f38820_0 .net *"_s13", 0 0, L_0x2024540;  1 drivers
v0x1f388e0_0 .net *"_s15", 0 0, L_0x2007200;  1 drivers
v0x1f389c0_0 .net *"_s3", 0 0, L_0x2023c20;  1 drivers
v0x1f38af0_0 .net *"_s5", 0 0, L_0x2023d80;  1 drivers
v0x1f38bd0_0 .net *"_s7", 0 0, L_0x20240d0;  1 drivers
v0x1f38cb0_0 .net *"_s9", 0 0, L_0x20242b0;  1 drivers
v0x1f38d90_0 .net "a0", 0 0, L_0x2023550;  alias, 1 drivers
v0x1f38ec0_0 .net "a1", 0 0, L_0x20236c0;  alias, 1 drivers
v0x1f38f60_0 .net "a2", 0 0, L_0x7f0fd5054bf0;  alias, 1 drivers
v0x1f39020_0 .net "a3", 0 0, L_0x2023940;  alias, 1 drivers
v0x1f390e0_0 .net "a4", 0 0, L_0x2023880;  alias, 1 drivers
v0x1f391a0_0 .net "addWire", 0 0, L_0x2023e70;  1 drivers
v0x1f39260_0 .net "nandWire", 0 0, L_0x20243a0;  1 drivers
v0x1f39320_0 .net "norWire", 0 0, L_0x1f38e30;  1 drivers
v0x1f393e0_0 .net "ns0", 0 0, L_0x2023a50;  1 drivers
v0x1f39590_0 .net "ns1", 0 0, L_0x2023bb0;  1 drivers
v0x1f39630_0 .net "ns2", 0 0, L_0x2023d10;  1 drivers
v0x1f396d0_0 .net "out", 0 0, L_0x20072f0;  alias, 1 drivers
v0x1f39770_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f39830_0 .net "sltWire", 0 0, L_0x2024170;  1 drivers
v0x1f398f0_0 .net "xorWire", 0 0, L_0x2024060;  1 drivers
L_0x2023ac0 .part v0x1ecd370_0, 0, 1;
L_0x2023c20 .part v0x1ecd370_0, 1, 1;
L_0x2023d80 .part v0x1ecd370_0, 2, 1;
L_0x20240d0 .part v0x1ecd370_0, 0, 1;
L_0x20242b0 .part v0x1ecd370_0, 1, 1;
L_0x2024410 .part v0x1ecd370_0, 1, 1;
L_0x2024540 .part v0x1ecd370_0, 0, 1;
L_0x2007200 .part v0x1ecd370_0, 2, 1;
S_0x1f3a7a0 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f3a960 .param/l "bit" 0 4 127, +C4<011001>;
S_0x1f3aa20 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f3a7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1f2c1b0 .functor XOR 1, L_0x2027370, v0x1ecd150_0, C4<0>, C4<0>;
L_0x20078f0 .functor NOR 1, L_0x20272d0, L_0x2027370, C4<0>, C4<0>;
L_0x2007a40 .functor XOR 1, L_0x20272d0, L_0x2027370, C4<0>, C4<0>;
L_0x2007b00 .functor NAND 1, L_0x20272d0, L_0x2027370, C4<1>, C4<1>;
L_0x2007c00 .functor XOR 1, v0x1ecd2a0_0, L_0x20078f0, C4<0>, C4<0>;
L_0x2007cc0 .functor XOR 1, v0x1ecd2a0_0, L_0x2007b00, C4<0>, C4<0>;
v0x1f3cdf0_0 .net "a", 0 0, L_0x20272d0;  1 drivers
v0x1f3cee0_0 .net "addSubtract", 0 0, L_0x2007880;  1 drivers
v0x1f3cf80_0 .net "b", 0 0, L_0x2027370;  1 drivers
v0x1f3d020_0 .net "bOut", 0 0, L_0x1f2c1b0;  1 drivers
v0x1f3d0f0_0 .net "carryin", 0 0, L_0x20075e0;  1 drivers
v0x1f3d1e0_0 .net "carryout", 0 0, L_0x20230f0;  1 drivers
v0x1f3d2b0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f3d350_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f3d3f0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f3d520_0 .net "nandOut", 0 0, L_0x2007cc0;  1 drivers
v0x1f3d5f0_0 .net "nandgate", 0 0, L_0x2007b00;  1 drivers
v0x1f3d690_0 .net "norOut", 0 0, L_0x2007c00;  1 drivers
v0x1f3d760_0 .net "norgate", 0 0, L_0x20078f0;  1 drivers
v0x1f3d800_0 .net "result", 0 0, L_0x2027080;  1 drivers
L_0x7f0fd5054c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f3d8d0_0 .net "slt", 0 0, L_0x7f0fd5054c38;  1 drivers
v0x1f3d970_0 .net "xorgate", 0 0, L_0x2007a40;  1 drivers
S_0x1f3ad20 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f3aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f28e90 .functor AND 1, L_0x20272d0, L_0x1f2c1b0, C4<1>, C4<1>;
L_0x1f25b70 .functor XOR 1, L_0x20272d0, L_0x1f2c1b0, C4<0>, C4<0>;
L_0x1f1f520 .functor AND 1, L_0x1f25b70, L_0x20075e0, C4<1>, C4<1>;
L_0x20230f0 .functor OR 1, L_0x1f1f520, L_0x1f28e90, C4<0>, C4<0>;
L_0x2007880 .functor XOR 1, L_0x1f25b70, L_0x20075e0, C4<0>, C4<0>;
v0x1f3afc0_0 .net "G", 0 0, L_0x1f28e90;  1 drivers
v0x1f3b0a0_0 .net "P", 0 0, L_0x1f25b70;  1 drivers
v0x1f3b160_0 .net "PandCin", 0 0, L_0x1f1f520;  1 drivers
v0x1f3b230_0 .net "a", 0 0, L_0x20272d0;  alias, 1 drivers
v0x1f3b2f0_0 .net "b", 0 0, L_0x1f2c1b0;  alias, 1 drivers
v0x1f3b400_0 .net "carryin", 0 0, L_0x20075e0;  alias, 1 drivers
v0x1f3b4c0_0 .net "carryout", 0 0, L_0x20230f0;  alias, 1 drivers
v0x1f3b580_0 .net "sum", 0 0, L_0x2007880;  alias, 1 drivers
S_0x1f3b6e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f3aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2007dd0 .functor NOT 1, L_0x2007e40, C4<0>, C4<0>, C4<0>;
L_0x2007f30 .functor NOT 1, L_0x2007fa0, C4<0>, C4<0>, C4<0>;
L_0x2008090 .functor NOT 1, L_0x2008100, C4<0>, C4<0>, C4<0>;
L_0x2026640 .functor AND 1, L_0x2008090, L_0x2007f30, L_0x2007dd0, L_0x2007880;
L_0x2026830 .functor AND 1, L_0x2008090, L_0x2007f30, L_0x20268a0, L_0x2007a40;
L_0x2026940 .functor AND 1, L_0x2008090, L_0x2026a80, L_0x2007dd0, L_0x7f0fd5054c38;
L_0x2026b70 .functor AND 1, L_0x2008090, L_0x2026be0, L_0x2026d10, L_0x2007cc0;
L_0x2026e00 .functor AND 1, L_0x2026f90, L_0x2007f30, L_0x2007dd0, L_0x2007c00;
L_0x2027080/0/0 .functor OR 1, L_0x2026640, L_0x2026830, L_0x2026940, L_0x2026b70;
L_0x2027080/0/4 .functor OR 1, L_0x2026e00, C4<0>, C4<0>, C4<0>;
L_0x2027080 .functor OR 1, L_0x2027080/0/0, L_0x2027080/0/4, C4<0>, C4<0>;
v0x1f3b980_0 .net *"_s1", 0 0, L_0x2007e40;  1 drivers
v0x1f3ba60_0 .net *"_s11", 0 0, L_0x2026be0;  1 drivers
v0x1f3bb40_0 .net *"_s13", 0 0, L_0x2026d10;  1 drivers
v0x1f3bc00_0 .net *"_s15", 0 0, L_0x2026f90;  1 drivers
v0x1f3bce0_0 .net *"_s3", 0 0, L_0x2007fa0;  1 drivers
v0x1f3be10_0 .net *"_s5", 0 0, L_0x2008100;  1 drivers
v0x1f3bef0_0 .net *"_s7", 0 0, L_0x20268a0;  1 drivers
v0x1f3bfd0_0 .net *"_s9", 0 0, L_0x2026a80;  1 drivers
v0x1f3c0b0_0 .net "a0", 0 0, L_0x2007880;  alias, 1 drivers
v0x1f3c1e0_0 .net "a1", 0 0, L_0x2007a40;  alias, 1 drivers
v0x1f3c280_0 .net "a2", 0 0, L_0x7f0fd5054c38;  alias, 1 drivers
v0x1f3c340_0 .net "a3", 0 0, L_0x2007cc0;  alias, 1 drivers
v0x1f3c400_0 .net "a4", 0 0, L_0x2007c00;  alias, 1 drivers
v0x1f3c4c0_0 .net "addWire", 0 0, L_0x2026640;  1 drivers
v0x1f3c580_0 .net "nandWire", 0 0, L_0x2026b70;  1 drivers
v0x1f3c640_0 .net "norWire", 0 0, L_0x2026e00;  1 drivers
v0x1f3c700_0 .net "ns0", 0 0, L_0x2007dd0;  1 drivers
v0x1f3c8b0_0 .net "ns1", 0 0, L_0x2007f30;  1 drivers
v0x1f3c950_0 .net "ns2", 0 0, L_0x2008090;  1 drivers
v0x1f3c9f0_0 .net "out", 0 0, L_0x2027080;  alias, 1 drivers
v0x1f3ca90_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f3cb50_0 .net "sltWire", 0 0, L_0x2026940;  1 drivers
v0x1f3cc10_0 .net "xorWire", 0 0, L_0x2026830;  1 drivers
L_0x2007e40 .part v0x1ecd370_0, 0, 1;
L_0x2007fa0 .part v0x1ecd370_0, 1, 1;
L_0x2008100 .part v0x1ecd370_0, 2, 1;
L_0x20268a0 .part v0x1ecd370_0, 0, 1;
L_0x2026a80 .part v0x1ecd370_0, 1, 1;
L_0x2026be0 .part v0x1ecd370_0, 1, 1;
L_0x2026d10 .part v0x1ecd370_0, 0, 1;
L_0x2026f90 .part v0x1ecd370_0, 2, 1;
S_0x1f3dac0 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f3dc80 .param/l "bit" 0 4 127, +C4<011010>;
S_0x1f3dd40 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f3dac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2007710 .functor XOR 1, L_0x2027410, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2027a70 .functor NOR 1, L_0x2028ea0, L_0x2027410, C4<0>, C4<0>;
L_0x2027bc0 .functor XOR 1, L_0x2028ea0, L_0x2027410, C4<0>, C4<0>;
L_0x2027c80 .functor NAND 1, L_0x2028ea0, L_0x2027410, C4<1>, C4<1>;
L_0x2027d80 .functor XOR 1, v0x1ecd2a0_0, L_0x2027a70, C4<0>, C4<0>;
L_0x2027e40 .functor XOR 1, v0x1ecd2a0_0, L_0x2027c80, C4<0>, C4<0>;
v0x1f40110_0 .net "a", 0 0, L_0x2028ea0;  1 drivers
v0x1f40200_0 .net "addSubtract", 0 0, L_0x2027a00;  1 drivers
v0x1f402a0_0 .net "b", 0 0, L_0x2027410;  1 drivers
v0x1f40340_0 .net "bOut", 0 0, L_0x2007710;  1 drivers
v0x1f40410_0 .net "carryin", 0 0, L_0x20274b0;  1 drivers
v0x1f40500_0 .net "carryout", 0 0, L_0x20278a0;  1 drivers
v0x1f405d0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f40670_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f40710_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f40840_0 .net "nandOut", 0 0, L_0x2027e40;  1 drivers
v0x1f40910_0 .net "nandgate", 0 0, L_0x2027c80;  1 drivers
v0x1f409b0_0 .net "norOut", 0 0, L_0x2027d80;  1 drivers
v0x1f40a80_0 .net "norgate", 0 0, L_0x2027a70;  1 drivers
v0x1f40b20_0 .net "result", 0 0, L_0x2028c50;  1 drivers
L_0x7f0fd5054c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f40bf0_0 .net "slt", 0 0, L_0x7f0fd5054c80;  1 drivers
v0x1f40c90_0 .net "xorgate", 0 0, L_0x2027bc0;  1 drivers
S_0x1f3e040 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f3dd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2027670 .functor AND 1, L_0x2028ea0, L_0x2007710, C4<1>, C4<1>;
L_0x20276e0 .functor XOR 1, L_0x2028ea0, L_0x2007710, C4<0>, C4<0>;
L_0x20277e0 .functor AND 1, L_0x20276e0, L_0x20274b0, C4<1>, C4<1>;
L_0x20278a0 .functor OR 1, L_0x20277e0, L_0x2027670, C4<0>, C4<0>;
L_0x2027a00 .functor XOR 1, L_0x20276e0, L_0x20274b0, C4<0>, C4<0>;
v0x1f3e2e0_0 .net "G", 0 0, L_0x2027670;  1 drivers
v0x1f3e3c0_0 .net "P", 0 0, L_0x20276e0;  1 drivers
v0x1f3e480_0 .net "PandCin", 0 0, L_0x20277e0;  1 drivers
v0x1f3e550_0 .net "a", 0 0, L_0x2028ea0;  alias, 1 drivers
v0x1f3e610_0 .net "b", 0 0, L_0x2007710;  alias, 1 drivers
v0x1f3e720_0 .net "carryin", 0 0, L_0x20274b0;  alias, 1 drivers
v0x1f3e7e0_0 .net "carryout", 0 0, L_0x20278a0;  alias, 1 drivers
v0x1f3e8a0_0 .net "sum", 0 0, L_0x2027a00;  alias, 1 drivers
S_0x1f3ea00 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f3dd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2027f50 .functor NOT 1, L_0x2027fc0, C4<0>, C4<0>, C4<0>;
L_0x1f3c150 .functor NOT 1, L_0x2028060, C4<0>, C4<0>, C4<0>;
L_0x2028100 .functor NOT 1, L_0x2028170, C4<0>, C4<0>, C4<0>;
L_0x2028210 .functor AND 1, L_0x2028100, L_0x1f3c150, L_0x2027f50, L_0x2027a00;
L_0x2028400 .functor AND 1, L_0x2028100, L_0x1f3c150, L_0x2028470, L_0x2027bc0;
L_0x2028510 .functor AND 1, L_0x2028100, L_0x2028650, L_0x2027f50, L_0x7f0fd5054c80;
L_0x2028740 .functor AND 1, L_0x2028100, L_0x20287b0, L_0x20288e0, L_0x2027e40;
L_0x20289d0 .functor AND 1, L_0x2028b60, L_0x1f3c150, L_0x2027f50, L_0x2027d80;
L_0x2028c50/0/0 .functor OR 1, L_0x2028210, L_0x2028400, L_0x2028510, L_0x2028740;
L_0x2028c50/0/4 .functor OR 1, L_0x20289d0, C4<0>, C4<0>, C4<0>;
L_0x2028c50 .functor OR 1, L_0x2028c50/0/0, L_0x2028c50/0/4, C4<0>, C4<0>;
v0x1f3eca0_0 .net *"_s1", 0 0, L_0x2027fc0;  1 drivers
v0x1f3ed80_0 .net *"_s11", 0 0, L_0x20287b0;  1 drivers
v0x1f3ee60_0 .net *"_s13", 0 0, L_0x20288e0;  1 drivers
v0x1f3ef20_0 .net *"_s15", 0 0, L_0x2028b60;  1 drivers
v0x1f3f000_0 .net *"_s3", 0 0, L_0x2028060;  1 drivers
v0x1f3f130_0 .net *"_s5", 0 0, L_0x2028170;  1 drivers
v0x1f3f210_0 .net *"_s7", 0 0, L_0x2028470;  1 drivers
v0x1f3f2f0_0 .net *"_s9", 0 0, L_0x2028650;  1 drivers
v0x1f3f3d0_0 .net "a0", 0 0, L_0x2027a00;  alias, 1 drivers
v0x1f3f500_0 .net "a1", 0 0, L_0x2027bc0;  alias, 1 drivers
v0x1f3f5a0_0 .net "a2", 0 0, L_0x7f0fd5054c80;  alias, 1 drivers
v0x1f3f660_0 .net "a3", 0 0, L_0x2027e40;  alias, 1 drivers
v0x1f3f720_0 .net "a4", 0 0, L_0x2027d80;  alias, 1 drivers
v0x1f3f7e0_0 .net "addWire", 0 0, L_0x2028210;  1 drivers
v0x1f3f8a0_0 .net "nandWire", 0 0, L_0x2028740;  1 drivers
v0x1f3f960_0 .net "norWire", 0 0, L_0x20289d0;  1 drivers
v0x1f3fa20_0 .net "ns0", 0 0, L_0x2027f50;  1 drivers
v0x1f3fbd0_0 .net "ns1", 0 0, L_0x1f3c150;  1 drivers
v0x1f3fc70_0 .net "ns2", 0 0, L_0x2028100;  1 drivers
v0x1f3fd10_0 .net "out", 0 0, L_0x2028c50;  alias, 1 drivers
v0x1f3fdb0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f3fe70_0 .net "sltWire", 0 0, L_0x2028510;  1 drivers
v0x1f3ff30_0 .net "xorWire", 0 0, L_0x2028400;  1 drivers
L_0x2027fc0 .part v0x1ecd370_0, 0, 1;
L_0x2028060 .part v0x1ecd370_0, 1, 1;
L_0x2028170 .part v0x1ecd370_0, 2, 1;
L_0x2028470 .part v0x1ecd370_0, 0, 1;
L_0x2028650 .part v0x1ecd370_0, 1, 1;
L_0x20287b0 .part v0x1ecd370_0, 1, 1;
L_0x20288e0 .part v0x1ecd370_0, 0, 1;
L_0x2028b60 .part v0x1ecd370_0, 2, 1;
S_0x1f40de0 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f40fa0 .param/l "bit" 0 4 127, +C4<011011>;
S_0x1f41040 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f40de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x20275e0 .functor XOR 1, L_0x202abf0, v0x1ecd150_0, C4<0>, C4<0>;
L_0x2029610 .functor NOR 1, L_0x202ab50, L_0x202abf0, C4<0>, C4<0>;
L_0x2029710 .functor XOR 1, L_0x202ab50, L_0x202abf0, C4<0>, C4<0>;
L_0x20297d0 .functor NAND 1, L_0x202ab50, L_0x202abf0, C4<1>, C4<1>;
L_0x20298d0 .functor XOR 1, v0x1ecd2a0_0, L_0x2029610, C4<0>, C4<0>;
L_0x2029990 .functor XOR 1, v0x1ecd2a0_0, L_0x20297d0, C4<0>, C4<0>;
v0x1f43430_0 .net "a", 0 0, L_0x202ab50;  1 drivers
v0x1f43520_0 .net "addSubtract", 0 0, L_0x20295a0;  1 drivers
v0x1f435c0_0 .net "b", 0 0, L_0x202abf0;  1 drivers
v0x1f43660_0 .net "bOut", 0 0, L_0x20275e0;  1 drivers
v0x1f43730_0 .net "carryin", 0 0, L_0x1ff93e0;  1 drivers
v0x1f43820_0 .net "carryout", 0 0, L_0x2029440;  1 drivers
v0x1f438f0_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f43990_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f43a30_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f43b60_0 .net "nandOut", 0 0, L_0x2029990;  1 drivers
v0x1f43c30_0 .net "nandgate", 0 0, L_0x20297d0;  1 drivers
v0x1f43cd0_0 .net "norOut", 0 0, L_0x20298d0;  1 drivers
v0x1f43da0_0 .net "norgate", 0 0, L_0x2029610;  1 drivers
v0x1f43e40_0 .net "result", 0 0, L_0x202a900;  1 drivers
L_0x7f0fd5054cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f43f10_0 .net "slt", 0 0, L_0x7f0fd5054cc8;  1 drivers
v0x1f43fb0_0 .net "xorgate", 0 0, L_0x2029710;  1 drivers
S_0x1f41340 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f41040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x20291c0 .functor AND 1, L_0x202ab50, L_0x20275e0, C4<1>, C4<1>;
L_0x2029280 .functor XOR 1, L_0x202ab50, L_0x20275e0, C4<0>, C4<0>;
L_0x2029380 .functor AND 1, L_0x2029280, L_0x1ff93e0, C4<1>, C4<1>;
L_0x2029440 .functor OR 1, L_0x2029380, L_0x20291c0, C4<0>, C4<0>;
L_0x20295a0 .functor XOR 1, L_0x2029280, L_0x1ff93e0, C4<0>, C4<0>;
v0x1f415c0_0 .net "G", 0 0, L_0x20291c0;  1 drivers
v0x1f416a0_0 .net "P", 0 0, L_0x2029280;  1 drivers
v0x1f41760_0 .net "PandCin", 0 0, L_0x2029380;  1 drivers
v0x1f41830_0 .net "a", 0 0, L_0x202ab50;  alias, 1 drivers
v0x1f418f0_0 .net "b", 0 0, L_0x20275e0;  alias, 1 drivers
v0x1f41a00_0 .net "carryin", 0 0, L_0x1ff93e0;  alias, 1 drivers
v0x1f41ac0_0 .net "carryout", 0 0, L_0x2029440;  alias, 1 drivers
v0x1f41b80_0 .net "sum", 0 0, L_0x20295a0;  alias, 1 drivers
S_0x1f41ce0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f41040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x2029aa0 .functor NOT 1, L_0x2029b10, C4<0>, C4<0>, C4<0>;
L_0x2029c00 .functor NOT 1, L_0x2029c70, C4<0>, C4<0>, C4<0>;
L_0x2029d60 .functor NOT 1, L_0x2029dd0, C4<0>, C4<0>, C4<0>;
L_0x2029ec0 .functor AND 1, L_0x2029d60, L_0x2029c00, L_0x2029aa0, L_0x20295a0;
L_0x202a0b0 .functor AND 1, L_0x2029d60, L_0x2029c00, L_0x202a120, L_0x2029710;
L_0x202a1c0 .functor AND 1, L_0x2029d60, L_0x202a300, L_0x2029aa0, L_0x7f0fd5054cc8;
L_0x202a3f0 .functor AND 1, L_0x2029d60, L_0x202a460, L_0x202a590, L_0x2029990;
L_0x202a680 .functor AND 1, L_0x202a810, L_0x2029c00, L_0x2029aa0, L_0x20298d0;
L_0x202a900/0/0 .functor OR 1, L_0x2029ec0, L_0x202a0b0, L_0x202a1c0, L_0x202a3f0;
L_0x202a900/0/4 .functor OR 1, L_0x202a680, C4<0>, C4<0>, C4<0>;
L_0x202a900 .functor OR 1, L_0x202a900/0/0, L_0x202a900/0/4, C4<0>, C4<0>;
v0x1f41fc0_0 .net *"_s1", 0 0, L_0x2029b10;  1 drivers
v0x1f420a0_0 .net *"_s11", 0 0, L_0x202a460;  1 drivers
v0x1f42180_0 .net *"_s13", 0 0, L_0x202a590;  1 drivers
v0x1f42240_0 .net *"_s15", 0 0, L_0x202a810;  1 drivers
v0x1f42320_0 .net *"_s3", 0 0, L_0x2029c70;  1 drivers
v0x1f42450_0 .net *"_s5", 0 0, L_0x2029dd0;  1 drivers
v0x1f42530_0 .net *"_s7", 0 0, L_0x202a120;  1 drivers
v0x1f42610_0 .net *"_s9", 0 0, L_0x202a300;  1 drivers
v0x1f426f0_0 .net "a0", 0 0, L_0x20295a0;  alias, 1 drivers
v0x1f42820_0 .net "a1", 0 0, L_0x2029710;  alias, 1 drivers
v0x1f428c0_0 .net "a2", 0 0, L_0x7f0fd5054cc8;  alias, 1 drivers
v0x1f42980_0 .net "a3", 0 0, L_0x2029990;  alias, 1 drivers
v0x1f42a40_0 .net "a4", 0 0, L_0x20298d0;  alias, 1 drivers
v0x1f42b00_0 .net "addWire", 0 0, L_0x2029ec0;  1 drivers
v0x1f42bc0_0 .net "nandWire", 0 0, L_0x202a3f0;  1 drivers
v0x1f42c80_0 .net "norWire", 0 0, L_0x202a680;  1 drivers
v0x1f42d40_0 .net "ns0", 0 0, L_0x2029aa0;  1 drivers
v0x1f42ef0_0 .net "ns1", 0 0, L_0x2029c00;  1 drivers
v0x1f42f90_0 .net "ns2", 0 0, L_0x2029d60;  1 drivers
v0x1f43030_0 .net "out", 0 0, L_0x202a900;  alias, 1 drivers
v0x1f430d0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f43190_0 .net "sltWire", 0 0, L_0x202a1c0;  1 drivers
v0x1f43250_0 .net "xorWire", 0 0, L_0x202a0b0;  1 drivers
L_0x2029b10 .part v0x1ecd370_0, 0, 1;
L_0x2029c70 .part v0x1ecd370_0, 1, 1;
L_0x2029dd0 .part v0x1ecd370_0, 2, 1;
L_0x202a120 .part v0x1ecd370_0, 0, 1;
L_0x202a300 .part v0x1ecd370_0, 1, 1;
L_0x202a460 .part v0x1ecd370_0, 1, 1;
L_0x202a590 .part v0x1ecd370_0, 0, 1;
L_0x202a810 .part v0x1ecd370_0, 2, 1;
S_0x1f44100 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f442c0 .param/l "bit" 0 4 127, +C4<011100>;
S_0x1f44380 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f44100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ff9480 .functor XOR 1, L_0x1ff9150, v0x1ecd150_0, C4<0>, C4<0>;
L_0x202b5b0 .functor NOR 1, L_0x202ca70, L_0x1ff9150, C4<0>, C4<0>;
L_0x202b6b0 .functor XOR 1, L_0x202ca70, L_0x1ff9150, C4<0>, C4<0>;
L_0x202b770 .functor NAND 1, L_0x202ca70, L_0x1ff9150, C4<1>, C4<1>;
L_0x202b870 .functor XOR 1, v0x1ecd2a0_0, L_0x202b5b0, C4<0>, C4<0>;
L_0x202b930 .functor XOR 1, v0x1ecd2a0_0, L_0x202b770, C4<0>, C4<0>;
v0x1f46750_0 .net "a", 0 0, L_0x202ca70;  1 drivers
v0x1f46840_0 .net "addSubtract", 0 0, L_0x202b540;  1 drivers
v0x1f468e0_0 .net "b", 0 0, L_0x1ff9150;  1 drivers
v0x1f46980_0 .net "bOut", 0 0, L_0x1ff9480;  1 drivers
v0x1f46a50_0 .net "carryin", 0 0, L_0x1ff91f0;  1 drivers
v0x1f46b40_0 .net "carryout", 0 0, L_0x2029100;  1 drivers
v0x1f46c10_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f13600_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f136a0_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f470c0_0 .net "nandOut", 0 0, L_0x202b930;  1 drivers
v0x1f47160_0 .net "nandgate", 0 0, L_0x202b770;  1 drivers
v0x1f47200_0 .net "norOut", 0 0, L_0x202b870;  1 drivers
v0x1f472a0_0 .net "norgate", 0 0, L_0x202b5b0;  1 drivers
v0x1f47340_0 .net "result", 0 0, L_0x202c820;  1 drivers
L_0x7f0fd5054d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f47410_0 .net "slt", 0 0, L_0x7f0fd5054d10;  1 drivers
v0x1f474b0_0 .net "xorgate", 0 0, L_0x202b6b0;  1 drivers
S_0x1f44680 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f44380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ff94f0 .functor AND 1, L_0x202ca70, L_0x1ff9480, C4<1>, C4<1>;
L_0x2028f40 .functor XOR 1, L_0x202ca70, L_0x1ff9480, C4<0>, C4<0>;
L_0x2029040 .functor AND 1, L_0x2028f40, L_0x1ff91f0, C4<1>, C4<1>;
L_0x2029100 .functor OR 1, L_0x2029040, L_0x1ff94f0, C4<0>, C4<0>;
L_0x202b540 .functor XOR 1, L_0x2028f40, L_0x1ff91f0, C4<0>, C4<0>;
v0x1f44920_0 .net "G", 0 0, L_0x1ff94f0;  1 drivers
v0x1f44a00_0 .net "P", 0 0, L_0x2028f40;  1 drivers
v0x1f44ac0_0 .net "PandCin", 0 0, L_0x2029040;  1 drivers
v0x1f44b90_0 .net "a", 0 0, L_0x202ca70;  alias, 1 drivers
v0x1f44c50_0 .net "b", 0 0, L_0x1ff9480;  alias, 1 drivers
v0x1f44d60_0 .net "carryin", 0 0, L_0x1ff91f0;  alias, 1 drivers
v0x1f44e20_0 .net "carryout", 0 0, L_0x2029100;  alias, 1 drivers
v0x1f44ee0_0 .net "sum", 0 0, L_0x202b540;  alias, 1 drivers
S_0x1f45040 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f44380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x202ba40 .functor NOT 1, L_0x202bab0, C4<0>, C4<0>, C4<0>;
L_0x202bba0 .functor NOT 1, L_0x202bc10, C4<0>, C4<0>, C4<0>;
L_0x202bd00 .functor NOT 1, L_0x202bd70, C4<0>, C4<0>, C4<0>;
L_0x202be60 .functor AND 1, L_0x202bd00, L_0x202bba0, L_0x202ba40, L_0x202b540;
L_0x202c050 .functor AND 1, L_0x202bd00, L_0x202bba0, L_0x202c0c0, L_0x202b6b0;
L_0x202c160 .functor AND 1, L_0x202bd00, L_0x202c260, L_0x202ba40, L_0x7f0fd5054d10;
L_0x202c350 .functor AND 1, L_0x202bd00, L_0x202c3c0, L_0x202c4b0, L_0x202b930;
L_0x202c5a0 .functor AND 1, L_0x202c730, L_0x202bba0, L_0x202ba40, L_0x202b870;
L_0x202c820/0/0 .functor OR 1, L_0x202be60, L_0x202c050, L_0x202c160, L_0x202c350;
L_0x202c820/0/4 .functor OR 1, L_0x202c5a0, C4<0>, C4<0>, C4<0>;
L_0x202c820 .functor OR 1, L_0x202c820/0/0, L_0x202c820/0/4, C4<0>, C4<0>;
v0x1f452e0_0 .net *"_s1", 0 0, L_0x202bab0;  1 drivers
v0x1f453c0_0 .net *"_s11", 0 0, L_0x202c3c0;  1 drivers
v0x1f454a0_0 .net *"_s13", 0 0, L_0x202c4b0;  1 drivers
v0x1f45560_0 .net *"_s15", 0 0, L_0x202c730;  1 drivers
v0x1f45640_0 .net *"_s3", 0 0, L_0x202bc10;  1 drivers
v0x1f45770_0 .net *"_s5", 0 0, L_0x202bd70;  1 drivers
v0x1f45850_0 .net *"_s7", 0 0, L_0x202c0c0;  1 drivers
v0x1f45930_0 .net *"_s9", 0 0, L_0x202c260;  1 drivers
v0x1f45a10_0 .net "a0", 0 0, L_0x202b540;  alias, 1 drivers
v0x1f45b40_0 .net "a1", 0 0, L_0x202b6b0;  alias, 1 drivers
v0x1f45be0_0 .net "a2", 0 0, L_0x7f0fd5054d10;  alias, 1 drivers
v0x1f45ca0_0 .net "a3", 0 0, L_0x202b930;  alias, 1 drivers
v0x1f45d60_0 .net "a4", 0 0, L_0x202b870;  alias, 1 drivers
v0x1f45e20_0 .net "addWire", 0 0, L_0x202be60;  1 drivers
v0x1f45ee0_0 .net "nandWire", 0 0, L_0x202c350;  1 drivers
v0x1f45fa0_0 .net "norWire", 0 0, L_0x202c5a0;  1 drivers
v0x1f46060_0 .net "ns0", 0 0, L_0x202ba40;  1 drivers
v0x1f46210_0 .net "ns1", 0 0, L_0x202bba0;  1 drivers
v0x1f462b0_0 .net "ns2", 0 0, L_0x202bd00;  1 drivers
v0x1f46350_0 .net "out", 0 0, L_0x202c820;  alias, 1 drivers
v0x1f463f0_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f464b0_0 .net "sltWire", 0 0, L_0x202c160;  1 drivers
v0x1f46570_0 .net "xorWire", 0 0, L_0x202c050;  1 drivers
L_0x202bab0 .part v0x1ecd370_0, 0, 1;
L_0x202bc10 .part v0x1ecd370_0, 1, 1;
L_0x202bd70 .part v0x1ecd370_0, 2, 1;
L_0x202c0c0 .part v0x1ecd370_0, 0, 1;
L_0x202c260 .part v0x1ecd370_0, 1, 1;
L_0x202c3c0 .part v0x1ecd370_0, 1, 1;
L_0x202c4b0 .part v0x1ecd370_0, 0, 1;
L_0x202c730 .part v0x1ecd370_0, 2, 1;
S_0x1f47600 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f477c0 .param/l "bit" 0 4 127, +C4<011101>;
S_0x1f47880 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f47600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1ff9320 .functor XOR 1, L_0x2010d80, v0x1ecd150_0, C4<0>, C4<0>;
L_0x1f47040 .functor NOR 1, L_0x202ea60, L_0x2010d80, C4<0>, C4<0>;
L_0x202d660 .functor XOR 1, L_0x202ea60, L_0x2010d80, C4<0>, C4<0>;
L_0x202d720 .functor NAND 1, L_0x202ea60, L_0x2010d80, C4<1>, C4<1>;
L_0x202d820 .functor XOR 1, v0x1ecd2a0_0, L_0x1f47040, C4<0>, C4<0>;
L_0x202d8e0 .functor XOR 1, v0x1ecd2a0_0, L_0x202d720, C4<0>, C4<0>;
v0x1f49c90_0 .net "a", 0 0, L_0x202ea60;  1 drivers
v0x1f49d80_0 .net "addSubtract", 0 0, L_0x1f46fd0;  1 drivers
v0x1f49e20_0 .net "b", 0 0, L_0x2010d80;  1 drivers
v0x1f49ec0_0 .net "bOut", 0 0, L_0x1ff9320;  1 drivers
v0x1f49f90_0 .net "carryin", 0 0, L_0x2010e20;  1 drivers
v0x1f4a080_0 .net "carryout", 0 0, L_0x1f46e70;  1 drivers
v0x1f4a150_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f4a1f0_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f4a290_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f4a3c0_0 .net "nandOut", 0 0, L_0x202d8e0;  1 drivers
v0x1f4a490_0 .net "nandgate", 0 0, L_0x202d720;  1 drivers
v0x1f4a530_0 .net "norOut", 0 0, L_0x202d820;  1 drivers
v0x1f4a600_0 .net "norgate", 0 0, L_0x1f47040;  1 drivers
v0x1f4a6a0_0 .net "result", 0 0, L_0x202e810;  1 drivers
L_0x7f0fd5054d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4a770_0 .net "slt", 0 0, L_0x7f0fd5054d58;  1 drivers
v0x1f4a810_0 .net "xorgate", 0 0, L_0x202d660;  1 drivers
S_0x1f47b80 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f47880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1f45ab0 .functor AND 1, L_0x202ea60, L_0x1ff9320, C4<1>, C4<1>;
L_0x1f46cb0 .functor XOR 1, L_0x202ea60, L_0x1ff9320, C4<0>, C4<0>;
L_0x1f46db0 .functor AND 1, L_0x1f46cb0, L_0x2010e20, C4<1>, C4<1>;
L_0x1f46e70 .functor OR 1, L_0x1f46db0, L_0x1f45ab0, C4<0>, C4<0>;
L_0x1f46fd0 .functor XOR 1, L_0x1f46cb0, L_0x2010e20, C4<0>, C4<0>;
v0x1f47e20_0 .net "G", 0 0, L_0x1f45ab0;  1 drivers
v0x1f47f00_0 .net "P", 0 0, L_0x1f46cb0;  1 drivers
v0x1f47fc0_0 .net "PandCin", 0 0, L_0x1f46db0;  1 drivers
v0x1f48090_0 .net "a", 0 0, L_0x202ea60;  alias, 1 drivers
v0x1f48150_0 .net "b", 0 0, L_0x1ff9320;  alias, 1 drivers
v0x1f48260_0 .net "carryin", 0 0, L_0x2010e20;  alias, 1 drivers
v0x1f48320_0 .net "carryout", 0 0, L_0x1f46e70;  alias, 1 drivers
v0x1f483e0_0 .net "sum", 0 0, L_0x1f46fd0;  alias, 1 drivers
S_0x1f48540 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f47880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x202d9f0 .functor NOT 1, L_0x202da60, C4<0>, C4<0>, C4<0>;
L_0x202db50 .functor NOT 1, L_0x202dbc0, C4<0>, C4<0>, C4<0>;
L_0x202dcb0 .functor NOT 1, L_0x202dd20, C4<0>, C4<0>, C4<0>;
L_0x202de10 .functor AND 1, L_0x202dcb0, L_0x202db50, L_0x202d9f0, L_0x1f46fd0;
L_0x202e000 .functor AND 1, L_0x202dcb0, L_0x202db50, L_0x202e070, L_0x202d660;
L_0x202e110 .functor AND 1, L_0x202dcb0, L_0x202e210, L_0x202d9f0, L_0x7f0fd5054d58;
L_0x202e300 .functor AND 1, L_0x202dcb0, L_0x202e370, L_0x202e4a0, L_0x202d8e0;
L_0x202e590 .functor AND 1, L_0x202e720, L_0x202db50, L_0x202d9f0, L_0x202d820;
L_0x202e810/0/0 .functor OR 1, L_0x202de10, L_0x202e000, L_0x202e110, L_0x202e300;
L_0x202e810/0/4 .functor OR 1, L_0x202e590, C4<0>, C4<0>, C4<0>;
L_0x202e810 .functor OR 1, L_0x202e810/0/0, L_0x202e810/0/4, C4<0>, C4<0>;
v0x1f48820_0 .net *"_s1", 0 0, L_0x202da60;  1 drivers
v0x1f48900_0 .net *"_s11", 0 0, L_0x202e370;  1 drivers
v0x1f489e0_0 .net *"_s13", 0 0, L_0x202e4a0;  1 drivers
v0x1f48aa0_0 .net *"_s15", 0 0, L_0x202e720;  1 drivers
v0x1f48b80_0 .net *"_s3", 0 0, L_0x202dbc0;  1 drivers
v0x1f48cb0_0 .net *"_s5", 0 0, L_0x202dd20;  1 drivers
v0x1f48d90_0 .net *"_s7", 0 0, L_0x202e070;  1 drivers
v0x1f48e70_0 .net *"_s9", 0 0, L_0x202e210;  1 drivers
v0x1f48f50_0 .net "a0", 0 0, L_0x1f46fd0;  alias, 1 drivers
v0x1f49080_0 .net "a1", 0 0, L_0x202d660;  alias, 1 drivers
v0x1f49120_0 .net "a2", 0 0, L_0x7f0fd5054d58;  alias, 1 drivers
v0x1f491e0_0 .net "a3", 0 0, L_0x202d8e0;  alias, 1 drivers
v0x1f492a0_0 .net "a4", 0 0, L_0x202d820;  alias, 1 drivers
v0x1f49360_0 .net "addWire", 0 0, L_0x202de10;  1 drivers
v0x1f49420_0 .net "nandWire", 0 0, L_0x202e300;  1 drivers
v0x1f494e0_0 .net "norWire", 0 0, L_0x202e590;  1 drivers
v0x1f495a0_0 .net "ns0", 0 0, L_0x202d9f0;  1 drivers
v0x1f49750_0 .net "ns1", 0 0, L_0x202db50;  1 drivers
v0x1f497f0_0 .net "ns2", 0 0, L_0x202dcb0;  1 drivers
v0x1f49890_0 .net "out", 0 0, L_0x202e810;  alias, 1 drivers
v0x1f49930_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f499f0_0 .net "sltWire", 0 0, L_0x202e110;  1 drivers
v0x1f49ab0_0 .net "xorWire", 0 0, L_0x202e000;  1 drivers
L_0x202da60 .part v0x1ecd370_0, 0, 1;
L_0x202dbc0 .part v0x1ecd370_0, 1, 1;
L_0x202dd20 .part v0x1ecd370_0, 2, 1;
L_0x202e070 .part v0x1ecd370_0, 0, 1;
L_0x202e210 .part v0x1ecd370_0, 1, 1;
L_0x202e370 .part v0x1ecd370_0, 1, 1;
L_0x202e4a0 .part v0x1ecd370_0, 0, 1;
L_0x202e720 .part v0x1ecd370_0, 2, 1;
S_0x1f4a960 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x1ec68f0;
 .timescale 0 0;
P_0x1f17360 .param/l "bit" 0 4 127, +C4<011110>;
S_0x1f4ad30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1f4a960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x2010ec0 .functor XOR 1, L_0x202ef10, v0x1ecd150_0, C4<0>, C4<0>;
L_0x202f350 .functor NOR 1, L_0x2030810, L_0x202ef10, C4<0>, C4<0>;
L_0x202f450 .functor XOR 1, L_0x2030810, L_0x202ef10, C4<0>, C4<0>;
L_0x202f510 .functor NAND 1, L_0x2030810, L_0x202ef10, C4<1>, C4<1>;
L_0x202f610 .functor XOR 1, v0x1ecd2a0_0, L_0x202f350, C4<0>, C4<0>;
L_0x202f6d0 .functor XOR 1, v0x1ecd2a0_0, L_0x202f510, C4<0>, C4<0>;
v0x1f4d0b0_0 .net "a", 0 0, L_0x2030810;  1 drivers
v0x1f4d1a0_0 .net "addSubtract", 0 0, L_0x202f2e0;  1 drivers
v0x1f4d240_0 .net "b", 0 0, L_0x202ef10;  1 drivers
v0x1f4d2e0_0 .net "bOut", 0 0, L_0x2010ec0;  1 drivers
v0x1f4d3b0_0 .net "carryin", 0 0, L_0x202efb0;  1 drivers
v0x1f4d4a0_0 .net "carryout", 0 0, L_0x202f1d0;  1 drivers
v0x1f4d570_0 .net "invertB", 0 0, v0x1ecd150_0;  alias, 1 drivers
v0x1f4d610_0 .net "invertOut", 0 0, v0x1ecd2a0_0;  alias, 1 drivers
v0x1f19e70_0 .net "muxindex", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f19fa0_0 .net "nandOut", 0 0, L_0x202f6d0;  1 drivers
v0x1f1a110_0 .net "nandgate", 0 0, L_0x202f510;  1 drivers
v0x1f1a1b0_0 .net "norOut", 0 0, L_0x202f610;  1 drivers
v0x1f1a280_0 .net "norgate", 0 0, L_0x202f350;  1 drivers
v0x1f1a320_0 .net "result", 0 0, L_0x20305c0;  1 drivers
L_0x7f0fd5054da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f1a3f0_0 .net "slt", 0 0, L_0x7f0fd5054da0;  1 drivers
v0x1f4e2d0_0 .net "xorgate", 0 0, L_0x202f450;  1 drivers
S_0x1f4afe0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1f4ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x202cb10 .functor AND 1, L_0x2030810, L_0x2010ec0, C4<1>, C4<1>;
L_0x202cbd0 .functor XOR 1, L_0x2030810, L_0x2010ec0, C4<0>, C4<0>;
L_0x202ccd0 .functor AND 1, L_0x202cbd0, L_0x202efb0, C4<1>, C4<1>;
L_0x202f1d0 .functor OR 1, L_0x202ccd0, L_0x202cb10, C4<0>, C4<0>;
L_0x202f2e0 .functor XOR 1, L_0x202cbd0, L_0x202efb0, C4<0>, C4<0>;
v0x1f4b280_0 .net "G", 0 0, L_0x202cb10;  1 drivers
v0x1f4b360_0 .net "P", 0 0, L_0x202cbd0;  1 drivers
v0x1f4b420_0 .net "PandCin", 0 0, L_0x202ccd0;  1 drivers
v0x1f4b4f0_0 .net "a", 0 0, L_0x2030810;  alias, 1 drivers
v0x1f4b5b0_0 .net "b", 0 0, L_0x2010ec0;  alias, 1 drivers
v0x1f4b6c0_0 .net "carryin", 0 0, L_0x202efb0;  alias, 1 drivers
v0x1f4b780_0 .net "carryout", 0 0, L_0x202f1d0;  alias, 1 drivers
v0x1f4b840_0 .net "sum", 0 0, L_0x202f2e0;  alias, 1 drivers
S_0x1f4b9a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1f4ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x202f7e0 .functor NOT 1, L_0x202f850, C4<0>, C4<0>, C4<0>;
L_0x202f940 .functor NOT 1, L_0x202f9b0, C4<0>, C4<0>, C4<0>;
L_0x202faa0 .functor NOT 1, L_0x202fb10, C4<0>, C4<0>, C4<0>;
L_0x202fc00 .functor AND 1, L_0x202faa0, L_0x202f940, L_0x202f7e0, L_0x202f2e0;
L_0x202fdf0 .functor AND 1, L_0x202faa0, L_0x202f940, L_0x202fe60, L_0x202f450;
L_0x202ff00 .functor AND 1, L_0x202faa0, L_0x2030000, L_0x202f7e0, L_0x7f0fd5054da0;
L_0x20300f0 .functor AND 1, L_0x202faa0, L_0x2030160, L_0x2030250, L_0x202f6d0;
L_0x2030340 .functor AND 1, L_0x20304d0, L_0x202f940, L_0x202f7e0, L_0x202f610;
L_0x20305c0/0/0 .functor OR 1, L_0x202fc00, L_0x202fdf0, L_0x202ff00, L_0x20300f0;
L_0x20305c0/0/4 .functor OR 1, L_0x2030340, C4<0>, C4<0>, C4<0>;
L_0x20305c0 .functor OR 1, L_0x20305c0/0/0, L_0x20305c0/0/4, C4<0>, C4<0>;
v0x1f4bc40_0 .net *"_s1", 0 0, L_0x202f850;  1 drivers
v0x1f4bd20_0 .net *"_s11", 0 0, L_0x2030160;  1 drivers
v0x1f4be00_0 .net *"_s13", 0 0, L_0x2030250;  1 drivers
v0x1f4bec0_0 .net *"_s15", 0 0, L_0x20304d0;  1 drivers
v0x1f4bfa0_0 .net *"_s3", 0 0, L_0x202f9b0;  1 drivers
v0x1f4c0d0_0 .net *"_s5", 0 0, L_0x202fb10;  1 drivers
v0x1f4c1b0_0 .net *"_s7", 0 0, L_0x202fe60;  1 drivers
v0x1f4c290_0 .net *"_s9", 0 0, L_0x2030000;  1 drivers
v0x1f4c370_0 .net "a0", 0 0, L_0x202f2e0;  alias, 1 drivers
v0x1f4c4a0_0 .net "a1", 0 0, L_0x202f450;  alias, 1 drivers
v0x1f4c540_0 .net "a2", 0 0, L_0x7f0fd5054da0;  alias, 1 drivers
v0x1f4c600_0 .net "a3", 0 0, L_0x202f6d0;  alias, 1 drivers
v0x1f4c6c0_0 .net "a4", 0 0, L_0x202f610;  alias, 1 drivers
v0x1f4c780_0 .net "addWire", 0 0, L_0x202fc00;  1 drivers
v0x1f4c840_0 .net "nandWire", 0 0, L_0x20300f0;  1 drivers
v0x1f4c900_0 .net "norWire", 0 0, L_0x2030340;  1 drivers
v0x1f4c9c0_0 .net "ns0", 0 0, L_0x202f7e0;  1 drivers
v0x1f4cb70_0 .net "ns1", 0 0, L_0x202f940;  1 drivers
v0x1f4cc10_0 .net "ns2", 0 0, L_0x202faa0;  1 drivers
v0x1f4ccb0_0 .net "out", 0 0, L_0x20305c0;  alias, 1 drivers
v0x1f4cd50_0 .net "select", 2 0, v0x1ecd370_0;  alias, 1 drivers
v0x1f4ce10_0 .net "sltWire", 0 0, L_0x202ff00;  1 drivers
v0x1f4ced0_0 .net "xorWire", 0 0, L_0x202fdf0;  1 drivers
L_0x202f850 .part v0x1ecd370_0, 0, 1;
L_0x202f9b0 .part v0x1ecd370_0, 1, 1;
L_0x202fb10 .part v0x1ecd370_0, 2, 1;
L_0x202fe60 .part v0x1ecd370_0, 0, 1;
L_0x2030000 .part v0x1ecd370_0, 1, 1;
L_0x2030160 .part v0x1ecd370_0, 1, 1;
L_0x2030250 .part v0x1ecd370_0, 0, 1;
L_0x20304d0 .part v0x1ecd370_0, 2, 1;
S_0x1f51650 .scope module, "registerFile" "regfile" 3 112, 10 12 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
L_0x1fb92f0 .functor BUFZ 32, L_0x1fb98e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb9a20 .functor BUFZ 32, L_0x1fba5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f64510_0 .net "Clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f645d0_0 .net "ReadData1", 31 0, L_0x1fb92f0;  alias, 1 drivers
v0x1f646e0_0 .net "ReadData2", 31 0, L_0x1fb9a20;  alias, 1 drivers
v0x1f647d0_0 .net "ReadRegister1", 4 0, L_0x1fbaae0;  1 drivers
v0x1f648b0_0 .net "ReadRegister2", 4 0, L_0x1fbb0c0;  1 drivers
v0x1f649e0_0 .net "RegWrite", 0 0, v0x1e5b2a0_0;  alias, 1 drivers
v0x1f64ad0_0 .net "WriteData", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f64b90_0 .net "WriteRegister", 4 0, v0x1e59e70_0;  alias, 1 drivers
v0x1f64ca0_0 .net *"_s31", 31 0, L_0x1fb98e0;  1 drivers
v0x1f64e10_0 .net *"_s33", 6 0, L_0x1fb9a90;  1 drivers
L_0x7f0fd5053b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f64ef0_0 .net *"_s36", 1 0, L_0x7f0fd5053b10;  1 drivers
v0x1f64fd0_0 .net *"_s39", 31 0, L_0x1fba5d0;  1 drivers
v0x1f650b0_0 .net *"_s41", 6 0, L_0x1fb9980;  1 drivers
L_0x7f0fd5053b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f65190_0 .net *"_s44", 1 0, L_0x7f0fd5053b58;  1 drivers
v0x1f65270_0 .net "decode", 31 0, L_0x1fbadc0;  1 drivers
L_0x7f0fd5053be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f65330 .array "regFile", 0 31;
v0x1f65330_0 .net v0x1f65330 0, 31 0, L_0x7f0fd5053be8; 1 drivers
v0x1f65330_1 .net v0x1f65330 1, 31 0, v0x1f52720_0; 1 drivers
v0x1f65330_2 .net v0x1f65330 2, 31 0, v0x1f53050_0; 1 drivers
v0x1f65330_3 .net v0x1f65330 3, 31 0, v0x1f539a0_0; 1 drivers
v0x1f65330_4 .net v0x1f65330 4, 31 0, v0x1f54320_0; 1 drivers
v0x1f65330_5 .net v0x1f65330 5, 31 0, v0x1f54b90_0; 1 drivers
v0x1f65330_6 .net v0x1f65330 6, 31 0, v0x1f55480_0; 1 drivers
v0x1f65330_7 .net v0x1f65330 7, 31 0, v0x1f55e60_0; 1 drivers
v0x1f65330_8 .net v0x1f65330 8, 31 0, v0x1f56830_0; 1 drivers
v0x1f65330_9 .net v0x1f65330 9, 31 0, v0x1f57090_0; 1 drivers
v0x1f65330_10 .net v0x1f65330 10, 31 0, v0x1f57980_0; 1 drivers
v0x1f65330_11 .net v0x1f65330 11, 31 0, v0x1f58270_0; 1 drivers
v0x1f65330_12 .net v0x1f65330 12, 31 0, v0x1f58b60_0; 1 drivers
v0x1f65330_13 .net v0x1f65330 13, 31 0, v0x1f59450_0; 1 drivers
v0x1f65330_14 .net v0x1f65330 14, 31 0, v0x1f59d40_0; 1 drivers
v0x1f65330_15 .net v0x1f65330 15, 31 0, v0x1f5a780_0; 1 drivers
v0x1f65330_16 .net v0x1f65330 16, 31 0, v0x1f56720_0; 1 drivers
v0x1f65330_17 .net v0x1f65330 17, 31 0, v0x1f5ba90_0; 1 drivers
v0x1f65330_18 .net v0x1f65330 18, 31 0, v0x1f5c380_0; 1 drivers
v0x1f65330_19 .net v0x1f65330 19, 31 0, v0x1f5cc70_0; 1 drivers
v0x1f65330_20 .net v0x1f65330 20, 31 0, v0x1f5d560_0; 1 drivers
v0x1f65330_21 .net v0x1f65330 21, 31 0, v0x1f5de50_0; 1 drivers
v0x1f65330_22 .net v0x1f65330 22, 31 0, v0x1f5e740_0; 1 drivers
v0x1f65330_23 .net v0x1f65330 23, 31 0, v0x1f5f030_0; 1 drivers
v0x1f65330_24 .net v0x1f65330 24, 31 0, v0x1f5f920_0; 1 drivers
v0x1f65330_25 .net v0x1f65330 25, 31 0, v0x1f60210_0; 1 drivers
v0x1f65330_26 .net v0x1f65330 26, 31 0, v0x1f60b00_0; 1 drivers
v0x1f65330_27 .net v0x1f65330 27, 31 0, v0x1f613f0_0; 1 drivers
v0x1f65330_28 .net v0x1f65330 28, 31 0, v0x1f61ce0_0; 1 drivers
v0x1f65330_29 .net v0x1f65330 29, 31 0, v0x1f62590_0; 1 drivers
v0x1f65330_30 .net v0x1f65330 30, 31 0, v0x1f62e80_0; 1 drivers
v0x1f65330_31 .net v0x1f65330 31, 31 0, v0x1f5a630_0; 1 drivers
L_0x1fb84c0 .part L_0x1fbadc0, 1, 1;
L_0x1fb85b0 .part L_0x1fbadc0, 2, 1;
L_0x1fb8650 .part L_0x1fbadc0, 3, 1;
L_0x1fb8fd0 .part L_0x1fbadc0, 4, 1;
L_0x1fb9070 .part L_0x1fbadc0, 5, 1;
L_0x1fb9110 .part L_0x1fbadc0, 6, 1;
L_0x1fb91b0 .part L_0x1fbadc0, 7, 1;
L_0x1fb9360 .part L_0x1fbadc0, 8, 1;
L_0x1fb9400 .part L_0x1fbadc0, 9, 1;
L_0x1fb94a0 .part L_0x1fbadc0, 10, 1;
L_0x1fb9540 .part L_0x1fbadc0, 11, 1;
L_0x1fb95e0 .part L_0x1fbadc0, 12, 1;
L_0x1fb9680 .part L_0x1fbadc0, 13, 1;
L_0x1fb9720 .part L_0x1fbadc0, 14, 1;
L_0x1fb9840 .part L_0x1fbadc0, 15, 1;
L_0x1fb9250 .part L_0x1fbadc0, 16, 1;
L_0x1fb9b80 .part L_0x1fbadc0, 17, 1;
L_0x1fb9c20 .part L_0x1fbadc0, 18, 1;
L_0x1fb9d60 .part L_0x1fbadc0, 19, 1;
L_0x1fb9e00 .part L_0x1fbadc0, 20, 1;
L_0x1fb9cc0 .part L_0x1fbadc0, 21, 1;
L_0x1fb9f50 .part L_0x1fbadc0, 22, 1;
L_0x1fb9ea0 .part L_0x1fbadc0, 23, 1;
L_0x1fba0b0 .part L_0x1fbadc0, 24, 1;
L_0x1fb9ff0 .part L_0x1fbadc0, 25, 1;
L_0x1fba220 .part L_0x1fbadc0, 26, 1;
L_0x1fba150 .part L_0x1fbadc0, 27, 1;
L_0x1fba3a0 .part L_0x1fbadc0, 28, 1;
L_0x1fba2c0 .part L_0x1fbadc0, 29, 1;
L_0x1fba530 .part L_0x1fbadc0, 30, 1;
L_0x1fba440 .part L_0x1fbadc0, 31, 1;
L_0x1fb98e0 .array/port v0x1f65330, L_0x1fb9a90;
L_0x1fb9a90 .concat [ 5 2 0 0], L_0x1fbaae0, L_0x7f0fd5053b10;
L_0x1fba5d0 .array/port v0x1f65330, L_0x1fb9980;
L_0x1fb9980 .concat [ 5 2 0 0], L_0x1fbb0c0, L_0x7f0fd5053b58;
L_0x1fbaef0 .part L_0x1fbadc0, 0, 1;
S_0x1f51940 .scope module, "decoder" "decoder1to32" 10 34, 11 4 0, S_0x1f51650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x1f51ba0_0 .net *"_s0", 31 0, L_0x1fbac90;  1 drivers
L_0x7f0fd5053ba0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f51ca0_0 .net *"_s3", 30 0, L_0x7f0fd5053ba0;  1 drivers
v0x1f51d80_0 .net "address", 4 0, v0x1e59e70_0;  alias, 1 drivers
v0x1f51e20_0 .net "enable", 0 0, v0x1e5b2a0_0;  alias, 1 drivers
v0x1f51ef0_0 .net "out", 31 0, L_0x1fbadc0;  alias, 1 drivers
L_0x1fbac90 .concat [ 1 31 0 0], v0x1e5b2a0_0, L_0x7f0fd5053ba0;
L_0x1fbadc0 .shift/l 32, L_0x1fbac90, v0x1e59e70_0;
S_0x1f52060 .scope generate, "mainReg[1]" "mainReg[1]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f52250 .param/l "regNum" 0 10 40, +C4<01>;
S_0x1f52310 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f52060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f52550_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f52660_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f52720_0 .var "q", 31 0;
v0x1f527f0_0 .net "wrenable", 0 0, L_0x1fb84c0;  1 drivers
S_0x1f52960 .scope generate, "mainReg[2]" "mainReg[2]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f52b70 .param/l "regNum" 0 10 40, +C4<010>;
S_0x1f52c10 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f52960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f52e80_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f52f40_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f53050_0 .var "q", 31 0;
v0x1f53110_0 .net "wrenable", 0 0, L_0x1fb85b0;  1 drivers
S_0x1f53280 .scope generate, "mainReg[3]" "mainReg[3]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f53490 .param/l "regNum" 0 10 40, +C4<011>;
S_0x1f53550 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f53280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f53790_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f538e0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f539a0_0 .var "q", 31 0;
v0x1f53a90_0 .net "wrenable", 0 0, L_0x1fb8650;  1 drivers
S_0x1f53c00 .scope generate, "mainReg[4]" "mainReg[4]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f53e10 .param/l "regNum" 0 10 40, +C4<0100>;
S_0x1f53ed0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f53c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f54110_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f541d0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f54320_0 .var "q", 31 0;
v0x1f543e0_0 .net "wrenable", 0 0, L_0x1fb8fd0;  1 drivers
S_0x1f54550 .scope generate, "mainReg[5]" "mainReg[5]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f54710 .param/l "regNum" 0 10 40, +C4<0101>;
S_0x1f547d0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f54550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f54a10_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f54ad0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f54b90_0 .var "q", 31 0;
v0x1f54c80_0 .net "wrenable", 0 0, L_0x1fb9070;  1 drivers
S_0x1f54df0 .scope generate, "mainReg[6]" "mainReg[6]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f55000 .param/l "regNum" 0 10 40, +C4<0110>;
S_0x1f550c0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f54df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f55300_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f553c0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f55480_0 .var "q", 31 0;
v0x1f55570_0 .net "wrenable", 0 0, L_0x1fb9110;  1 drivers
S_0x1f556e0 .scope generate, "mainReg[7]" "mainReg[7]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f558f0 .param/l "regNum" 0 10 40, +C4<0111>;
S_0x1f559b0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f556e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f55bf0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f55dc0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f55e60_0 .var "q", 31 0;
v0x1f55f00_0 .net "wrenable", 0 0, L_0x1fb91b0;  1 drivers
S_0x1f56050 .scope generate, "mainReg[8]" "mainReg[8]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f53dc0 .param/l "regNum" 0 10 40, +C4<01000>;
S_0x1f56360 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f56050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f565a0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f56660_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f56830_0 .var "q", 31 0;
v0x1f568d0_0 .net "wrenable", 0 0, L_0x1fb9360;  1 drivers
S_0x1f56a00 .scope generate, "mainReg[9]" "mainReg[9]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f56c10 .param/l "regNum" 0 10 40, +C4<01001>;
S_0x1f56cd0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f56a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f56f10_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f56fd0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f57090_0 .var "q", 31 0;
v0x1f57180_0 .net "wrenable", 0 0, L_0x1fb9400;  1 drivers
S_0x1f572f0 .scope generate, "mainReg[10]" "mainReg[10]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f57500 .param/l "regNum" 0 10 40, +C4<01010>;
S_0x1f575c0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f572f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f57800_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f578c0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f57980_0 .var "q", 31 0;
v0x1f57a70_0 .net "wrenable", 0 0, L_0x1fb94a0;  1 drivers
S_0x1f57be0 .scope generate, "mainReg[11]" "mainReg[11]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f57df0 .param/l "regNum" 0 10 40, +C4<01011>;
S_0x1f57eb0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f57be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f580f0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f581b0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f58270_0 .var "q", 31 0;
v0x1f58360_0 .net "wrenable", 0 0, L_0x1fb9540;  1 drivers
S_0x1f584d0 .scope generate, "mainReg[12]" "mainReg[12]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f586e0 .param/l "regNum" 0 10 40, +C4<01100>;
S_0x1f587a0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f584d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f589e0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f58aa0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f58b60_0 .var "q", 31 0;
v0x1f58c50_0 .net "wrenable", 0 0, L_0x1fb95e0;  1 drivers
S_0x1f58dc0 .scope generate, "mainReg[13]" "mainReg[13]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f58fd0 .param/l "regNum" 0 10 40, +C4<01101>;
S_0x1f59090 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f58dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f592d0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f59390_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f59450_0 .var "q", 31 0;
v0x1f59540_0 .net "wrenable", 0 0, L_0x1fb9680;  1 drivers
S_0x1f596b0 .scope generate, "mainReg[14]" "mainReg[14]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f598c0 .param/l "regNum" 0 10 40, +C4<01110>;
S_0x1f59980 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f596b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f59bc0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f59c80_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f59d40_0 .var "q", 31 0;
v0x1f59e30_0 .net "wrenable", 0 0, L_0x1fb9720;  1 drivers
S_0x1f59fa0 .scope generate, "mainReg[15]" "mainReg[15]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5a1b0 .param/l "regNum" 0 10 40, +C4<01111>;
S_0x1f5a270 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f59fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5a4b0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f55cb0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5a780_0 .var "q", 31 0;
v0x1f5a820_0 .net "wrenable", 0 0, L_0x1fb9840;  1 drivers
S_0x1f5a990 .scope generate, "mainReg[16]" "mainReg[16]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f56260 .param/l "regNum" 0 10 40, +C4<010000>;
S_0x1f5ad00 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5a990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5af40_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5afe0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f56720_0 .var "q", 31 0;
v0x1f5b2b0_0 .net "wrenable", 0 0, L_0x1fb9250;  1 drivers
S_0x1f5b400 .scope generate, "mainReg[17]" "mainReg[17]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5b610 .param/l "regNum" 0 10 40, +C4<010001>;
S_0x1f5b6d0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5b400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5b910_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5b9d0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5ba90_0 .var "q", 31 0;
v0x1f5bb80_0 .net "wrenable", 0 0, L_0x1fb9b80;  1 drivers
S_0x1f5bcf0 .scope generate, "mainReg[18]" "mainReg[18]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5bf00 .param/l "regNum" 0 10 40, +C4<010010>;
S_0x1f5bfc0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5c200_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5c2c0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5c380_0 .var "q", 31 0;
v0x1f5c470_0 .net "wrenable", 0 0, L_0x1fb9c20;  1 drivers
S_0x1f5c5e0 .scope generate, "mainReg[19]" "mainReg[19]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5c7f0 .param/l "regNum" 0 10 40, +C4<010011>;
S_0x1f5c8b0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5caf0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5cbb0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5cc70_0 .var "q", 31 0;
v0x1f5cd60_0 .net "wrenable", 0 0, L_0x1fb9d60;  1 drivers
S_0x1f5ced0 .scope generate, "mainReg[20]" "mainReg[20]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5d0e0 .param/l "regNum" 0 10 40, +C4<010100>;
S_0x1f5d1a0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5ced0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5d3e0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5d4a0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5d560_0 .var "q", 31 0;
v0x1f5d650_0 .net "wrenable", 0 0, L_0x1fb9e00;  1 drivers
S_0x1f5d7c0 .scope generate, "mainReg[21]" "mainReg[21]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5d9d0 .param/l "regNum" 0 10 40, +C4<010101>;
S_0x1f5da90 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5d7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5dcd0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5dd90_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5de50_0 .var "q", 31 0;
v0x1f5df40_0 .net "wrenable", 0 0, L_0x1fb9cc0;  1 drivers
S_0x1f5e0b0 .scope generate, "mainReg[22]" "mainReg[22]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5e2c0 .param/l "regNum" 0 10 40, +C4<010110>;
S_0x1f5e380 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5e0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5e5c0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5e680_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5e740_0 .var "q", 31 0;
v0x1f5e830_0 .net "wrenable", 0 0, L_0x1fb9f50;  1 drivers
S_0x1f5e9a0 .scope generate, "mainReg[23]" "mainReg[23]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5ebb0 .param/l "regNum" 0 10 40, +C4<010111>;
S_0x1f5ec70 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5e9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5eeb0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5ef70_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5f030_0 .var "q", 31 0;
v0x1f5f120_0 .net "wrenable", 0 0, L_0x1fb9ea0;  1 drivers
S_0x1f5f290 .scope generate, "mainReg[24]" "mainReg[24]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5f4a0 .param/l "regNum" 0 10 40, +C4<011000>;
S_0x1f5f560 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5f290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5f7a0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5f860_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5f920_0 .var "q", 31 0;
v0x1f5fa10_0 .net "wrenable", 0 0, L_0x1fba0b0;  1 drivers
S_0x1f5fb80 .scope generate, "mainReg[25]" "mainReg[25]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f5fd90 .param/l "regNum" 0 10 40, +C4<011001>;
S_0x1f5fe50 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f5fb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f60090_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f60150_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f60210_0 .var "q", 31 0;
v0x1f60300_0 .net "wrenable", 0 0, L_0x1fb9ff0;  1 drivers
S_0x1f60470 .scope generate, "mainReg[26]" "mainReg[26]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f60680 .param/l "regNum" 0 10 40, +C4<011010>;
S_0x1f60740 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f60470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f60980_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f60a40_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f60b00_0 .var "q", 31 0;
v0x1f60bf0_0 .net "wrenable", 0 0, L_0x1fba220;  1 drivers
S_0x1f60d60 .scope generate, "mainReg[27]" "mainReg[27]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f60f70 .param/l "regNum" 0 10 40, +C4<011011>;
S_0x1f61030 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f60d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f61270_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f61330_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f613f0_0 .var "q", 31 0;
v0x1f614e0_0 .net "wrenable", 0 0, L_0x1fba150;  1 drivers
S_0x1f61650 .scope generate, "mainReg[28]" "mainReg[28]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f61860 .param/l "regNum" 0 10 40, +C4<011100>;
S_0x1f61920 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f61650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f61b60_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f61c20_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f61ce0_0 .var "q", 31 0;
v0x1f61dd0_0 .net "wrenable", 0 0, L_0x1fba3a0;  1 drivers
S_0x1f61f40 .scope generate, "mainReg[29]" "mainReg[29]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f62110 .param/l "regNum" 0 10 40, +C4<011101>;
S_0x1f621d0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f61f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f62410_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f624d0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f62590_0 .var "q", 31 0;
v0x1f62680_0 .net "wrenable", 0 0, L_0x1fba2c0;  1 drivers
S_0x1f627f0 .scope generate, "mainReg[30]" "mainReg[30]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f62a00 .param/l "regNum" 0 10 40, +C4<011110>;
S_0x1f62ac0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f627f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f62d00_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f62dc0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f62e80_0 .var "q", 31 0;
v0x1f62f70_0 .net "wrenable", 0 0, L_0x1fba530;  1 drivers
S_0x1f630e0 .scope generate, "mainReg[31]" "mainReg[31]" 10 40, 10 40 0, S_0x1f51650;
 .timescale 0 0;
P_0x1f632f0 .param/l "regNum" 0 10 40, +C4<011111>;
S_0x1f633b0 .scope module, "register" "register32" 10 41, 12 1 0, S_0x1f630e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f635f0_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f5a570_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5a630_0 .var "q", 31 0;
v0x1f63ac0_0 .net "wrenable", 0 0, L_0x1fba440;  1 drivers
S_0x1f63be0 .scope module, "register" "register32zero" 10 37, 12 18 0, S_0x1f51650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1f5ac10_0 .net "clk", 0 0, v0x1f685f0_0;  alias, 1 drivers
v0x1f63fe0_0 .net "d", 31 0, v0x1e5a5d0_0;  alias, 1 drivers
v0x1f5b0a0_0 .net "q", 31 0, L_0x7f0fd5053be8;  alias, 1 drivers
v0x1f5b190_0 .net "wrenable", 0 0, L_0x1fbaef0;  1 drivers
S_0x1f65a20 .scope module, "shiftPC" "lshift28" 3 97, 13 1 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "immediate"
    .port_info 1 /OUTPUT 28 "lshifted"
v0x1f65be0_0 .net *"_s0", 27 0, L_0x1f79de0;  1 drivers
L_0x7f0fd50531c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f65c80_0 .net *"_s3", 1 0, L_0x7f0fd50531c8;  1 drivers
v0x1f65d20_0 .net *"_s6", 25 0, L_0x1f79ed0;  1 drivers
L_0x7f0fd5053210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f65df0_0 .net *"_s8", 1 0, L_0x7f0fd5053210;  1 drivers
v0x1f65e90_0 .net "immediate", 25 0, L_0x1f7a100;  1 drivers
v0x1f65f80_0 .net "lshifted", 27 0, L_0x1f79fc0;  alias, 1 drivers
L_0x1f79de0 .concat [ 26 2 0 0], L_0x1f7a100, L_0x7f0fd50531c8;
L_0x1f79ed0 .part L_0x1f79de0, 0, 26;
L_0x1f79fc0 .concat [ 2 26 0 0], L_0x7f0fd5053210, L_0x1f79ed0;
S_0x1f66020 .scope module, "shiftSignExt" "lshift32" 3 92, 13 10 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "immediate"
    .port_info 1 /OUTPUT 32 "lshifted"
v0x1f66230_0 .net *"_s2", 29 0, L_0x1f79c50;  1 drivers
L_0x7f0fd5053180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f662d0_0 .net *"_s4", 1 0, L_0x7f0fd5053180;  1 drivers
v0x1f66370_0 .net "immediate", 31 0, L_0x1f79800;  alias, 1 drivers
v0x1f66440_0 .net "lshifted", 31 0, L_0x1f79cf0;  alias, 1 drivers
L_0x1f79c50 .part L_0x1f79800, 0, 30;
L_0x1f79cf0 .concat [ 2 30 0 0], L_0x7f0fd5053180, L_0x1f79c50;
S_0x1f66510 .scope module, "signExtension" "signExtend" 3 87, 14 1 0, S_0x1c92c60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate"
    .port_info 1 /OUTPUT 32 "extended"
v0x1f66720_0 .net *"_s1", 0 0, L_0x1f795e0;  1 drivers
v0x1f66800_0 .net *"_s2", 15 0, L_0x1f79680;  1 drivers
v0x1f668e0_0 .net "extended", 31 0, L_0x1f79800;  alias, 1 drivers
v0x1f66a00_0 .net "immediate", 15 0, L_0x1f79bb0;  1 drivers
L_0x1f795e0 .part L_0x1f79bb0, 15, 1;
LS_0x1f79680_0_0 .concat [ 1 1 1 1], L_0x1f795e0, L_0x1f795e0, L_0x1f795e0, L_0x1f795e0;
LS_0x1f79680_0_4 .concat [ 1 1 1 1], L_0x1f795e0, L_0x1f795e0, L_0x1f795e0, L_0x1f795e0;
LS_0x1f79680_0_8 .concat [ 1 1 1 1], L_0x1f795e0, L_0x1f795e0, L_0x1f795e0, L_0x1f795e0;
LS_0x1f79680_0_12 .concat [ 1 1 1 1], L_0x1f795e0, L_0x1f795e0, L_0x1f795e0, L_0x1f795e0;
L_0x1f79680 .concat [ 4 4 4 4], LS_0x1f79680_0_0, LS_0x1f79680_0_4, LS_0x1f79680_0_8, LS_0x1f79680_0_12;
L_0x1f79800 .concat [ 16 16 0 0], L_0x1f79bb0, L_0x1f79680;
S_0x1f68420 .scope task, "resetRegFile" "resetRegFile" 2 19, 2 19 0, S_0x1db5da0;
 .timescale 0 0;
TD_cpuTest.resetRegFile ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1f68690_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1f68690_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5a5d0_0, 0, 32;
    %load/vec4 v0x1f68690_0;
    %pad/s 5;
    %store/vec4 v0x1e59e70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5ba90_0, 0, 32;
    %delay 20, 0;
    %load/vec4 v0x1f68690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f68690_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x1e56530;
T_1 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1e578d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x1e57730_0;
    %load/vec4 v0x1e574b0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e57b20, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1e5b6a0;
T_2 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1e5b9c0_0;
    %assign/vec4 v0x1e5ba90_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1e5b6a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5ba90_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x1e58cf0;
T_4 ;
    %wait E_0x1e58fb0;
    %load/vec4 v0x1e59010_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x1e59110_0;
    %assign/vec4 v0x1e594e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1e59010_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x1e591f0_0;
    %assign/vec4 v0x1e594e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1e59010_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x1e592e0_0;
    %assign/vec4 v0x1e594e0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x1e59010_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x1e593d0_0;
    %assign/vec4 v0x1e594e0_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1e596c0;
T_5 ;
    %wait E_0x1e59930;
    %load/vec4 v0x1e59990_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1e59a90_0;
    %assign/vec4 v0x1e59e70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1e59990_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1e59b70_0;
    %assign/vec4 v0x1e59e70_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1e59990_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1e59c60_0;
    %assign/vec4 v0x1e59e70_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1e59990_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x1e59d40_0;
    %assign/vec4 v0x1e59e70_0, 0;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1e58370;
T_6 ;
    %wait E_0x1e58620;
    %load/vec4 v0x1e58680_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1e58780_0;
    %assign/vec4 v0x1e58b50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1e58680_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1e58860_0;
    %assign/vec4 v0x1e58b50_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1e58680_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x1e58960_0;
    %assign/vec4 v0x1e58b50_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x1e58680_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x1e58a20_0;
    %assign/vec4 v0x1e58b50_0, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1e57ce0;
T_7 ;
    %wait E_0x1ce9640;
    %load/vec4 v0x1e57f50_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e58030_0;
    %assign/vec4 v0x1e58210_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1e57f50_0;
    %pad/u 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1e58110_0;
    %assign/vec4 v0x1e58210_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1e5a030;
T_8 ;
    %wait E_0x1e58540;
    %load/vec4 v0x1e5a2e0_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1e5a3c0_0;
    %assign/vec4 v0x1e5a5d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1e5a2e0_0;
    %pad/u 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1e5a4b0_0;
    %assign/vec4 v0x1e5a5d0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1ca7000;
T_9 ;
    %wait E_0x1c44ac0;
    %load/vec4 v0x1ca7500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a12fa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cfb0_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a12fa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cfb0_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a12fa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cfb0_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1a12fa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cfb0_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1a12fa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8cfb0_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1a12fa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cfb0_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a12fa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cfb0_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a12fa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8cfb0_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1f52310;
T_10 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f527f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f52660_0;
    %assign/vec4 v0x1f52720_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1f52c10;
T_11 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f53110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f52f40_0;
    %assign/vec4 v0x1f53050_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1f53550;
T_12 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f53a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f538e0_0;
    %assign/vec4 v0x1f539a0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f53ed0;
T_13 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f543e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1f541d0_0;
    %assign/vec4 v0x1f54320_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1f547d0;
T_14 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f54c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1f54ad0_0;
    %assign/vec4 v0x1f54b90_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f550c0;
T_15 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f55570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1f553c0_0;
    %assign/vec4 v0x1f55480_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f559b0;
T_16 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f55f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1f55dc0_0;
    %assign/vec4 v0x1f55e60_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1f56360;
T_17 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f568d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1f56660_0;
    %assign/vec4 v0x1f56830_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f56cd0;
T_18 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f57180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1f56fd0_0;
    %assign/vec4 v0x1f57090_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1f575c0;
T_19 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f57a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1f578c0_0;
    %assign/vec4 v0x1f57980_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f57eb0;
T_20 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f58360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1f581b0_0;
    %assign/vec4 v0x1f58270_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1f587a0;
T_21 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f58c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1f58aa0_0;
    %assign/vec4 v0x1f58b60_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f59090;
T_22 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f59540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1f59390_0;
    %assign/vec4 v0x1f59450_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1f59980;
T_23 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f59e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1f59c80_0;
    %assign/vec4 v0x1f59d40_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f5a270;
T_24 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1f55cb0_0;
    %assign/vec4 v0x1f5a780_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1f5ad00;
T_25 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1f5afe0_0;
    %assign/vec4 v0x1f56720_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1f5b6d0;
T_26 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1f5b9d0_0;
    %assign/vec4 v0x1f5ba90_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1f5bfc0;
T_27 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1f5c2c0_0;
    %assign/vec4 v0x1f5c380_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1f5c8b0;
T_28 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1f5cbb0_0;
    %assign/vec4 v0x1f5cc70_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1f5d1a0;
T_29 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1f5d4a0_0;
    %assign/vec4 v0x1f5d560_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1f5da90;
T_30 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1f5dd90_0;
    %assign/vec4 v0x1f5de50_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1f5e380;
T_31 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1f5e680_0;
    %assign/vec4 v0x1f5e740_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1f5ec70;
T_32 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1f5ef70_0;
    %assign/vec4 v0x1f5f030_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1f5f560;
T_33 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f5fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1f5f860_0;
    %assign/vec4 v0x1f5f920_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1f5fe50;
T_34 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f60300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1f60150_0;
    %assign/vec4 v0x1f60210_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1f60740;
T_35 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f60bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1f60a40_0;
    %assign/vec4 v0x1f60b00_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1f61030;
T_36 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f614e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1f61330_0;
    %assign/vec4 v0x1f613f0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1f61920;
T_37 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f61dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1f61c20_0;
    %assign/vec4 v0x1f61ce0_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1f621d0;
T_38 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f62680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1f624d0_0;
    %assign/vec4 v0x1f62590_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1f62ac0;
T_39 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f62f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1f62dc0_0;
    %assign/vec4 v0x1f62e80_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1f633b0;
T_40 ;
    %wait E_0x1e568e0;
    %load/vec4 v0x1f63ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1f5a570_0;
    %assign/vec4 v0x1f5a630_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1e5a710;
T_41 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1e5af30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5ad70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1e5ae40_0, 0, 2;
    %end;
    .thread T_41;
    .scope S_0x1e5a710;
T_42 ;
    %wait E_0x1e5aa50;
    %load/vec4 v0x1e5b170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5ad70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1e5ae40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b000_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1e5b360_0, 0;
    %load/vec4 v0x1e5aca0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_42.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %jmp T_42.14;
T_42.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.14;
T_42.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.14;
T_42.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.14;
T_42.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.14;
T_42.14 ;
    %pop/vec4 1;
    %jmp T_42.9;
T_42.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5ae40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5b360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.9;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5ae40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5b360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.9;
T_42.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5b000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1e5ae40_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1e5b360_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %load/vec4 v0x1e5b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.15, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %jmp T_42.16;
T_42.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
T_42.16 ;
    %jmp T_42.9;
T_42.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5b000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1e5ae40_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1e5b360_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %load/vec4 v0x1e5b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.17, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %jmp T_42.18;
T_42.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
T_42.18 ;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b000_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1e5ae40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5b360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5ae40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5b360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.9;
T_42.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5ad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5b000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1e5ae40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1e5b360_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b000_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1e5ae40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1e5b360_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1e5af30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5aab0_0, 0;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1e62070;
T_43 ;
    %wait E_0x1e5cd50;
    %load/vec4 v0x1e62330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %jmp T_43.8;
T_43.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e62650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62580_0, 0, 1;
    %jmp T_43.8;
T_43.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e62650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e62430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62580_0, 0, 1;
    %jmp T_43.8;
T_43.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e62650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62580_0, 0, 1;
    %jmp T_43.8;
T_43.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e62650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e62430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62580_0, 0, 1;
    %jmp T_43.8;
T_43.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1e62650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e62580_0, 0, 1;
    %jmp T_43.8;
T_43.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1e62650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62580_0, 0, 1;
    %jmp T_43.8;
T_43.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1e62650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62580_0, 0, 1;
    %jmp T_43.8;
T_43.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1e62650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e62430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e62580_0, 0, 1;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1eccd90;
T_44 ;
    %wait E_0x1ec7a10;
    %load/vec4 v0x1ecd050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %jmp T_44.8;
T_44.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ecd370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd2a0_0, 0, 1;
    %jmp T_44.8;
T_44.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ecd370_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ecd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd2a0_0, 0, 1;
    %jmp T_44.8;
T_44.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ecd370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd2a0_0, 0, 1;
    %jmp T_44.8;
T_44.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1ecd370_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ecd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd2a0_0, 0, 1;
    %jmp T_44.8;
T_44.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1ecd370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ecd2a0_0, 0, 1;
    %jmp T_44.8;
T_44.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1ecd370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd2a0_0, 0, 1;
    %jmp T_44.8;
T_44.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1ecd370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd2a0_0, 0, 1;
    %jmp T_44.8;
T_44.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1ecd370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ecd150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ecd2a0_0, 0, 1;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1db5da0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f685f0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x1db5da0;
T_46 ;
    %delay 5, 0;
    %load/vec4 v0x1f685f0_0;
    %inv;
    %store/vec4 v0x1f685f0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1db5da0;
T_47 ;
    %vpi_call 2 64 "$dumpfile", "cpuSingle.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars" {0 0 0};
    %vpi_call 2 67 "$readmemh", "fib.text", v0x1e57b20, 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 25000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpuSingle.t.v";
    "./cpu.v";
    "./alu.v";
    "./adder_1bit.v";
    "./memory.v";
    "./mux.v";
    "./instructionDecoder.v";
    "./dff.v";
    "./regfile.v";
    "./decoders.v";
    "./register.v";
    "./lshift2.v";
    "./signextend.v";
