// Seed: 2925559110
macromodule module_0 (
    output tri  id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  wand id_3
);
  assign id_2 = 1 <-> 1;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply1 id_3
);
  logic id_5 = id_5 - id_1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  wor  id_0,
    output wand id_1
);
  logic id_3;
  module_3 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout uwire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_5 - -1;
endmodule
