<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1740973126">
  <File Type="PA-TCL" Name="display_block_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="display_block_wrapper_reports.tcl"/>
  <File Type="INIT-TIMING" Name="display_block_wrapper_timing_summary_init.rpt"/>
  <File Type="OPT-DCP" Name="display_block_wrapper_opt.dcp"/>
  <File Type="OPT-DRC" Name="display_block_wrapper_drc_opted.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="display_block_wrapper_methodology_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="display_block_wrapper.hwdef"/>
  <File Type="OPT-TIMING" Name="display_block_wrapper_timing_summary_opted.rpt"/>
  <File Type="OPT-RQA-PB" Name="display_block_wrapper_rqa_opted.pb"/>
  <File Type="PWROPT-DCP" Name="display_block_wrapper_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="display_block_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="display_block_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="display_block_wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="display_block_wrapper_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="display_block_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="display_block_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="display_block_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="display_block_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="display_block_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="display_block_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="display_block_wrapper_timing_summary_placed.rpt"/>
  <File Type="PLACE-RQA-PB" Name="display_block_wrapper_rqa_placed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="display_block_wrapper_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="display_block_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="display_block_wrapper_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="display_block_wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="display_block_wrapper_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="display_block_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="display_block_wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="display_block_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="display_block_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="display_block_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="display_block_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="display_block_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="display_block_wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="display_block_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="display_block_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="display_block_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="display_block_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="display_block_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="display_block_wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="display_block_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="display_block_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="display_block_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="display_block_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="display_block_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="display_block_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="display_block_wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="display_block_wrapper_bus_skew_routed.rpx"/>
  <File Type="ROUTE-RQS-PB" Name="display_block_wrapper_rqs_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="display_block_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="display_block_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="display_block_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="display_block_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="display_block_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="display_block_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="display_block_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="display_block_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="display_block_wrapper.bit"/>
  <File Type="BG-BIN" Name="display_block_wrapper.bin"/>
  <File Type="BITSTR-MSK" Name="display_block_wrapper.msk"/>
  <File Type="BITSTR-RBT" Name="display_block_wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="display_block_wrapper.nky"/>
  <File Type="BITSTR-BMM" Name="display_block_wrapper_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="display_block_wrapper.mmi"/>
  <File Type="PDI-FILE" Name="display_block_wrapper.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="display_block_wrapper_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="display_block_wrapper_pld.pdi"/>
  <File Type="RCFI_FILE" Name="display_block_wrapper.rcfi"/>
  <File Type="CFI_FILE" Name="display_block_wrapper.cfi"/>
  <File Type="RNPI_FILE" Name="display_block_wrapper.rnpi"/>
  <File Type="NPI_FILE" Name="display_block_wrapper.npi"/>
  <File Type="RBD_FILE" Name="display_block_wrapper.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="display_block_wrapper.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="display_block_wrapper.sysdef"/>
  <File Type="BG-BGN" Name="display_block_wrapper.bgn"/>
  <File Type="BG-DRC" Name="display_block_wrapper.drc"/>
  <File Type="RDI-RDI" Name="display_block_wrapper.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="display_block_wrapper_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="display_block_wrapper_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/VGA_output.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA/VGA.srcs/sources_1/new/VGA_output.v"/>
        <Attr Name="ImportTime" Val="1673160558"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/memory_mapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA_V2/VGA_V2.srcs/sources_1/new/memory_mapper.v"/>
        <Attr Name="ImportTime" Val="1712921156"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/cell.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA/VGA.srcs/sources_1/new/cell.v"/>
        <Attr Name="ImportTime" Val="1708160922"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/cell_array_ag.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/cell_array_ag_wraper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/length_state_machine.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/apple_setter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA/VGA.srcs/sources_1/new/apple_setter.v"/>
        <Attr Name="ImportTime" Val="1708155650"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/snake_increment.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debouncer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/direction_decider.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/seven_seg_driver.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/display_block/display_block.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA/VGA.srcs/sources_1/bd/display_block/display_block.bd"/>
        <Attr Name="ImportTime" Val="1712835206"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/display_block/hdl/display_block_wrapper.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA/VGA.srcs/sources_1/bd/display_block/hdl/display_block_wrapper.v"/>
        <Attr Name="ImportTime" Val="1712835206"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/test_patern.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA/VGA.srcs/sources_1/new/test_patern.v"/>
        <Attr Name="ImportTime" Val="1673246307"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/XY_ploter.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA/VGA.srcs/sources_1/new/XY_ploter.v"/>
        <Attr Name="ImportTime" Val="1673256322"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/images/memory_config_test_pattern.COE">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/images/memory_config_test_pattern_2.COE">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/images/memory_config_test_pattern_3.COE">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/images/memory_config_all_ordered.COE">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Snake/Snake.srcs/images/memory_config_all_ordered.COE">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="display_block_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/Basys3_Master.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../VGA/VGA.srcs/constrs_1/new/Basys3_Master.xdc"/>
        <Attr Name="ImportTime" Val="1712900313"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/Basys3_Master_v2.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/Basys3_Master_v2.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Performance_NetDelay_low" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">3</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">2</Option>
    </Step>
    <Step Id="route_design">
      <Option Id="Directive">1</Option>
    </Step>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="display_block_cell_array_ag_wraper_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="display_block_length_state_machine_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="display_block_snake_increment_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="display_block_seven_seg_driver_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="display_block_apple_setter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="display_block_direction_decider_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="display_block_VGA_output_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="display_block_memory_mapper_0_0"/>
</GenRun>
