# Compile of ram.vhd was successful with warnings.
# Compile of ram.vhd failed with 1 errors.
# Compile of memory.vhd failed with 22 errors.
# 2 compiles, 2 failed with 23 errors.
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd failed with 21 errors.
# Compile of memory.vhd failed with 21 errors.
# Compile of memory.vhd failed with 10 errors.
# Compile of memory.vhd failed with 2 errors.
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd failed with 1 errors.
# Compile of memory.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 03:37:09 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram(syncram)
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "memory.txt".
#    Time: 0 ps  Iteration: 0  Instance: /memory/memory File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd Line: 27
# FATAL ERROR while loading design
# Error loading design
# End time: 03:37:10 on May 09,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 03:40:08 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /memory/memory File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "memory.txt".
#    Time: 0 ps  Iteration: 0  Instance: /memory/memory File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd Line: 27
# FATAL ERROR while loading design
# Error loading design
# End time: 03:40:08 on May 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 03:41:03 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /memory/memory File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "memory.txt".
#    Time: 0 ps  Iteration: 0  Instance: /memory/memory File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd Line: 27
# FATAL ERROR while loading design
# Error loading design
# End time: 03:41:04 on May 09,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 03:41:12 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "memory.txt".
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd Line: 27
# FATAL ERROR while loading design
# Error loading design
# End time: 03:41:12 on May 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of ram.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 06:53:38 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "memory.txt".
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd Line: 26
# FATAL ERROR while loading design
# Error loading design
# End time: 06:53:39 on May 09,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# Compile of ram.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 06:54:43 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Warning: (vsim-7) Failed to open VHDL file "memory1.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "memory1.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd Line: 26
# FATAL ERROR while loading design
# Error loading design
# End time: 06:54:43 on May 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of ram.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 06:55:10 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "memory.txt".
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd Line: 26
# FATAL ERROR while loading design
# Error loading design
# End time: 06:55:10 on May 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of ram.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 07:08:47 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "memory.txt".
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd Line: 26
# FATAL ERROR while loading design
# Error loading design
# End time: 07:08:48 on May 09,2020, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# Compile of ram.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 07:10:48 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# Error loading design
# End time: 07:10:49 on May 09,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# Compile of ram.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 07:18:47 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# Error loading design
# End time: 07:18:48 on May 09,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 08:16:20 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# Error loading design
# End time: 08:16:20 on May 09,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 08:20:57 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram.vhd
# Error loading design
# End time: 08:20:57 on May 09,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Compile of ram (1).vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 08:22:27 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 0 ps  Iteration: 0  Instance: /ram File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/ram (1).vhd
# Error loading design
# End time: 08:22:28 on May 09,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# Compile of ram (1).vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 08:28:00 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
quit -sim
# End time: 08:28:14 on May 09,2020, Elapsed time: 0:00:14
# Errors: 6, Warnings: 0
# Compile of ram.vhd was successful with warnings.
vsim -gui work.ram
# vsim -gui work.ram 
# Start time: 08:29:08 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
quit -sim
# End time: 08:29:29 on May 09,2020, Elapsed time: 0:00:21
# Errors: 56, Warnings: 0
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 08:29:56 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram(syncram)
# Loading work.mux2(bahvioure)
add wave sim:/memory/*
add wave sim:/memory/line__71/*
# (vish-4014) No objects found matching '/memory/line__71/*'.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave sim:/memory/*
force -freeze sim:/memory/clk 1 0
force -freeze sim:/memory/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/memory/editFlag 1 0
force -freeze sim:/memory/editFlag 0 0
force -freeze sim:/memory/input 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0
run
force -freeze sim:/memory/input 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0
run
run
force -freeze sim:/memory/input 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 0
run
force -freeze sim:/memory/input 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 0
run
do {C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/test.do}
# End time: 10:55:30 on May 09,2020, Elapsed time: 2:25:34
# Errors: 46, Warnings: 0
# vsim -gui work.memory 
# Start time: 10:55:30 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram(syncram)
# Loading work.mux2(bahvioure)
force -freeze sim:/memory/input 0000000000000000011110001100000000000000000000000000000000000111100000000000000000000000000000000001111000000000000000000000000000000000000000000000000 0
run
force -freeze sim:/memory/input 0000000000000000011110001100000000000000000000000000000000000111100000000000000000000000000000000001111000000000000000000000000000000000000000000010000 0
run
quit -sim
# End time: 11:23:18 on May 09,2020, Elapsed time: 0:27:48
# Errors: 98, Warnings: 0
# Compile of memory.vhd was successful.
do {C:/Users/Eng.Mouhammed-Khier/Desktop/arch/Memory and writeback/test.do}
# vsim -gui work.memory 
# Start time: 11:29:06 on May 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram(syncram)
# Loading work.mux2(bahvioure)
quit -sim
# End time: 11:34:48 on May 09,2020, Elapsed time: 0:05:42
# Errors: 90, Warnings: 0
# Compile of writeBack.vhd was successful.
# Compile of writeBack.vhd was successful.
