{
  "bottlenecks":
  [
    {
      "name":"'i'"
      , "id":1189
      , "src":"575"
      , "dst":"690"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"16X Partially unrolled kernelV1.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"151"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"151"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":575
          , "start":"4.00"
          , "parent":"_ZTS8kernelV1.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":663
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":690
          , "end":"4.00"
          , "parent":"_ZTS8kernelV1.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":575
          , "to":663
        }
        , {
          "from":663
          , "to":690
        }
        , {
          "from":575
          , "to":690
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'chunk_offset,chunk_offset,i_cnt_const,i_cnt'"
      , "id":1190
      , "src":"746"
      , "dst":"767"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernelV1.B3"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'chunk_offset,chunk_offset,i_cnt_const,i_cnt'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"534"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"184"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"184"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"184"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'chunk_offset,chunk_offset,i_cnt_const,i_cnt'"
          , "id":746
          , "start":"4.00"
          , "parent":"_ZTS8kernelV1.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":184
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":747
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":184
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":766
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":184
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":768
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":184
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":767
          , "end":"6.00"
          , "parent":"_ZTS8kernelV1.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":184
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":746
          , "to":747
        }
        , {
          "from":747
          , "to":766
        }
        , {
          "from":766
          , "to":767
        }
        , {
          "from":747
          , "to":767
        }
        , {
          "from":746
          , "to":767
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Limiter"
      , "id":1191
      , "src":"21"
      , "dst":"28"
      , "concurrency":"16"
      , "type":"Occupancy limiter"
      , "brief":"Control dependency"
      , "loop":"kernelV1.B3"
      , "details":
      [
        {
          "type":"table"
          , "Loop: ":"_ZTS8kernelV1.B3"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"184"
                }
              ]
            }
          ]
          , "Dependency: ":"Control dependency"
          , "Concurrency value: ":"16"
          , "Loop feedback path that lowered occupancy: ":
          [
            {
              "type":"text"
              , "text":"Basic block: kernelV1.B6(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"205"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Basic block: kernelV1.B9(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"216"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernelV1.B5(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"205"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernelV1.B7(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"226"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernelV1.B8(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"226"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Feedback"
          , "id":21
          , "start":"896.00"
          , "parent":"_ZTS8kernelV1.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":148
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"kernelV1.B5"
          , "id":7
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":205
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV1.B7"
          , "id":9
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":226
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV1.B8"
          , "id":10
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":226
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernelV1.B9"
          , "id":11
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":216
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"kernelV1.B6"
          , "id":8
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":205
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"Feedback"
          , "id":28
          , "end":"1.00"
          , "parent":"_ZTS8kernelV1.B4"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":148
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":7
          , "to":9
        }
        , {
          "from":9
          , "to":10
        }
        , {
          "from":10
          , "to":10
        }
        , {
          "from":10
          , "to":11
        }
        , {
          "from":11
          , "to":8
        }
        , {
          "from":21
          , "to":7
        }
        , {
          "from":8
          , "to":28
        }
        , {
          "from":21
          , "to":28
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Feedback"
      , "id":1192
      , "src":"783"
      , "dst":"807"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernelV1.B5"
      , "details":
      [
        {
          "type":"table"
          , "Loop: ":"_ZTS8kernelV1.B5"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"205"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"205"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"205"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"205"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Feedback"
          , "id":783
          , "start":"8.00"
          , "parent":"_ZTS8kernelV1.B5"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":205
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":784
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":205
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":808
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":205
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":809
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":205
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":807
          , "end":"8.00"
          , "parent":"_ZTS8kernelV1.B5"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":205
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":783
          , "to":784
        }
        , {
          "from":808
          , "to":808
        }
        , {
          "from":784
          , "to":807
        }
        , {
          "from":783
          , "to":807
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'p'"
      , "id":1193
      , "src":"826"
      , "dst":"845"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernelV1.B7"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'p'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"216"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"216"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'p'"
          , "id":826
          , "start":"4.00"
          , "parent":"_ZTS8kernelV1.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":216
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":844
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":216
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":845
          , "end":"4.00"
          , "parent":"_ZTS8kernelV1.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":216
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":826
          , "to":844
        }
        , {
          "from":844
          , "to":845
        }
        , {
          "from":826
          , "to":845
          , "reverse":1
        }
      ]
    }
    , {
      "name":"countVec"
      , "id":1194
      , "src":"143"
      , "dst":"406"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"kernelV1.B8"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"countVec"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"148"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"223"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"251"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"251"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"251"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"251"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"251"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"251"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"251"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"280"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Trunc(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"280"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"countVec"
          , "id":143
          , "start":"17.00"
          , "parent":"_ZTS8kernelV1.B8"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":287
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":308
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":223
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":330
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":383
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":280
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Trunc"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":280
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":388
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":401
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":402
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":403
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":404
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":405
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":406
          , "end":"57.00"
          , "parent":"_ZTS8kernelV1.B8"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":143
          , "to":287
        }
        , {
          "from":287
          , "to":308
        }
        , {
          "from":308
          , "to":330
        }
        , {
          "from":330
          , "to":383
        }
        , {
          "from":383
          , "to":388
        }
        , {
          "from":388
          , "to":401
        }
        , {
          "from":401
          , "to":402
        }
        , {
          "from":402
          , "to":403
        }
        , {
          "from":403
          , "to":404
        }
        , {
          "from":404
          , "to":405
        }
        , {
          "from":405
          , "to":406
        }
        , {
          "from":143
          , "to":406
          , "reverse":1
        }
      ]
    }
    , {
      "name":"hashVec"
      , "id":1195
      , "src":"142"
      , "dst":"384"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"kernelV1.B8"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"hashVec"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"147"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                  , "line":"168"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"207"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"279"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"hashVec"
          , "id":142
          , "start":"2.00"
          , "parent":"_ZTS8kernelV1.B8"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":160
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":161
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":168
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":169
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":170
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":162
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":163
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":164
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":165
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":166
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":167
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":159
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":171
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":172
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":173
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":174
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/./../primitives/primitives.hpp"
                , "line":168
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":790
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":207
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":382
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":384
          , "end":"37.00"
          , "parent":"_ZTS8kernelV1.B8"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":279
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":142
          , "to":160
        }
        , {
          "from":142
          , "to":161
        }
        , {
          "from":142
          , "to":168
        }
        , {
          "from":142
          , "to":169
        }
        , {
          "from":142
          , "to":170
        }
        , {
          "from":142
          , "to":162
        }
        , {
          "from":142
          , "to":163
        }
        , {
          "from":142
          , "to":164
        }
        , {
          "from":142
          , "to":165
        }
        , {
          "from":142
          , "to":166
        }
        , {
          "from":142
          , "to":167
        }
        , {
          "from":142
          , "to":159
        }
        , {
          "from":142
          , "to":171
        }
        , {
          "from":142
          , "to":172
        }
        , {
          "from":142
          , "to":173
        }
        , {
          "from":142
          , "to":174
        }
        , {
          "from":160
          , "to":790
        }
        , {
          "from":161
          , "to":790
        }
        , {
          "from":168
          , "to":790
        }
        , {
          "from":169
          , "to":790
        }
        , {
          "from":170
          , "to":790
        }
        , {
          "from":162
          , "to":790
        }
        , {
          "from":163
          , "to":790
        }
        , {
          "from":164
          , "to":790
        }
        , {
          "from":165
          , "to":790
        }
        , {
          "from":166
          , "to":790
        }
        , {
          "from":167
          , "to":790
        }
        , {
          "from":159
          , "to":790
        }
        , {
          "from":171
          , "to":790
        }
        , {
          "from":172
          , "to":790
        }
        , {
          "from":173
          , "to":790
        }
        , {
          "from":174
          , "to":790
        }
        , {
          "from":160
          , "to":382
        }
        , {
          "from":161
          , "to":382
        }
        , {
          "from":168
          , "to":382
        }
        , {
          "from":169
          , "to":382
        }
        , {
          "from":170
          , "to":382
        }
        , {
          "from":162
          , "to":382
        }
        , {
          "from":163
          , "to":382
        }
        , {
          "from":164
          , "to":382
        }
        , {
          "from":165
          , "to":382
        }
        , {
          "from":166
          , "to":382
        }
        , {
          "from":167
          , "to":382
        }
        , {
          "from":159
          , "to":382
        }
        , {
          "from":171
          , "to":382
        }
        , {
          "from":172
          , "to":382
        }
        , {
          "from":173
          , "to":382
        }
        , {
          "from":174
          , "to":382
        }
        , {
          "from":382
          , "to":384
        }
        , {
          "from":790
          , "to":384
        }
        , {
          "from":142
          , "to":384
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":1196
      , "src":"416"
      , "dst":"554"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"16X Partially unrolled kernelV1.B10"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"303"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"304"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"303"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"303"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"304"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"304"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":416
          , "start":"7.00"
          , "parent":"_ZTS8kernelV1.B10"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":1016
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":1019
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":456
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":481
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":548
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":549
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":554
          , "end":"241.00"
          , "parent":"_ZTS8kernelV1.B10"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":481
          , "to":548
        }
        , {
          "from":456
          , "to":549
        }
        , {
          "from":548
          , "to":554
        }
        , {
          "from":416
          , "to":554
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":1197
      , "src":"418"
      , "dst":"555"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"16X Partially unrolled kernelV1.B10"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"304"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"304"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":418
          , "start":"7.00"
          , "parent":"_ZTS8kernelV1.B10"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":456
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":549
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":555
          , "end":"241.00"
          , "parent":"_ZTS8kernelV1.B10"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":456
          , "to":549
        }
        , {
          "from":418
          , "to":456
        }
        , {
          "from":549
          , "to":555
        }
        , {
          "from":418
          , "to":555
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":1198
      , "src":"415"
      , "dst":"556"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"16X Partially unrolled kernelV1.B10"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"303"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"303"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":415
          , "start":"7.00"
          , "parent":"_ZTS8kernelV1.B10"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":481
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":550
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":556
          , "end":"234.00"
          , "parent":"_ZTS8kernelV1.B10"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":303
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":481
          , "to":550
        }
        , {
          "from":415
          , "to":481
        }
        , {
          "from":550
          , "to":556
        }
        , {
          "from":415
          , "to":556
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":1199
      , "src":"417"
      , "dst":"557"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"16X Partially unrolled kernelV1.B10"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"304"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                  , "line":"304"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":417
          , "start":"7.00"
          , "parent":"_ZTS8kernelV1.B10"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":456
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":551
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":557
          , "end":"234.00"
          , "parent":"_ZTS8kernelV1.B10"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v1/kernel.cpp"
                , "line":304
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":456
          , "to":551
        }
        , {
          "from":417
          , "to":456
        }
        , {
          "from":551
          , "to":557
        }
        , {
          "from":417
          , "to":557
          , "reverse":1
        }
      ]
    }
  ]
}
