v 20130925 2
C 40000 40000 0 0 0 title-bordered-A3.sym
C 42750 48900 1 0 0 pwr-gnd.sym
{
T 43040 49560 5 10 0 0 0 0 1
value=GND
T 43030 49950 5 10 0 0 0 0 1
device=SYMBOL
}
N 42750 49100 42750 49200 4
N 42750 50400 42750 50500 4
T 49300 40600 9 14 1 0 0 0 3
Example 204 
RLC Circuits - AC Analysis

T 49450 40300 9 8 1 0 0 0 1
1
T 50950 40300 9 8 1 0 0 0 1
1
T 53300 40600 9 8 1 0 0 0 1
1.00 / B
T 53300 40300 9 8 1 0 0 0 1
090908 PF
N 42750 50500 43450 50500 4
C 42450 49200 1 0 0 spice-vac.sym
{
T 43150 49750 5 10 1 1 0 0 1
refdes=V1
T 43150 50050 5 10 0 0 0 0 1
device=spice
T 43150 50250 5 10 0 0 0 0 1
footprint=none
T 42400 48600 5 10 1 1 0 0 1
value=DC 0 AC 1
}
C 50400 44250 1 0 0 spice-directive.sym
{
T 50400 44950 5 10 0 0 0 0 1
device=directive
T 50500 44650 5 10 1 1 0 0 1
refdes=A5
T 50350 44350 5 10 1 1 0 0 1
value=.AC DEC 1000 10kHz 1MEG
}
N 46200 50500 44350 50500 4
C 46200 50400 1 0 0 port.sym
{
T 46450 50500 5 10 1 1 0 1 1
net=Y:1
T 46400 51000 5 10 0 0 0 0 1
device=none
T 46550 50250 5 10 0 1 0 1 1
value=IO
}
C 44950 46750 1 0 0 pwr-gnd.sym
{
T 45240 47410 5 10 0 0 0 0 1
value=GND
T 45230 47800 5 10 0 0 0 0 1
device=SYMBOL
}
N 44950 50350 44950 50500 4
N 44950 49250 44950 49050 4
N 44950 48150 44950 47750 4
N 44950 46950 44950 47250 4
C 46200 49050 1 0 0 port.sym
{
T 46450 49150 5 10 1 1 0 1 1
net=X:1
T 46400 49650 5 10 0 0 0 0 1
device=none
T 46550 48900 5 10 0 1 0 1 1
value=IO
}
N 46200 49150 44950 49150 4
C 46200 48000 1 0 0 port.sym
{
T 46450 48100 5 10 1 1 0 1 1
net=Z:1
T 46400 48600 5 10 0 0 0 0 1
device=none
T 46550 47850 5 10 0 1 0 1 1
value=IO
}
N 46200 48100 44950 48100 4
C 50050 50450 1 0 1 port.sym
{
T 49800 50550 5 10 1 1 0 7 1
net=Y:1
T 49850 51050 5 10 0 0 0 6 1
device=none
T 49700 50300 5 10 0 1 0 7 1
value=IO
}
C 50200 50150 1 0 0 diff_2.sym
{
T 50425 51550 5 8 0 0 0 0 1
device=SPICE
T 50550 50550 5 10 1 1 0 0 1
refdes=A1
T 50400 52550 5 8 0 0 0 0 1
value=DIFF_2
}
C 50050 50050 1 0 1 port.sym
{
T 49800 50150 5 10 1 1 0 7 1
net=X:1
T 49850 50650 5 10 0 0 0 6 1
device=none
T 49700 49900 5 10 0 1 0 7 1
value=IO
}
N 50050 50550 50200 50550 4
N 50050 50150 50200 50150 4
N 50900 50350 53200 50350 4
{
T 52250 50400 5 10 1 1 0 0 1
netname=UL
}
C 50050 49600 1 0 1 port.sym
{
T 49800 49700 5 10 1 1 0 7 1
net=X:1
T 49850 50200 5 10 0 0 0 6 1
device=none
T 49700 49450 5 10 0 1 0 7 1
value=IO
}
C 50200 49300 1 0 0 diff_2.sym
{
T 50425 50700 5 8 0 0 0 0 1
device=SPICE
T 50550 49700 5 10 1 1 0 0 1
refdes=A2
T 50400 51700 5 8 0 0 0 0 1
value=DIFF_2
}
C 50050 49200 1 0 1 port.sym
{
T 49800 49300 5 10 1 1 0 7 1
net=Z:1
T 49850 49800 5 10 0 0 0 6 1
device=none
T 49700 49050 5 10 0 1 0 7 1
value=IO
}
N 50050 49700 50200 49700 4
N 50050 49300 50200 49300 4
C 50050 48750 1 0 1 port.sym
{
T 49800 48850 5 10 1 1 0 7 1
net=X:1
T 49850 49350 5 10 0 0 0 6 1
device=none
T 49700 48600 5 10 0 1 0 7 1
value=IO
}
C 50200 48450 1 0 0 diff_2.sym
{
T 50425 49850 5 8 0 0 0 0 1
device=SPICE
T 50550 48850 5 10 1 1 0 0 1
refdes=A3
T 50400 50850 5 8 0 0 0 0 1
value=DIFF_2
}
N 50050 48850 50200 48850 4
N 50050 48450 50200 48450 4
N 50900 48650 53200 48650 4
{
T 52250 48700 5 10 1 1 0 0 1
netname=UC
}
C 50050 48250 1 0 0 pwr-gnd.sym
{
T 50340 48910 5 10 0 0 0 0 1
value=GND
T 50330 49300 5 10 0 0 0 0 1
device=SYMBOL
}
N 53200 49700 53900 49700 4
N 52150 49500 53900 49500 4
{
T 52250 49550 5 10 1 1 0 0 1
netname=UR*100
}
N 53200 49300 53900 49300 4
C 42750 43650 1 0 0 pwr-gnd.sym
{
T 43040 44310 5 10 0 0 0 0 1
value=GND
T 43030 44700 5 10 0 0 0 0 1
device=SYMBOL
}
N 42750 43850 42750 44150 4
N 42750 45350 42750 45550 4
N 42750 45550 46700 45550 4
C 46700 45450 1 0 0 port.sym
{
T 46950 45550 5 10 1 1 0 1 1
net=Q:1
T 46900 46050 5 10 0 0 0 0 1
device=none
T 47050 45300 5 10 0 1 0 1 1
value=IO
}
N 44950 45400 44950 45550 4
C 42450 44150 1 0 0 spice-iac.sym
{
T 42850 44250 5 10 1 1 0 0 1
refdes=I1
T 43150 45200 5 10 0 0 0 0 1
device=SPICE
T 42150 43400 5 10 1 1 0 0 1
value=DC 0 AC 0.001
}
C 43600 43650 1 0 0 pwr-gnd.sym
{
T 43890 44310 5 10 0 0 0 0 1
value=GND
T 43880 44700 5 10 0 0 0 0 1
device=SYMBOL
}
N 43600 45300 43600 45550 4
C 46150 43650 1 0 0 pwr-gnd.sym
{
T 46440 44310 5 10 0 0 0 0 1
value=GND
T 46430 44700 5 10 0 0 0 0 1
device=SYMBOL
}
N 46150 44150 46150 44600 4
N 46150 45100 46150 45550 4
C 44950 43650 1 0 0 pwr-gnd.sym
{
T 45240 44310 5 10 0 0 0 0 1
value=GND
T 45230 44700 5 10 0 0 0 0 1
device=SYMBOL
}
C 46100 43950 1 0 0 xcp.sym
{
T 46250 44100 5 10 1 1 0 0 1
refdes=X3
T 45250 44450 5 10 0 0 0 0 1
device=SPICE
T 45250 45050 5 10 0 0 0 0 1
value=XCP
}
N 46150 43850 46150 43950 4
C 46650 43950 1 0 0 port.sym
{
T 46900 44050 5 10 1 1 0 1 1
net=IC:1
T 46850 44550 5 10 0 0 0 0 1
device=none
T 47000 43800 5 10 0 1 0 1 1
value=IO
}
N 46650 44050 46300 44050 4
N 44950 44150 44950 44300 4
C 44900 43950 1 0 0 xcp.sym
{
T 45050 44100 5 10 1 1 0 0 1
refdes=X2
T 44050 44450 5 10 0 0 0 0 1
device=SPICE
T 44050 45050 5 10 0 0 0 0 1
value=XCP
}
C 45250 43950 1 0 0 port.sym
{
T 45500 44050 5 10 1 1 0 1 1
net=IL:1
T 45450 44550 5 10 0 0 0 0 1
device=none
T 45600 43800 5 10 0 1 0 1 1
value=IO
}
N 45250 44050 45100 44050 4
N 44950 43850 44950 43950 4
C 43550 43950 1 0 0 xcp.sym
{
T 43700 44100 5 10 1 1 0 0 1
refdes=X1
T 42700 44450 5 10 0 0 0 0 1
device=SPICE
T 42700 45050 5 10 0 0 0 0 1
value=XCP
}
C 43900 43950 1 0 0 port.sym
{
T 44150 44050 5 10 1 1 0 1 1
net=IR:1
T 44100 44550 5 10 0 0 0 0 1
device=none
T 44250 43800 5 10 0 1 0 1 1
value=IO
}
N 43900 44050 43750 44050 4
N 43600 44150 43600 44400 4
N 43600 43950 43600 43850 4
C 51150 49100 1 0 0 gain.sym
{
T 51375 50650 5 8 0 0 0 0 1
device=SPICE
T 51650 49800 5 10 1 1 0 0 1
refdes=A4
T 51350 51700 5 8 0 0 0 0 1
value=GAIN
T 51445 49500 5 10 1 1 0 1 1
gain=100
}
N 51150 49500 50900 49500 4
N 53200 50350 53200 49700 4
N 53200 48650 53200 49300 4
T 47200 42800 9 10 1 0 0 0 2
Current Probe
XCP Component
L 46300 43900 47100 43200 3 0 0 0 -1 -1
L 46300 43900 46400 43700 3 0 0 0 -1 -1
L 46400 43700 46500 43800 3 0 0 0 -1 -1
L 46500 43800 46300 43900 3 0 0 0 -1 -1
L 47100 43200 48600 43200 3 0 0 0 -1 -1
L 48600 43200 48600 42700 3 0 0 0 -1 -1
L 48600 42700 47100 42700 3 0 0 0 -1 -1
L 47100 42700 47100 43200 3 0 0 0 -1 -1
C 53900 49600 1 0 0 port.sym
{
T 54150 49700 5 10 1 1 0 1 1
net=UL:1
T 54100 50200 5 10 0 0 0 0 1
device=none
T 54250 49450 5 10 0 1 0 1 1
value=IO
}
C 53900 49400 1 0 0 port.sym
{
T 54150 49500 5 10 1 1 0 1 1
net=UR:1
T 54100 50000 5 10 0 0 0 0 1
device=none
T 54250 49250 5 10 0 1 0 1 1
value=IO
}
C 53900 49200 1 0 0 port.sym
{
T 54150 49300 5 10 1 1 0 1 1
net=UC:1
T 54100 49800 5 10 0 0 0 0 1
device=none
T 54250 49050 5 10 0 1 0 1 1
value=IO
}
C 43450 50400 1 0 0 res.sym
{
T 43550 51000 5 10 0 0 0 0 1
device=RESISTOR
T 43750 50650 5 10 1 1 0 0 1
refdes=R1
T 43800 50200 5 10 1 1 0 0 1
value=1k
}
C 44950 50350 1 270 0 inductor.sym
{
T 45100 49850 5 10 1 1 0 0 1
refdes=L1
T 46300 50200 5 10 0 0 270 0 1
device=INDUCTOR
T 45800 50200 5 10 0 0 270 0 1
footprint=acy500.fp
T 45100 49600 5 10 1 1 0 0 1
value=2.533mH
}
C 45050 48150 1 90 0 res.sym
{
T 44450 48250 5 10 0 0 90 0 1
device=RESISTOR
T 45100 48600 5 10 1 1 0 0 1
refdes=R2
T 45100 48400 5 10 1 1 0 0 1
value=10
}
C 44750 47950 1 270 0 cap.sym
{
T 45450 47750 5 10 0 0 270 0 1
device=CAPACITOR
T 45200 47500 5 10 1 1 0 0 1
refdes=C1
T 45650 47750 5 10 0 0 270 0 1
symversion=0.1
T 45200 47300 5 10 1 1 0 0 1
value=1nF
T 46250 47750 5 10 0 0 270 0 1
footprint=NONE
}
C 43700 44400 1 90 0 res.sym
{
T 43100 44500 5 10 0 0 90 0 1
device=RESISTOR
T 43750 44850 5 10 1 1 0 0 1
refdes=R3
T 43750 44650 5 10 1 1 0 0 1
value=10k
}
C 44950 45400 1 270 0 inductor.sym
{
T 45100 44900 5 10 1 1 0 0 1
refdes=L2
T 46300 45250 5 10 0 0 270 0 1
device=INDUCTOR
T 45800 45250 5 10 0 0 270 0 1
footprint=acy500.fp
T 45100 44650 5 10 1 1 0 0 1
value=2.533mH
}
C 45950 45300 1 270 0 cap.sym
{
T 46650 45100 5 10 0 0 270 0 1
device=CAPACITOR
T 46400 44850 5 10 1 1 0 0 1
refdes=C2
T 46850 45100 5 10 0 0 270 0 1
symversion=0.1
T 46400 44650 5 10 1 1 0 0 1
value=1nF
T 47450 45100 5 10 0 0 270 0 1
footprint=NONE
}
