

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Tue May 10 01:26:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_42_1                                    |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_43_2                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_55_3_VITIS_LOOP_56_4                    |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_58_5                                   |        ?|        ?|     2 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_59_6                                 |        4|        ?|         5|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_70_7                                    |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_71_8                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12  |        ?|        ?|        11|          2|          1|      ?|       yes|
        |- VITIS_LOOP_90_13                                   |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_91_14                                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-2 : II = 2, D = 11, States = { 41 42 43 44 45 46 47 48 49 50 51 }
  Pipeline-3 : II = 1, D = 3, States = { 57 58 59 }
  Pipeline-4 : II = 1, D = 5, States = { 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 53 65 
3 --> 4 
4 --> 5 15 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 30 
17 --> 18 
18 --> 19 29 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 16 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 52 50 
50 --> 51 
51 --> 41 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 64 
56 --> 57 
57 --> 60 58 
58 --> 59 
59 --> 57 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 53 
65 --> 66 
66 --> 67 
67 --> 68 53 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 79 67 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 78 77 
77 --> 73 
78 --> 79 
79 --> 71 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 80 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 81 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 82 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 83 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 84 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 85 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 86 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %b"   --->   Operation 87 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 88 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 89 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FW_read"   --->   Operation 90 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %W_read"   --->   Operation 91 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 92 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 200, void @empty_11, void @empty_20, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 4294967295"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_25, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_26"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_3, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %db"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %db, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_10, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %db, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_27, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_24, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (2.32ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:32]   --->   Operation 130 'alloca' 'wbuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 131 [1/1] (2.32ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:33]   --->   Operation 131 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i32 %H_read, i32 1" [conv_combined/main.cpp:38]   --->   Operation 132 'add' 'add_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 133 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%outH = sub i32 %add_ln38, i32 %FH_read" [conv_combined/main.cpp:38]   --->   Operation 133 'sub' 'outH' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i10 %empty_35, i10 %empty" [conv_combined/main.cpp:39]   --->   Operation 134 'sub' 'sub_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 135 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%outW = add i10 %sub_ln39, i10 1" [conv_combined/main.cpp:39]   --->   Operation 135 'add' 'outW' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 136 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %FH_read, i32 0" [conv_combined/main.cpp:42]   --->   Operation 136 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (2.47ns)   --->   "%cmp22348 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 137 'icmp' 'cmp22348' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %FW_read"   --->   Operation 138 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [conv_combined/main.cpp:42]   --->   Operation 139 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln42, void %._crit_edge352, i32 0, void %.lr.ph356" [conv_combined/main.cpp:42]   --->   Operation 140 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %k, i32 1" [conv_combined/main.cpp:42]   --->   Operation 141 'add' 'add_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (2.47ns)   --->   "%icmp_ln42_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:42]   --->   Operation 142 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %.split27, void %._crit_edge357.loopexit" [conv_combined/main.cpp:42]   --->   Operation 143 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %k" [conv_combined/main.cpp:42]   --->   Operation 144 'trunc' 'empty_37' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %k" [conv_combined/main.cpp:42]   --->   Operation 145 'trunc' 'empty_38' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (6.91ns)   --->   "%empty_39 = mul i31 %empty_38, i31 %empty_36" [conv_combined/main.cpp:42]   --->   Operation 146 'mul' 'empty_39' <Predicate = (!icmp_ln42_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %fwprop_read, void %.lr.ph346.preheader, void" [conv_combined/main.cpp:53]   --->   Operation 147 'br' 'br_ln53' <Predicate = (icmp_ln42_1)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.58ns)   --->   "%br_ln70 = br void %.lr.ph346" [conv_combined/main.cpp:70]   --->   Operation 148 'br' 'br_ln70' <Predicate = (icmp_ln42_1 & !fwprop_read)> <Delay = 1.58>
ST_2 : Operation 149 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_sgt  i32 %outH, i32 0" [conv_combined/main.cpp:55]   --->   Operation 149 'icmp' 'icmp_ln55' <Predicate = (icmp_ln42_1 & fwprop_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge305, void %.lr.ph304" [conv_combined/main.cpp:55]   --->   Operation 150 'br' 'br_ln55' <Predicate = (icmp_ln42_1 & fwprop_read)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i32 %W_read, i32 1" [conv_combined/main.cpp:55]   --->   Operation 151 'add' 'add_ln55' <Predicate = (icmp_ln42_1 & fwprop_read & icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 152 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln55 = sub i32 %add_ln55, i32 %FW_read" [conv_combined/main.cpp:55]   --->   Operation 152 'sub' 'sub_ln55' <Predicate = (icmp_ln42_1 & fwprop_read & icmp_ln55)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 153 [1/2] (6.91ns)   --->   "%empty_39 = mul i31 %empty_38, i31 %empty_36" [conv_combined/main.cpp:42]   --->   Operation 153 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_combined/main.cpp:42]   --->   Operation 154 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %empty_37" [conv_combined/main.cpp:44]   --->   Operation 155 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_37, i2 0" [conv_combined/main.cpp:44]   --->   Operation 156 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.78ns)   --->   "%add_ln44 = add i5 %tmp_1, i5 %zext_ln44" [conv_combined/main.cpp:44]   --->   Operation 157 'add' 'add_ln44' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_39, i1 0" [conv_combined/main.cpp:42]   --->   Operation 158 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.55ns)   --->   "%empty_40 = add i32 %tmp_2, i32 %wt_read" [conv_combined/main.cpp:42]   --->   Operation 159 'add' 'empty_40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %cmp22348, void %._crit_edge352, void %.lr.ph351" [conv_combined/main.cpp:43]   --->   Operation 160 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_40, i32 1, i32 31" [conv_combined/main.cpp:43]   --->   Operation 161 'partselect' 'trunc_ln' <Predicate = (cmp22348)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i31 %trunc_ln" [conv_combined/main.cpp:43]   --->   Operation 162 'sext' 'sext_ln43' <Predicate = (cmp22348)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln43" [conv_combined/main.cpp:43]   --->   Operation 163 'getelementptr' 'gmem_addr' <Predicate = (cmp22348)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 164 [7/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 164 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 165 [6/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 165 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 166 [5/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 166 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 167 [4/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 167 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 168 [3/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 168 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 169 [2/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 169 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 170 [1/7] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 170 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 171 [1/1] (1.58ns)   --->   "%br_ln43 = br void" [conv_combined/main.cpp:43]   --->   Operation 171 'br' 'br_ln43' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln43, void %.split25, i31 0, void %.lr.ph351" [conv_combined/main.cpp:43]   --->   Operation 172 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %l, i31 1" [conv_combined/main.cpp:43]   --->   Operation 173 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:43]   --->   Operation 174 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 175 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:43]   --->   Operation 176 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 177 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split25, void %._crit_edge352.loopexit" [conv_combined/main.cpp:43]   --->   Operation 178 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %l" [conv_combined/main.cpp:44]   --->   Operation 179 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (1.78ns)   --->   "%add_ln44_1 = add i5 %add_ln44, i5 %trunc_ln44" [conv_combined/main.cpp:44]   --->   Operation 180 'add' 'add_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 181 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_combined/main.cpp:44]   --->   Operation 181 'read' 'gmem_addr_read' <Predicate = (!icmp_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_combined/main.cpp:43]   --->   Operation 182 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44_1" [conv_combined/main.cpp:44]   --->   Operation 183 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln44_1" [conv_combined/main.cpp:44]   --->   Operation 184 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln44 = store i16 %gmem_addr_read, i5 %wbuf_V_addr" [conv_combined/main.cpp:44]   --->   Operation 185 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge352"   --->   Operation 187 'br' 'br_ln0' <Predicate = (cmp22348)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 6.91>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln70, void %._crit_edge342, i32 0, void %.lr.ph346.preheader" [conv_combined/main.cpp:70]   --->   Operation 189 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %k_1, i32 1" [conv_combined/main.cpp:70]   --->   Operation 190 'add' 'add_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:70]   --->   Operation 191 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split23, void %._crit_edge347.loopexit" [conv_combined/main.cpp:70]   --->   Operation 192 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %k_1" [conv_combined/main.cpp:70]   --->   Operation 193 'trunc' 'empty_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %k_1" [conv_combined/main.cpp:70]   --->   Operation 194 'trunc' 'empty_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 195 [2/2] (6.91ns)   --->   "%empty_50 = mul i31 %empty_49, i31 %empty_36" [conv_combined/main.cpp:70]   --->   Operation 195 'mul' 'empty_50' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %FH_read" [conv_combined/main.cpp:76]   --->   Operation 196 'zext' 'zext_ln76' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 197 'zext' 'zext_ln76_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_16 : Operation 198 [2/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 198 'mul' 'mul_ln76' <Predicate = (icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 199 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_16 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 200 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 1.58>

State 17 <SV = 3> <Delay = 6.91>
ST_17 : Operation 201 [1/2] (6.91ns)   --->   "%empty_50 = mul i31 %empty_49, i31 %empty_36" [conv_combined/main.cpp:70]   --->   Operation 201 'mul' 'empty_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 4> <Delay = 2.55>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_combined/main.cpp:70]   --->   Operation 202 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %empty_48" [conv_combined/main.cpp:72]   --->   Operation 203 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_48, i2 0" [conv_combined/main.cpp:72]   --->   Operation 204 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (1.78ns)   --->   "%add_ln72 = add i5 %tmp_5, i5 %zext_ln72" [conv_combined/main.cpp:72]   --->   Operation 205 'add' 'add_ln72' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_50, i1 0" [conv_combined/main.cpp:70]   --->   Operation 206 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (2.55ns)   --->   "%empty_51 = add i32 %tmp_6, i32 %dwt_read" [conv_combined/main.cpp:70]   --->   Operation 207 'add' 'empty_51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %cmp22348, void %._crit_edge342, void %.lr.ph341" [conv_combined/main.cpp:71]   --->   Operation 208 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_51, i32 1, i32 31" [conv_combined/main.cpp:71]   --->   Operation 209 'partselect' 'trunc_ln5' <Predicate = (cmp22348)> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i31 %trunc_ln5" [conv_combined/main.cpp:71]   --->   Operation 210 'sext' 'sext_ln71' <Predicate = (cmp22348)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln71" [conv_combined/main.cpp:71]   --->   Operation 211 'getelementptr' 'gmem_addr_1' <Predicate = (cmp22348)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 212 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 212 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 213 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 213 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 214 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 214 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 215 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 215 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 216 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 216 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 217 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 217 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 7.30>
ST_25 : Operation 218 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 218 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 219 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [conv_combined/main.cpp:71]   --->   Operation 219 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 26 <SV = 12> <Delay = 2.52>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln71, void %.split21, i31 0, void %.lr.ph341" [conv_combined/main.cpp:71]   --->   Operation 220 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (2.52ns)   --->   "%add_ln71 = add i31 %l_1, i31 1" [conv_combined/main.cpp:71]   --->   Operation 221 'add' 'add_ln71' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:71]   --->   Operation 222 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 223 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 224 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 225 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split21, void %._crit_edge342.loopexit" [conv_combined/main.cpp:71]   --->   Operation 226 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %l_1" [conv_combined/main.cpp:72]   --->   Operation 227 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (1.78ns)   --->   "%add_ln72_1 = add i5 %add_ln72, i5 %trunc_ln72" [conv_combined/main.cpp:72]   --->   Operation 228 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 7.30>
ST_27 : Operation 229 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:72]   --->   Operation 229 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln71)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 14> <Delay = 2.32>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_combined/main.cpp:71]   --->   Operation 230 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i5 %add_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 231 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln72_1" [conv_combined/main.cpp:72]   --->   Operation 232 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (2.32ns)   --->   "%store_ln72 = store i16 %gmem_addr_1_read, i5 %dwbuf_V_addr" [conv_combined/main.cpp:72]   --->   Operation 233 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 29 <SV = 13> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge342"   --->   Operation 235 'br' 'br_ln0' <Predicate = (cmp22348)> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph346"   --->   Operation 236 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 6.91>
ST_30 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76 = add i32 %W_read, i32 1" [conv_combined/main.cpp:76]   --->   Operation 237 'add' 'add_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 238 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln76 = sub i32 %add_ln76, i32 %FW_read" [conv_combined/main.cpp:76]   --->   Operation 238 'sub' 'sub_ln76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 239 [1/2] (6.91ns)   --->   "%mul_ln76 = mul i64 %zext_ln76, i64 %zext_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 239 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 4> <Delay = 6.97>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i32 %sub_ln76" [conv_combined/main.cpp:76]   --->   Operation 240 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i64 %mul_ln76" [conv_combined/main.cpp:76]   --->   Operation 241 'zext' 'zext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 242 [5/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 242 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 5> <Delay = 6.97>
ST_32 : Operation 243 [4/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 243 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 6> <Delay = 7.30>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %wt_read, i32 1, i32 31"   --->   Operation 244 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i31 %tmp_3"   --->   Operation 245 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %tmp_3_cast"   --->   Operation 246 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 247 [3/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 247 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 248 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 7> <Delay = 7.30>
ST_34 : Operation 249 [2/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 249 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 250 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 250 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 8> <Delay = 7.30>
ST_35 : Operation 251 [1/5] (6.97ns)   --->   "%mul_ln76_1 = mul i96 %zext_ln76_2, i96 %zext_ln76_3" [conv_combined/main.cpp:76]   --->   Operation 251 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 252 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 9> <Delay = 7.30>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i32 %outH" [conv_combined/main.cpp:76]   --->   Operation 253 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i96 %mul_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 254 'zext' 'zext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [5/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 255 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 256 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 10> <Delay = 7.30>
ST_37 : Operation 257 [4/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 257 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 258 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 258 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 11> <Delay = 7.30>
ST_38 : Operation 259 [3/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 259 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 260 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 260 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 12> <Delay = 7.30>
ST_39 : Operation 261 [2/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 261 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 262 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1"   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 13> <Delay = 7.30>
ST_40 : Operation 263 [1/5] (6.97ns)   --->   "%mul_ln76_2 = mul i128 %zext_ln76_4, i128 %zext_ln76_5" [conv_combined/main.cpp:76]   --->   Operation 263 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 264 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_3"   --->   Operation 264 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 265 [1/1] (2.47ns)   --->   "%icmp_ln79 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:79]   --->   Operation 265 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 266 [1/1] (2.77ns)   --->   "%icmp_ln78 = icmp_eq  i64 %mul_ln76, i64 0" [conv_combined/main.cpp:78]   --->   Operation 266 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 267 [1/1] (1.58ns)   --->   "%br_ln76 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [conv_combined/main.cpp:76]   --->   Operation 267 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 41 <SV = 14> <Delay = 7.04>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "%indvar_flatten129 = phi i128 0, void %._crit_edge347.loopexit, i128 %add_ln76_2, void %._crit_edge331.loopexit" [conv_combined/main.cpp:76]   --->   Operation 268 'phi' 'indvar_flatten129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%h_1 = phi i31 0, void %._crit_edge347.loopexit, i31 %select_ln76_9, void %._crit_edge331.loopexit" [conv_combined/main.cpp:76]   --->   Operation 269 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 270 [1/1] (0.00ns)   --->   "%indvar_flatten65 = phi i96 0, void %._crit_edge347.loopexit, i96 %select_ln77_8, void %._crit_edge331.loopexit" [conv_combined/main.cpp:77]   --->   Operation 270 'phi' 'indvar_flatten65' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i64 0, void %._crit_edge347.loopexit, i64 %select_ln78_5, void %._crit_edge331.loopexit" [conv_combined/main.cpp:78]   --->   Operation 271 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %._crit_edge347.loopexit, i32 %select_ln78_4, void %._crit_edge331.loopexit" [conv_combined/main.cpp:78]   --->   Operation 272 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%fw_1 = phi i32 0, void %._crit_edge347.loopexit, i32 %add_ln79, void %._crit_edge331.loopexit" [conv_combined/main.cpp:79]   --->   Operation 273 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i31 %h_1" [conv_combined/main.cpp:76]   --->   Operation 274 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 275 [1/1] (4.52ns)   --->   "%empty_54 = mul i10 %trunc_ln76, i10 %outW" [conv_combined/main.cpp:76]   --->   Operation 275 'mul' 'empty_54' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %fh_1" [conv_combined/main.cpp:78]   --->   Operation 276 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 277 [1/1] (1.65ns) (grouped into DSP with root node add_ln80)   --->   "%empty_56 = add i10 %trunc_ln78, i10 %trunc_ln76" [conv_combined/main.cpp:78]   --->   Operation 277 'add' 'empty_56' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 278 [3/3] (1.05ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 278 'mul' 'empty_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 279 [1/1] (0.00ns)   --->   "%empty_58 = trunc i32 %fh_1" [conv_combined/main.cpp:78]   --->   Operation 279 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%empty_59 = shl i32 %fh_1, i32 1" [conv_combined/main.cpp:78]   --->   Operation 280 'shl' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 281 [1/1] (2.55ns) (out node of the LUT)   --->   "%empty_60 = add i32 %empty_59, i32 %wt_read" [conv_combined/main.cpp:78]   --->   Operation 281 'add' 'empty_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_60, i32 1, i32 31" [conv_combined/main.cpp:78]   --->   Operation 282 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast" [conv_combined/main.cpp:78]   --->   Operation 283 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %p_cast_cast" [conv_combined/main.cpp:78]   --->   Operation 284 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (3.47ns)   --->   "%icmp_ln76 = icmp_eq  i128 %indvar_flatten129, i128 %mul_ln76_2" [conv_combined/main.cpp:76]   --->   Operation 285 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 3.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge331.loopexit, void %._crit_edge337.loopexit" [conv_combined/main.cpp:76]   --->   Operation 286 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 287 [1/1] (2.52ns)   --->   "%add_ln76_1 = add i31 %h_1, i31 1" [conv_combined/main.cpp:76]   --->   Operation 287 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 288 [1/1] (3.12ns)   --->   "%icmp_ln77 = icmp_eq  i96 %indvar_flatten65, i96 %mul_ln76_1" [conv_combined/main.cpp:77]   --->   Operation 288 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i31 %add_ln76_1" [conv_combined/main.cpp:76]   --->   Operation 289 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.68ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i10 %trunc_ln76_1, i10 %trunc_ln76" [conv_combined/main.cpp:76]   --->   Operation 290 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 291 [1/1] (4.52ns)   --->   "%p_mid185 = mul i10 %trunc_ln76_1, i10 %outW" [conv_combined/main.cpp:76]   --->   Operation 291 'mul' 'p_mid185' <Predicate = (!icmp_ln76)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 292 [1/1] (2.47ns)   --->   "%icmp_ln79_1 = icmp_eq  i32 %fw_1, i32 %FW_read" [conv_combined/main.cpp:79]   --->   Operation 292 'icmp' 'icmp_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_6)   --->   "%select_ln76_7 = select i1 %icmp_ln77, i1 %icmp_ln79, i1 %icmp_ln79_1" [conv_combined/main.cpp:76]   --->   Operation 293 'select' 'select_ln76_7' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 294 [1/1] (2.77ns)   --->   "%icmp_ln78_1 = icmp_eq  i64 %indvar_flatten23, i64 %mul_ln76" [conv_combined/main.cpp:78]   --->   Operation 294 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 295 [1/1] (0.99ns)   --->   "%select_ln76_8 = select i1 %icmp_ln77, i1 %icmp_ln78, i1 %icmp_ln78_1" [conv_combined/main.cpp:76]   --->   Operation 295 'select' 'select_ln76_8' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 296 [1/1] (0.97ns)   --->   "%or_ln77 = or i1 %select_ln76_8, i1 %icmp_ln77" [conv_combined/main.cpp:77]   --->   Operation 296 'or' 'or_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 297 [1/1] (0.69ns)   --->   "%select_ln77 = select i1 %or_ln77, i32 0, i32 %fh_1" [conv_combined/main.cpp:77]   --->   Operation 297 'select' 'select_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 298 [3/3] (1.05ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 298 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 299 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln77_6 = select i1 %select_ln76_8, i1 %icmp_ln79, i1 %select_ln76_7" [conv_combined/main.cpp:77]   --->   Operation 299 'select' 'select_ln77_6' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 15> <Delay = 7.30>
ST_42 : Operation 300 [1/1] (5.35ns)   --->   "%add_ln76_2 = add i128 %indvar_flatten129, i128 1" [conv_combined/main.cpp:76]   --->   Operation 300 'add' 'add_ln76_2' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 301 [2/3] (1.05ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 301 'mul' 'empty_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 302 [7/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 302 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 303 [1/1] (4.52ns)   --->   "%p_mid1103 = mul i10 %trunc_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 303 'mul' 'p_mid1103' <Predicate = (!icmp_ln76 & icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 304 [1/1] (0.73ns)   --->   "%select_ln76_9 = select i1 %icmp_ln77, i31 %add_ln76_1, i31 %h_1" [conv_combined/main.cpp:76]   --->   Operation 304 'select' 'select_ln76_9' <Predicate = (!icmp_ln76)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 305 [2/3] (1.05ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 305 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%select_ln77_3 = select i1 %or_ln77, i30 0, i30 %empty_58" [conv_combined/main.cpp:77]   --->   Operation 306 'select' 'select_ln77_3' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 307 [1/1] (2.55ns)   --->   "%add_ln78 = add i32 %select_ln77, i32 1" [conv_combined/main.cpp:78]   --->   Operation 307 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %select_ln77_6, i1 %select_ln76_8" [conv_combined/main.cpp:78]   --->   Operation 308 'or' 'or_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78_1 = or i1 %or_ln78, i1 %icmp_ln77" [conv_combined/main.cpp:78]   --->   Operation 309 'or' 'or_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 310 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %or_ln78_1, i32 0, i32 %fw_1" [conv_combined/main.cpp:78]   --->   Operation 310 'select' 'select_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 311 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00>
ST_42 : Operation 312 [1/1] (1.65ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid113 = add i10 %trunc_ln78_1, i10 %select_ln76_1" [conv_combined/main.cpp:78]   --->   Operation 312 'add' 'p_mid113' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 313 [3/3] (1.05ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 313 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%trunc_ln78_2 = trunc i32 %add_ln78" [conv_combined/main.cpp:78]   --->   Operation 314 'trunc' 'trunc_ln78_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (0.76ns) (out node of the LUT)   --->   "%select_ln78_1 = select i1 %select_ln77_6, i30 %trunc_ln78_2, i30 %select_ln77_3" [conv_combined/main.cpp:78]   --->   Operation 315 'select' 'select_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i30 %select_ln78_1"   --->   Operation 316 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i30 %select_ln78_1"   --->   Operation 317 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln727_1, i2 0"   --->   Operation 318 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln727 = add i5 %p_shl_cast, i5 %trunc_ln727"   --->   Operation 319 'add' 'add_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_mid119)   --->   "%empty_61 = shl i32 %add_ln78, i32 1" [conv_combined/main.cpp:78]   --->   Operation 320 'shl' 'empty_61' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_mid119 = add i32 %empty_61, i32 %wt_read" [conv_combined/main.cpp:78]   --->   Operation 321 'add' 'p_mid119' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast_mid1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_mid119, i32 1, i32 31" [conv_combined/main.cpp:78]   --->   Operation 322 'partselect' 'p_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%p_cast_cast_mid1 = sext i31 %p_cast_mid1" [conv_combined/main.cpp:78]   --->   Operation 323 'sext' 'p_cast_cast_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %p_cast_cast_mid1" [conv_combined/main.cpp:78]   --->   Operation 324 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (0.69ns)   --->   "%select_ln78_4 = select i1 %select_ln77_6, i32 %add_ln78, i32 %select_ln77" [conv_combined/main.cpp:78]   --->   Operation 325 'select' 'select_ln78_4' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i32 %select_ln78"   --->   Operation 326 'trunc' 'trunc_ln727_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln727_1 = add i5 %add_ln727, i5 %trunc_ln727_2"   --->   Operation 327 'add' 'add_ln727_1' <Predicate = (!icmp_ln76)> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 328 [1/1] (2.55ns)   --->   "%add_ln79 = add i32 %select_ln78, i32 1" [conv_combined/main.cpp:79]   --->   Operation 328 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 329 [1/1] (3.52ns)   --->   "%add_ln78_1 = add i64 %indvar_flatten23, i64 1" [conv_combined/main.cpp:78]   --->   Operation 329 'add' 'add_ln78_1' <Predicate = (!icmp_ln76 & !or_ln77)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 330 [1/1] (1.48ns)   --->   "%select_ln78_5 = select i1 %or_ln77, i64 1, i64 %add_ln78_1" [conv_combined/main.cpp:78]   --->   Operation 330 'select' 'select_ln78_5' <Predicate = (!icmp_ln76)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 331 [1/1] (4.43ns)   --->   "%add_ln77_1 = add i96 %indvar_flatten65, i96 1" [conv_combined/main.cpp:77]   --->   Operation 331 'add' 'add_ln77_1' <Predicate = (!icmp_ln76 & !icmp_ln77)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 332 [1/1] (1.06ns)   --->   "%select_ln77_8 = select i1 %icmp_ln77, i96 1, i96 %add_ln77_1" [conv_combined/main.cpp:77]   --->   Operation 332 'select' 'select_ln77_8' <Predicate = (!icmp_ln76)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 16> <Delay = 7.30>
ST_43 : Operation 333 [1/1] (0.00ns)   --->   "%w_1 = phi i32 0, void %._crit_edge347.loopexit, i32 %select_ln77_7, void %._crit_edge331.loopexit" [conv_combined/main.cpp:77]   --->   Operation 333 'phi' 'w_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %w_1" [conv_combined/main.cpp:77]   --->   Operation 334 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 335 [1/1] (1.73ns)   --->   "%empty_55 = add i10 %trunc_ln77, i10 %empty_54" [conv_combined/main.cpp:77]   --->   Operation 335 'add' 'empty_55' <Predicate = (!icmp_ln77 & !select_ln76_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 336 [1/3] (0.00ns) (grouped into DSP with root node add_ln80)   --->   "%empty_57 = mul i10 %empty_56, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 336 'mul' 'empty_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 337 [6/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 337 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 338 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80 = add i10 %empty_57, i10 %trunc_ln77" [conv_combined/main.cpp:80]   --->   Operation 338 'add' 'add_ln80' <Predicate = (!icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 339 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i32 0, i32 %w_1" [conv_combined/main.cpp:76]   --->   Operation 339 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node p_mid137)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i10 %p_mid185, i10 %empty_54" [conv_combined/main.cpp:76]   --->   Operation 340 'select' 'select_ln76_2' <Predicate = (!icmp_ln76 & select_ln76_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln76_3 = select i1 %icmp_ln77, i10 0, i10 %trunc_ln77" [conv_combined/main.cpp:76]   --->   Operation 341 'select' 'select_ln76_3' <Predicate = (!icmp_ln76 & !select_ln76_8 & select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%select_ln76_4 = select i1 %icmp_ln77, i10 %p_mid185, i10 %empty_55" [conv_combined/main.cpp:76]   --->   Operation 342 'select' 'select_ln76_4' <Predicate = (!icmp_ln76 & !select_ln76_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 343 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln76, i32 1" [conv_combined/main.cpp:77]   --->   Operation 343 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %add_ln77" [conv_combined/main.cpp:77]   --->   Operation 344 'trunc' 'trunc_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_43 : Operation 345 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %select_ln76_8, i10 %trunc_ln77_1, i10 %select_ln76_3" [conv_combined/main.cpp:77]   --->   Operation 345 'select' 'select_ln77_1' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 346 [1/1] (1.73ns) (out node of the LUT)   --->   "%p_mid137 = add i10 %trunc_ln77_1, i10 %select_ln76_2" [conv_combined/main.cpp:77]   --->   Operation 346 'add' 'p_mid137' <Predicate = (!icmp_ln76 & select_ln76_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 347 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_2 = select i1 %select_ln76_8, i10 %p_mid137, i10 %select_ln76_4" [conv_combined/main.cpp:77]   --->   Operation 347 'select' 'select_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_1)   --->   "%p_mid143 = mul i10 %select_ln76_1, i10 %empty_35" [conv_combined/main.cpp:76]   --->   Operation 348 'mul' 'p_mid143' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 349 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_1 = add i10 %p_mid143, i10 %trunc_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 349 'add' 'add_ln80_1' <Predicate = (!icmp_ln76 & select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 350 [2/3] (1.05ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 350 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 351 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 351 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 17> <Delay = 7.30>
ST_44 : Operation 352 [5/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 352 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 353 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80 = add i10 %empty_57, i10 %trunc_ln77" [conv_combined/main.cpp:80]   --->   Operation 353 'add' 'add_ln80' <Predicate = (!icmp_ln77 & !select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_5)   --->   "%select_ln76_6 = select i1 %icmp_ln77, i10 %p_mid1103, i10 %add_ln80" [conv_combined/main.cpp:76]   --->   Operation 354 'select' 'select_ln76_6' <Predicate = (!icmp_ln76 & !select_ln76_8 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 355 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_1 = add i10 %p_mid143, i10 %trunc_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 355 'add' 'add_ln80_1' <Predicate = (!icmp_ln76 & select_ln76_8 & !select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 356 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln77_5 = select i1 %select_ln76_8, i10 %add_ln80_1, i10 %select_ln76_6" [conv_combined/main.cpp:77]   --->   Operation 356 'select' 'select_ln77_5' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 357 [1/1] (0.69ns)   --->   "%select_ln77_7 = select i1 %select_ln76_8, i32 %add_ln77, i32 %select_ln76" [conv_combined/main.cpp:77]   --->   Operation 357 'select' 'select_ln77_7' <Predicate = (!icmp_ln76)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 358 [1/3] (0.00ns) (grouped into DSP with root node add_ln80_2)   --->   "%p_mid115 = mul i10 %p_mid113, i10 %empty_35" [conv_combined/main.cpp:78]   --->   Operation 358 'mul' 'p_mid115' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 359 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 359 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 360 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %p_mid115, i10 %select_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 360 'add' 'add_ln80_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 18> <Delay = 7.30>
ST_45 : Operation 361 [4/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 361 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 362 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 362 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 363 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln80_2 = add i10 %p_mid115, i10 %select_ln77_1" [conv_combined/main.cpp:80]   --->   Operation 363 'add' 'add_ln80_2' <Predicate = (!icmp_ln76 & select_ln77_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118)   --->   "%select_ln78_3 = select i1 %select_ln77_6, i10 %add_ln80_2, i10 %select_ln77_5" [conv_combined/main.cpp:78]   --->   Operation 364 'select' 'select_ln78_3' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118)   --->   "%trunc_ln80 = trunc i32 %select_ln78" [conv_combined/main.cpp:80]   --->   Operation 365 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_45 : Operation 366 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln1118 = add i10 %select_ln78_3, i10 %trunc_ln80"   --->   Operation 366 'add' 'add_ln1118' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 7.30>
ST_46 : Operation 367 [3/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 367 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %select_ln77_2" [conv_combined/main.cpp:77]   --->   Operation 368 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 369 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln77" [conv_combined/main.cpp:77]   --->   Operation 369 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 370 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [conv_combined/main.cpp:77]   --->   Operation 370 'load' 'dy_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 371 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 371 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %add_ln1118"   --->   Operation 372 'zext' 'zext_ln1118' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 373 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 373 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 374 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr_1"   --->   Operation 374 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 375 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 375 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 376 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 376 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_46 : Operation 377 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 377 'icmp' 'addr_cmp' <Predicate = (!icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 378 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 378 'store' 'store_ln1118' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 379 [2/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 379 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 380 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [conv_combined/main.cpp:77]   --->   Operation 380 'load' 'dy_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 381 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 381 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 382 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr_1"   --->   Operation 382 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 383 [1/7] (7.30ns)   --->   "%p_Val2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [conv_combined/main.cpp:78]   --->   Operation 383 'readreq' 'p_Val2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i16 %dy_load" [conv_combined/main.cpp:77]   --->   Operation 384 'sext' 'sext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_48 : Operation 385 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 385 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load"   --->   Operation 386 'sext' 'sext_ln1192' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_48 : Operation 387 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1192, i23 %sext_ln77"   --->   Operation 387 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 388 [2/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 388 'load' 'dx_load' <Predicate = (!icmp_ln76 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 389 [1/1] (7.30ns)   --->   "%p_Val2_s = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_4" [conv_combined/main.cpp:78]   --->   Operation 389 'read' 'p_Val2_s' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 390 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 390 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 391 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [conv_combined/main.cpp:78]   --->   Operation 391 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i5 %add_ln727_1"   --->   Operation 392 'zext' 'zext_ln727' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_49 : Operation 393 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln727"   --->   Operation 393 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_49 : Operation 394 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1192, i23 %sext_ln77"   --->   Operation 394 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln76)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 395 [2/2] (2.32ns)   --->   "%lhs_2 = load i5 %dwbuf_V_addr_2"   --->   Operation 395 'load' 'lhs_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_49 : Operation 396 [1/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 396 'load' 'dx_load' <Predicate = (!icmp_ln76 & !addr_cmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_4)   --->   "%select_ln76_5 = select i1 %icmp_ln77, i16 %gmem_addr_3_read, i16 %p_Val2_s" [conv_combined/main.cpp:76]   --->   Operation 397 'select' 'select_ln76_5' <Predicate = (!icmp_ln76 & !select_ln76_8 & !select_ln77_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 398 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln77_4 = select i1 %select_ln76_8, i16 %gmem_addr_3_read, i16 %select_ln76_5" [conv_combined/main.cpp:77]   --->   Operation 398 'select' 'select_ln77_4' <Predicate = (!icmp_ln76 & !select_ln77_6)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 399 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_5" [conv_combined/main.cpp:78]   --->   Operation 399 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 400 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1192, i23 %sext_ln77"   --->   Operation 400 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 401 [1/2] (2.32ns)   --->   "%lhs_2 = load i5 %dwbuf_V_addr_2"   --->   Operation 401 'load' 'lhs_2' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_50 : Operation 402 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_2, i7 0"   --->   Operation 402 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_50 : Operation 403 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 403 'add' 'ret_V_1' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 24> <Delay = 6.32>
ST_51 : Operation 404 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 404 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 405 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 405 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_10_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 406 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 407 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 407 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 408 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"   --->   Operation 408 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%select_ln78_2 = select i1 %select_ln77_6, i16 %gmem_addr_5_read, i16 %select_ln77_4" [conv_combined/main.cpp:78]   --->   Operation 409 'select' 'select_ln78_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 410 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 410 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [conv_combined/main.cpp:79]   --->   Operation 411 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 412 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 412 'add' 'ret_V_1' <Predicate = (!icmp_ln76)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 413 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 414 [1/1] (2.32ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i5 %dwbuf_V_addr_2"   --->   Operation 414 'store' 'store_ln708' <Predicate = (!icmp_ln76)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_51 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%trunc_ln99 = trunc i32 %select_ln78"   --->   Operation 415 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %select_ln78_2, i16 %trunc_ln99"   --->   Operation 416 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_51 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln703)   --->   "%select_ln703 = select i1 %p_Result_s, i16 65535, i16 0"   --->   Operation 417 'select' 'select_ln703' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 418 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln703 = and i16 %dy_load, i16 %select_ln703"   --->   Operation 418 'and' 'and_ln703' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 419 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 419 'load' 'reuse_reg_load' <Predicate = (!icmp_ln76 & addr_cmp)> <Delay = 0.00>
ST_51 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dx_load"   --->   Operation 420 'select' 'reuse_select' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 421 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln703 = add i16 %reuse_select, i16 %and_ln703"   --->   Operation 421 'add' 'add_ln703' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dx_addr"   --->   Operation 422 'store' 'store_ln703' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_51 : Operation 423 [1/1] (1.58ns)   --->   "%store_ln703 = store i16 %add_ln703, i16 %reuse_reg"   --->   Operation 423 'store' 'store_ln703' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_51 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 424 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 52 <SV = 23> <Delay = 1.58>
ST_52 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln42, void %._crit_edge305, void %.lr.ph314.preheader" [conv_combined/main.cpp:90]   --->   Operation 425 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 426 [1/1] (1.58ns)   --->   "%br_ln90 = br void %.lr.ph314" [conv_combined/main.cpp:90]   --->   Operation 426 'br' 'br_ln90' <Predicate = (icmp_ln42)> <Delay = 1.58>

State 53 <SV = 24> <Delay = 6.91>
ST_53 : Operation 427 [1/1] (0.00ns)   --->   "%k_2 = phi i31 %add_ln90, void %._crit_edge310, i31 0, void %.lr.ph314.preheader" [conv_combined/main.cpp:90]   --->   Operation 427 'phi' 'k_2' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 428 [1/1] (2.52ns)   --->   "%add_ln90 = add i31 %k_2, i31 1" [conv_combined/main.cpp:90]   --->   Operation 428 'add' 'add_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 429 'zext' 'zext_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 430 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %zext_ln90, i32 %FH_read" [conv_combined/main.cpp:90]   --->   Operation 430 'icmp' 'icmp_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 431 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 431 'speclooptripcount' 'empty_62' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split12, void %._crit_edge305.loopexit" [conv_combined/main.cpp:90]   --->   Operation 432 'br' 'br_ln90' <Predicate = (!fwprop_read & icmp_ln42)> <Delay = 0.00>
ST_53 : Operation 433 [1/1] (0.00ns)   --->   "%empty_63 = trunc i31 %k_2" [conv_combined/main.cpp:90]   --->   Operation 433 'trunc' 'empty_63' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 434 [2/2] (6.91ns)   --->   "%empty_64 = mul i31 %k_2, i31 %empty_36" [conv_combined/main.cpp:90]   --->   Operation 434 'mul' 'empty_64' <Predicate = (!fwprop_read & icmp_ln42 & !icmp_ln90)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge305"   --->   Operation 435 'br' 'br_ln0' <Predicate = (!fwprop_read & icmp_ln42 & icmp_ln90)> <Delay = 0.00>
ST_53 : Operation 436 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [conv_combined/main.cpp:100]   --->   Operation 436 'ret' 'ret_ln100' <Predicate = (icmp_ln90) | (!icmp_ln42) | (fwprop_read)> <Delay = 0.00>

State 54 <SV = 25> <Delay = 6.91>
ST_54 : Operation 437 [1/2] (6.91ns)   --->   "%empty_64 = mul i31 %k_2, i31 %empty_36" [conv_combined/main.cpp:90]   --->   Operation 437 'mul' 'empty_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 26> <Delay = 2.55>
ST_55 : Operation 438 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [conv_combined/main.cpp:90]   --->   Operation 438 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %empty_63" [conv_combined/main.cpp:92]   --->   Operation 439 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_63, i2 0" [conv_combined/main.cpp:92]   --->   Operation 440 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 441 [1/1] (1.78ns)   --->   "%add_ln92 = add i5 %tmp_4, i5 %zext_ln92" [conv_combined/main.cpp:92]   --->   Operation 441 'add' 'add_ln92' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_64, i1 0" [conv_combined/main.cpp:90]   --->   Operation 442 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 443 [1/1] (2.55ns)   --->   "%empty_65 = add i32 %tmp_7, i32 %dwt_read" [conv_combined/main.cpp:90]   --->   Operation 443 'add' 'empty_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %cmp22348, void %._crit_edge310, void %.lr.ph309" [conv_combined/main.cpp:91]   --->   Operation 444 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_65, i32 1, i32 31" [conv_combined/main.cpp:91]   --->   Operation 445 'partselect' 'trunc_ln2' <Predicate = (cmp22348)> <Delay = 0.00>
ST_55 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i31 %trunc_ln2" [conv_combined/main.cpp:91]   --->   Operation 446 'sext' 'sext_ln91' <Predicate = (cmp22348)> <Delay = 0.00>
ST_55 : Operation 447 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln91" [conv_combined/main.cpp:91]   --->   Operation 447 'getelementptr' 'gmem_addr_2' <Predicate = (cmp22348)> <Delay = 0.00>

State 56 <SV = 27> <Delay = 7.30>
ST_56 : Operation 448 [1/1] (7.30ns)   --->   "%empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:91]   --->   Operation 448 'writereq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 449 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [conv_combined/main.cpp:91]   --->   Operation 449 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 57 <SV = 28> <Delay = 4.10>
ST_57 : Operation 450 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln91, void %.split10, i31 0, void %.lr.ph309" [conv_combined/main.cpp:91]   --->   Operation 450 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 451 [1/1] (2.52ns)   --->   "%add_ln91 = add i31 %l_2, i31 1" [conv_combined/main.cpp:91]   --->   Operation 451 'add' 'add_ln91' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 452 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:91]   --->   Operation 452 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 453 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 453 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 454 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:91]   --->   Operation 454 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 455 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 455 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split10, void %._crit_edge310.loopexit" [conv_combined/main.cpp:91]   --->   Operation 456 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %l_2" [conv_combined/main.cpp:92]   --->   Operation 457 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 458 [1/1] (1.78ns)   --->   "%add_ln92_1 = add i5 %add_ln92, i5 %trunc_ln92" [conv_combined/main.cpp:92]   --->   Operation 458 'add' 'add_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i5 %add_ln92_1" [conv_combined/main.cpp:92]   --->   Operation 459 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 460 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln92_1" [conv_combined/main.cpp:92]   --->   Operation 460 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_57 : Operation 461 [2/2] (2.32ns)   --->   "%dwbuf_V_load = load i5 %dwbuf_V_addr_1" [conv_combined/main.cpp:92]   --->   Operation 461 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 58 <SV = 29> <Delay = 2.32>
ST_58 : Operation 462 [1/2] (2.32ns)   --->   "%dwbuf_V_load = load i5 %dwbuf_V_addr_1" [conv_combined/main.cpp:92]   --->   Operation 462 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 59 <SV = 30> <Delay = 7.30>
ST_59 : Operation 463 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:91]   --->   Operation 463 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_59 : Operation 464 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_2, i16 %dwbuf_V_load, i2 3" [conv_combined/main.cpp:92]   --->   Operation 464 'write' 'write_ln92' <Predicate = (!icmp_ln91)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 465 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 60 <SV = 29> <Delay = 7.30>
ST_60 : Operation 466 [5/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 466 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 30> <Delay = 7.30>
ST_61 : Operation 467 [4/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 467 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 31> <Delay = 7.30>
ST_62 : Operation 468 [3/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 468 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 32> <Delay = 7.30>
ST_63 : Operation 469 [2/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 469 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 33> <Delay = 7.30>
ST_64 : Operation 470 [1/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:90]   --->   Operation 470 'writeresp' 'empty_68' <Predicate = (cmp22348)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln90 = br void %._crit_edge310" [conv_combined/main.cpp:90]   --->   Operation 471 'br' 'br_ln90' <Predicate = (cmp22348)> <Delay = 0.00>
ST_64 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph314"   --->   Operation 472 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 65 <SV = 2> <Delay = 6.91>
ST_65 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %outH" [conv_combined/main.cpp:55]   --->   Operation 473 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %trunc_ln55" [conv_combined/main.cpp:55]   --->   Operation 474 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %sub_ln55" [conv_combined/main.cpp:55]   --->   Operation 475 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 476 [2/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 476 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 3> <Delay = 6.91>
ST_66 : Operation 477 [1/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 477 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 478 [1/1] (1.58ns)   --->   "%br_ln55 = br void" [conv_combined/main.cpp:55]   --->   Operation 478 'br' 'br_ln55' <Predicate = true> <Delay = 1.58>

State 67 <SV = 4> <Delay = 4.30>
ST_67 : Operation 479 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph304, i63 %add_ln55_2, void %._crit_edge295.loopexit" [conv_combined/main.cpp:55]   --->   Operation 479 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 480 [1/1] (0.00ns)   --->   "%h = phi i31 0, void %.lr.ph304, i31 %select_ln55_1, void %._crit_edge295.loopexit" [conv_combined/main.cpp:55]   --->   Operation 480 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 481 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.lr.ph304, i32 %add_ln56, void %._crit_edge295.loopexit" [conv_combined/main.cpp:56]   --->   Operation 481 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 482 [1/1] (3.49ns)   --->   "%add_ln55_2 = add i63 %indvar_flatten, i63 1" [conv_combined/main.cpp:55]   --->   Operation 482 'add' 'add_ln55_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 483 [1/1] (2.78ns)   --->   "%icmp_ln55_1 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln55" [conv_combined/main.cpp:55]   --->   Operation 483 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void %._crit_edge300.loopexit, void %._crit_edge305.loopexit197" [conv_combined/main.cpp:55]   --->   Operation 484 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 485 [1/1] (2.52ns)   --->   "%add_ln55_1 = add i31 %h, i31 1" [conv_combined/main.cpp:55]   --->   Operation 485 'add' 'add_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 486 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i32 %w, i32 %sub_ln55" [conv_combined/main.cpp:56]   --->   Operation 486 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 487 [1/1] (0.73ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i31 %add_ln55_1, i31 %h" [conv_combined/main.cpp:55]   --->   Operation 487 'select' 'select_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %select_ln55_1" [conv_combined/main.cpp:55]   --->   Operation 488 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_67 : Operation 489 [3/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 489 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln55_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge305"   --->   Operation 490 'br' 'br_ln0' <Predicate = (icmp_ln55_1)> <Delay = 0.00>

State 68 <SV = 5> <Delay = 1.05>
ST_68 : Operation 491 [2/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 491 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 6> <Delay = 2.79>
ST_69 : Operation 492 [1/1] (0.69ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i32 0, i32 %w" [conv_combined/main.cpp:55]   --->   Operation 492 'select' 'select_ln55' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 493 [1/3] (0.00ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln55_1 = mul i10 %trunc_ln55_1, i10 %outW" [conv_combined/main.cpp:55]   --->   Operation 493 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i32 %select_ln55" [conv_combined/main.cpp:56]   --->   Operation 494 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 495 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i10 %trunc_ln56, i10 %mul_ln55_1" [conv_combined/main.cpp:57]   --->   Operation 495 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 7> <Delay = 5.35>
ST_70 : Operation 496 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_3_VITIS_LOOP_56_4_str"   --->   Operation 496 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 497 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [conv_combined/main.cpp:56]   --->   Operation 497 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 498 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i10 %trunc_ln56, i10 %mul_ln55_1" [conv_combined/main.cpp:57]   --->   Operation 498 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln57" [conv_combined/main.cpp:57]   --->   Operation 499 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 500 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln57" [conv_combined/main.cpp:57]   --->   Operation 500 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 501 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 %b_read, i10 %y_addr" [conv_combined/main.cpp:57]   --->   Operation 501 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_70 : Operation 502 [1/1] (1.58ns)   --->   "%br_ln58 = br void" [conv_combined/main.cpp:58]   --->   Operation 502 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 71 <SV = 8> <Delay = 6.25>
ST_71 : Operation 503 [1/1] (0.00ns)   --->   "%empty_43 = phi i16 %empty_47, void %._crit_edge, i16 %b_read, void %._crit_edge300.loopexit"   --->   Operation 503 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 504 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln58, void %._crit_edge, i32 0, void %._crit_edge300.loopexit" [conv_combined/main.cpp:58]   --->   Operation 504 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 505 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %fh, i32 1" [conv_combined/main.cpp:58]   --->   Operation 505 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 506 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:58]   --->   Operation 506 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split, void %._crit_edge295.loopexit" [conv_combined/main.cpp:58]   --->   Operation 507 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %fh" [conv_combined/main.cpp:58]   --->   Operation 508 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 509 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_combined/main.cpp:58]   --->   Operation 509 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 510 [1/1] (1.73ns)   --->   "%empty_44 = add i10 %trunc_ln58, i10 %trunc_ln55_1" [conv_combined/main.cpp:58]   --->   Operation 510 'add' 'empty_44' <Predicate = (!icmp_ln58)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 511 [1/1] (4.52ns)   --->   "%empty_45 = mul i10 %empty_44, i10 %empty_35" [conv_combined/main.cpp:58]   --->   Operation 511 'mul' 'empty_45' <Predicate = (!icmp_ln58)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 512 [1/1] (1.58ns)   --->   "%br_ln59 = br i1 %cmp22348, void %._crit_edge, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.preheader" [conv_combined/main.cpp:59]   --->   Operation 512 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_71 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %fh"   --->   Operation 513 'trunc' 'trunc_ln1118' <Predicate = (cmp22348 & !icmp_ln58)> <Delay = 0.00>
ST_71 : Operation 514 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %select_ln55, i32 1" [conv_combined/main.cpp:56]   --->   Operation 514 'add' 'add_ln56' <Predicate = (icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 515 'br' 'br_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 72 <SV = 9> <Delay = 1.78>
ST_72 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %trunc_ln1118"   --->   Operation 516 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln1118, i2 0"   --->   Operation 517 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 518 [1/1] (1.78ns)   --->   "%add_ln1118_1 = add i5 %tmp_s, i5 %zext_ln1118_1"   --->   Operation 518 'add' 'add_ln1118_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 519 [1/1] (1.73ns)   --->   "%add_ln60 = add i10 %empty_45, i10 %trunc_ln56" [conv_combined/main.cpp:60]   --->   Operation 519 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 520 [1/1] (1.58ns)   --->   "%br_ln59 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99" [conv_combined/main.cpp:59]   --->   Operation 520 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 73 <SV = 10> <Delay = 4.98>
ST_73 : Operation 521 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln59, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.split, i31 0, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.preheader" [conv_combined/main.cpp:59]   --->   Operation 521 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 522 [1/1] (2.52ns)   --->   "%add_ln59 = add i31 %fw, i31 1" [conv_combined/main.cpp:59]   --->   Operation 522 'add' 'add_ln59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 523 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:59]   --->   Operation 523 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 524 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:59]   --->   Operation 524 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:59]   --->   Operation 525 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i31 %fw" [conv_combined/main.cpp:60]   --->   Operation 526 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i31 %fw"   --->   Operation 527 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 528 [1/1] (1.78ns)   --->   "%add_ln1118_2 = add i5 %add_ln1118_1, i5 %trunc_ln1118_1"   --->   Operation 528 'add' 'add_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %add_ln1118_2"   --->   Operation 529 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 530 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 530 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 531 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %add_ln60, i10 %trunc_ln60"   --->   Operation 531 'add' 'add_ln1116' <Predicate = (!icmp_ln59)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %add_ln1116"   --->   Operation 532 'zext' 'zext_ln1116' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 533 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 533 'getelementptr' 'x_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_73 : Operation 534 [2/2] (3.25ns)   --->   "%r_V = load i10 %x_addr"   --->   Operation 534 'load' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_73 : Operation 535 [2/2] (2.32ns)   --->   "%wbuf_V_load = load i5 %wbuf_V_addr_1"   --->   Operation 535 'load' 'wbuf_V_load' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 74 <SV = 11> <Delay = 4.30>
ST_74 : Operation 536 [1/2] (3.25ns)   --->   "%r_V = load i10 %x_addr"   --->   Operation 536 'load' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_74 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %r_V"   --->   Operation 537 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_74 : Operation 538 [1/2] (2.32ns)   --->   "%wbuf_V_load = load i5 %wbuf_V_addr_1"   --->   Operation 538 'load' 'wbuf_V_load' <Predicate = (!icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_74 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %wbuf_V_load"   --->   Operation 539 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_74 : Operation 540 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_2, i23 %sext_ln1192_1"   --->   Operation 540 'mul' 'mul_ln1192' <Predicate = (!icmp_ln59)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 75 <SV = 12> <Delay = 1.05>
ST_75 : Operation 541 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_2, i23 %sext_ln1192_1"   --->   Operation 541 'mul' 'mul_ln1192' <Predicate = (!icmp_ln59)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 13> <Delay = 2.10>
ST_76 : Operation 542 [1/1] (0.00ns)   --->   "%lhs = phi i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.split, i16 %empty_43, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99.preheader"   --->   Operation 542 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 543 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 543 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 544 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 544 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 545 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_2, i23 %sext_ln1192_1"   --->   Operation 545 'mul' 'mul_ln1192' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 546 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 546 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_76 : Operation 547 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 547 'add' 'ret_V' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 14> <Delay = 4.20>
ST_77 : Operation 548 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [conv_combined/main.cpp:59]   --->   Operation 548 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 549 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 549 'add' 'ret_V' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 550 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_77 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i99"   --->   Operation 551 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 78 <SV = 14> <Delay = 3.25>
ST_78 : Operation 552 [1/1] (3.25ns)   --->   "%store_ln727 = store i16 %lhs, i10 %y_addr"   --->   Operation 552 'store' 'store_ln727' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_78 : Operation 553 [1/1] (1.58ns)   --->   "%br_ln58 = br void %._crit_edge" [conv_combined/main.cpp:58]   --->   Operation 553 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 79 <SV = 15> <Delay = 0.00>
ST_79 : Operation 554 [1/1] (0.00ns)   --->   "%empty_47 = phi i16 %lhs, void %._crit_edge.loopexit, i16 %empty_43, void %.split"   --->   Operation 554 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 555 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FH]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000]
reuse_reg           (alloca           ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000]
fwprop_read         (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
FW_read             (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
FH_read             (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
W_read              (read             ) [ 00111111111111111111111111111110000000000000000000000000000000000000000000000000]
H_read              (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_read              (read             ) [ 00111111111111110000000000000000000000000000000000000000000000000111111111111111]
dwt_read            (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
wt_read             (read             ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000]
empty               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_35            (trunc            ) [ 00111111111111111111111111111111111111111111111111110000000000000111111111111111]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0     (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V              (alloca           ) [ 00111111111111110000000000000000000000000000000000000000000000000111111111111111]
dwbuf_V             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln38            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
outH                (sub              ) [ 00111111111111111111111111111111111110000000000000000000000000000100000000000000]
sub_ln39            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
outW                (add              ) [ 00111111111111111111111111111111111111111111111111110000000000000111111111111111]
icmp_ln42           (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
cmp22348            (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_36            (trunc            ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln42             (br               ) [ 01111111111111110000000000000000000000000000000000000000000000000000000000000000]
k                   (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln42            (add              ) [ 01111111111111110000000000000000000000000000000000000000000000000000000000000000]
icmp_ln42_1         (icmp             ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln42             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_37            (trunc            ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_38            (trunc            ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln53             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70             (br               ) [ 00111111111111111111111111111100000000000000000000000000000000000000000000000000]
icmp_ln55           (icmp             ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln55             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln55            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln55            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000111111111111111]
empty_39            (mul              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln42   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44            (add              ) [ 00000111111111100000000000000000000000000000000000000000000000000000000000000000]
tmp_2               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln43           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 00000111111111100000000000000000000000000000000000000000000000000000000000000000]
empty_41            (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43             (br               ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
l                   (phi              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000]
add_ln43            (add              ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
l_cast              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43           (icmp             ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
empty_42            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln44          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_1          (add              ) [ 00000000000011100000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read      (read             ) [ 00000000000010100000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln43   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 01111111111111110000000000000000000000000000000000000000000000000000000000000000]
k_1                 (phi              ) [ 00000000000000001000000000000000000000000000000000000000000000000000000000000000]
add_ln70            (add              ) [ 00100000000000001111111111111100000000000000000000000000000000000000000000000000]
icmp_ln70           (icmp             ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
br_ln70             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48            (trunc            ) [ 00000000000000000110000000000000000000000000000000000000000000000000000000000000]
empty_49            (trunc            ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000]
zext_ln76           (zext             ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000]
zext_ln76_1         (zext             ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_50            (mul              ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000]
specloopname_ln70   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln72           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln72            (add              ) [ 00000000000000000001111111111000000000000000000000000000000000000000000000000000]
tmp_6               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_51            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln71           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 00000000000000000001111111111000000000000000000000000000000000000000000000000000]
empty_52            (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71             (br               ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
l_1                 (phi              ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000]
add_ln71            (add              ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
l_1_cast            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln71           (icmp             ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
empty_53            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln72          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln72_1          (add              ) [ 00000000000000000000000000111000000000000000000000000000000000000000000000000000]
gmem_addr_1_read    (read             ) [ 00000000000000000000000000101000000000000000000000000000000000000000000000000000]
specloopname_ln71   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln72_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln72          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000001111111111111100000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00100000000000001111111111111100000000000000000000000000000000000000000000000000]
add_ln76            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln76            (sub              ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000]
mul_ln76            (mul              ) [ 00000000000000000000000000000001111111111111111111110000000000000000000000000000]
zext_ln76_2         (zext             ) [ 00000000000000000000000000000000111100000000000000000000000000000000000000000000]
zext_ln76_3         (zext             ) [ 00000000000000000000000000000000111100000000000000000000000000000000000000000000]
tmp_3               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_cast          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3         (getelementptr    ) [ 00000000000000000000000000000000001111111000000000000000000000000000000000000000]
mul_ln76_1          (mul              ) [ 00000000000000000000000000000000000011111111111111110000000000000000000000000000]
zext_ln76_4         (zext             ) [ 00000000000000000000000000000000000001111000000000000000000000000000000000000000]
zext_ln76_5         (zext             ) [ 00000000000000000000000000000000000001111000000000000000000000000000000000000000]
gmem_load_req       (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln76_2          (mul              ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
gmem_addr_3_read    (read             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
icmp_ln79           (icmp             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
icmp_ln78           (icmp             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
br_ln76             (br               ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
indvar_flatten129   (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
h_1                 (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
indvar_flatten65    (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
indvar_flatten23    (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
fh_1                (phi              ) [ 00000000000000000000000000000000000000000100000000000000000000000000000000000000]
fw_1                (phi              ) [ 00000000000000000000000000000000000000000110000000000000000000000000000000000000]
trunc_ln76          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54            (mul              ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
trunc_ln78          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_56            (add              ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
empty_58            (trunc            ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
empty_59            (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_60            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast_cast         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4         (getelementptr    ) [ 00000000000000000000000000000000000000000111111111000000000000000000000000000000]
icmp_ln76           (icmp             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
br_ln76             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln76_1          (add              ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
icmp_ln77           (icmp             ) [ 00000000000000000000000000000000000000000111111111100000000000000000000000000000]
trunc_ln76_1        (trunc            ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
select_ln76_1       (select           ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
p_mid185            (mul              ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
icmp_ln79_1         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_7       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln78_1         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_8       (select           ) [ 00000000000000000000000000000000000000000111111111100000000000000000000000000000]
or_ln77             (or               ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
select_ln77         (select           ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000]
select_ln77_6       (select           ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
add_ln76_2          (add              ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
p_mid1103           (mul              ) [ 00000000000000000000000000000000000000000111100000000000000000000000000000000000]
select_ln76_9       (select           ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
select_ln77_3       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln78            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln78             (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln78_1           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78         (select           ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000]
trunc_ln78_1        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid113            (add              ) [ 00000000000000000000000000000000000000000111100000000000000000000000000000000000]
trunc_ln78_2        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78_1       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln727         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln727_1       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln727           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_61            (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid119            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast_mid1         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast_cast_mid1    (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5         (getelementptr    ) [ 00000000000000000000000000000000000000000111111111100000000000000000000000000000]
select_ln78_4       (select           ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
trunc_ln727_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln727_1         (add              ) [ 00000000000000000000000000000000000000000111111111000000000000000000000000000000]
add_ln79            (add              ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
add_ln78_1          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78_5       (select           ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
add_ln77_1          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77_8       (select           ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
w_1                 (phi              ) [ 00000000000000000000000000000000000000000111000000000000000000000000000000000000]
trunc_ln77          (trunc            ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
empty_55            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_57            (mul              ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
select_ln76         (select           ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
select_ln76_2       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_3       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_4       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln77            (add              ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
trunc_ln77_1        (trunc            ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
select_ln77_1       (select           ) [ 00000000000000000000000000000000000000000110110000000000000000000000000000000000]
p_mid137            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77_2       (select           ) [ 00000000000000000000000000000000000000000110111000000000000000000000000000000000]
p_mid143            (mul              ) [ 00000000000000000000000000000000000000000010100000000000000000000000000000000000]
add_ln80            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76_6       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln80_1          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77_5       (select           ) [ 00000000000000000000000000000000000000000100010000000000000000000000000000000000]
select_ln77_7       (select           ) [ 00000000000000000000000000000000000000001111011111110000000000000000000000000000]
p_mid115            (mul              ) [ 00000000000000000000000000000000000000000100010000000000000000000000000000000000]
add_ln80_2          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78_3       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln80          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1118          (add              ) [ 00000000000000000000000000000000000000000010001000000000000000000000000000000000]
zext_ln77           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000100000100000000000000000000000000000000]
zext_ln1118         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr_1            (getelementptr    ) [ 00000000000000000000000000000000000000000100000100000000000000000000000000000000]
dx_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000110000111110000000000000000000000000000]
reuse_addr_reg_load (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_cmp            (icmp             ) [ 00000000000000000000000000000000000000000110000111110000000000000000000000000000]
store_ln1118        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dy_load             (load             ) [ 00000000000000000000000000000000000000000110000011110000000000000000000000000000]
x_load              (load             ) [ 00000000000000000000000000000000000000000010000010000000000000000000000000000000]
p_Val2_req          (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln77           (sext             ) [ 00000000000000000000000000000000000000000110000001100000000000000000000000000000]
sext_ln1192         (sext             ) [ 00000000000000000000000000000000000000000110000001100000000000000000000000000000]
p_Val2_s            (read             ) [ 00000000000000000000000000000000000000000010000000100000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_2_req     (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln727          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000000110000000110000000000000000000000000000]
dx_load             (load             ) [ 00000000000000000000000000000000000000000110000000110000000000000000000000000000]
select_ln76_5       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln77_4       (select           ) [ 00000000000000000000000000000000000000000100000000010000000000000000000000000000]
gmem_addr_5_read    (read             ) [ 00000000000000000000000000000000000000000100000000010000000000000000000000000000]
mul_ln1192_1        (mul              ) [ 00000000000000000000000000000000000000000100000000010000000000000000000000000000]
lhs_2               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_3               (bitconcatenate   ) [ 00000000000000000000000000000000000000000100000000010000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln78_2       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln79   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_1       (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln99          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s          (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln703        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln703           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_reg_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_select        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000]
br_ln90             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90             (br               ) [ 00000000000000000000000000000000000000000000000000001111111111111000000000000000]
k_2                 (phi              ) [ 00000000000000000000000000000000000000000000000000000110000000000000000000000000]
add_ln90            (add              ) [ 00000000000000000000000000000000000000000000000000001111111111111000000000000000]
zext_ln90           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90           (icmp             ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
empty_62            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_63            (trunc            ) [ 00000000000000000000000000000000000000000000000000000011000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln100           (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64            (mul              ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000]
specloopname_ln90   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92            (add              ) [ 00000000000000000000000000000000000000000000000000000000111100000000000000000000]
tmp_7               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_65            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln91           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000111111111000000000000000]
empty_66            (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91             (br               ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
l_2                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000010000000000000000000000]
add_ln91            (add              ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
l_2_cast            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln91           (icmp             ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
empty_67            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln92          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln92_1          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000011000000000000000000000]
dwbuf_V_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000010100000000000000000000]
specloopname_ln91   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln92          (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000111111111111000000000000000]
empty_68            (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000001111111111111000000000000000]
trunc_ln55          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln55           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln55_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000]
mul_ln55            (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln55             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
indvar_flatten      (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001000000000000]
h                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001000000000000]
w                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001110000000000]
add_ln55_2          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
icmp_ln55_1         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln55             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln55_1          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000110000000000]
select_ln55_1       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
trunc_ln55_1        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000111111111111]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln55         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111111111]
mul_ln55_1          (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000000]
trunc_ln56          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111111111]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln56   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln57            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln57           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111]
store_ln57          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln58             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
empty_43            (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111111111]
fh                  (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000100000000]
add_ln58            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
icmp_ln58           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln58             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln58          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln58   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_44            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45            (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000000]
br_ln59             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
trunc_ln1118        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000000]
add_ln56            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111111]
zext_ln1118_1       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1118_1        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111100]
add_ln60            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111100]
br_ln59             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
fw                  (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000]
add_ln59            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
fw_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln59           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln59             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln60          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1118_1      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1118_2        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118_2       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001100000]
add_ln1116          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001100000]
r_V                 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1192_1       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001011000]
wbuf_V_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1192_2       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001011000]
lhs                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111101111011]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1192          (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000100]
lhs_1               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000100]
specloopname_ln59   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
store_ln727         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln58             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
empty_47            (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000001111100000001]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wt">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dwt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="db">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="H">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FH">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FH"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FW">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FW"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fwprop">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_77_10_VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_78_11_VITIS_LOOP_79_12_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_55_3_VITIS_LOOP_56_4_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="reuse_addr_reg_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="reuse_reg_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="wbuf_V_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="dwbuf_V_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="fwprop_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="FW_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FW_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="FH_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FH_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="W_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="H_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="H_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="b_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="dwt_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dwt_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="wt_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_readreq_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="1"/>
<pin id="271" dir="0" index="2" bw="32" slack="4"/>
<pin id="272" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_41/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="gmem_addr_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="9"/>
<pin id="277" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_readreq_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="1"/>
<pin id="282" dir="0" index="2" bw="32" slack="5"/>
<pin id="283" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_52/19 "/>
</bind>
</comp>

<comp id="285" class="1004" name="gmem_addr_1_read_read_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="9"/>
<pin id="288" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/27 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_readreq_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/33 "/>
</bind>
</comp>

<comp id="297" class="1004" name="gmem_addr_3_read_read_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="7"/>
<pin id="300" dir="1" index="2" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/40 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_readreq_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="1"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_Val2_req/42 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_readreq_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/43 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Val2_s_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="8"/>
<pin id="319" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/49 "/>
</bind>
</comp>

<comp id="321" class="1004" name="gmem_addr_5_read_read_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="8"/>
<pin id="324" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/50 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_writeresp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="0" index="2" bw="32" slack="27"/>
<pin id="330" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_66/56 empty_68/60 "/>
</bind>
</comp>

<comp id="332" class="1004" name="write_ln92_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="4"/>
<pin id="335" dir="0" index="2" bw="16" slack="1"/>
<pin id="336" dir="0" index="3" bw="1" slack="0"/>
<pin id="337" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/59 "/>
</bind>
</comp>

<comp id="341" class="1004" name="wbuf_V_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="1"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/14 wbuf_V_load/73 "/>
</bind>
</comp>

<comp id="353" class="1004" name="dwbuf_V_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/28 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="0" index="2" bw="0" slack="0"/>
<pin id="409" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="410" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="411" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="412" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln72/28 lhs_2/49 store_ln708/51 dwbuf_V_load/57 "/>
</bind>
</comp>

<comp id="365" class="1004" name="dy_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="10" slack="0"/>
<pin id="369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/46 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load/46 "/>
</bind>
</comp>

<comp id="378" class="1004" name="x_addr_1_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="10" slack="0"/>
<pin id="382" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/46 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/46 r_V/73 "/>
</bind>
</comp>

<comp id="391" class="1004" name="dx_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="10" slack="0"/>
<pin id="395" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/46 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="2"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dx_load/48 store_ln703/51 "/>
</bind>
</comp>

<comp id="403" class="1004" name="dwbuf_V_addr_2_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/49 "/>
</bind>
</comp>

<comp id="414" class="1004" name="dwbuf_V_addr_1_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/57 "/>
</bind>
</comp>

<comp id="421" class="1004" name="y_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="10" slack="0"/>
<pin id="425" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/70 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="0" index="1" bw="16" slack="1"/>
<pin id="431" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/70 store_ln727/78 "/>
</bind>
</comp>

<comp id="434" class="1004" name="wbuf_V_addr_1_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="5" slack="0"/>
<pin id="438" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/73 "/>
</bind>
</comp>

<comp id="440" class="1004" name="x_addr_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="10" slack="0"/>
<pin id="444" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/73 "/>
</bind>
</comp>

<comp id="449" class="1005" name="k_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="k_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="1" slack="1"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="l_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="31" slack="1"/>
<pin id="462" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="l_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="1" slack="1"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/12 "/>
</bind>
</comp>

<comp id="471" class="1005" name="k_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="k_1_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="1" slack="1"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/16 "/>
</bind>
</comp>

<comp id="482" class="1005" name="l_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="1"/>
<pin id="484" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l_1 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="l_1_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="0"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="1" slack="1"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_1/26 "/>
</bind>
</comp>

<comp id="493" class="1005" name="indvar_flatten129_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="128" slack="1"/>
<pin id="495" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten129 (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="indvar_flatten129_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="128" slack="1"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten129/41 "/>
</bind>
</comp>

<comp id="505" class="1005" name="h_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="31" slack="1"/>
<pin id="507" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="h_1_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="31" slack="1"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/41 "/>
</bind>
</comp>

<comp id="517" class="1005" name="indvar_flatten65_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="96" slack="1"/>
<pin id="519" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten65 (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="indvar_flatten65_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="96" slack="1"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten65/41 "/>
</bind>
</comp>

<comp id="529" class="1005" name="indvar_flatten23_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="indvar_flatten23_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="64" slack="1"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/41 "/>
</bind>
</comp>

<comp id="541" class="1005" name="fh_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fh_1 (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="fh_1_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="32" slack="1"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fh_1/41 "/>
</bind>
</comp>

<comp id="552" class="1005" name="fw_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fw_1 (phireg) "/>
</bind>
</comp>

<comp id="556" class="1004" name="fw_1_phi_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="32" slack="1"/>
<pin id="560" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fw_1/41 "/>
</bind>
</comp>

<comp id="564" class="1005" name="w_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="3"/>
<pin id="566" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_1 (phireg) "/>
</bind>
</comp>

<comp id="568" class="1004" name="w_1_phi_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="3"/>
<pin id="570" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="32" slack="1"/>
<pin id="572" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_1/43 "/>
</bind>
</comp>

<comp id="575" class="1005" name="k_2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="31" slack="1"/>
<pin id="577" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="k_2_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="31" slack="0"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="1" slack="1"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/53 "/>
</bind>
</comp>

<comp id="587" class="1005" name="l_2_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="31" slack="1"/>
<pin id="589" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l_2 (phireg) "/>
</bind>
</comp>

<comp id="591" class="1004" name="l_2_phi_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="31" slack="0"/>
<pin id="593" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="594" dir="0" index="2" bw="1" slack="1"/>
<pin id="595" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_2/57 "/>
</bind>
</comp>

<comp id="598" class="1005" name="indvar_flatten_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="63" slack="1"/>
<pin id="600" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="602" class="1004" name="indvar_flatten_phi_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="63" slack="0"/>
<pin id="606" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="607" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/67 "/>
</bind>
</comp>

<comp id="609" class="1005" name="h_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="1"/>
<pin id="611" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="h_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="31" slack="0"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/67 "/>
</bind>
</comp>

<comp id="620" class="1005" name="w_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="624" class="1004" name="w_phi_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="32" slack="1"/>
<pin id="628" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/67 "/>
</bind>
</comp>

<comp id="632" class="1005" name="empty_43_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="5"/>
<pin id="634" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="empty_43 (phireg) "/>
</bind>
</comp>

<comp id="635" class="1004" name="empty_43_phi_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="2" bw="16" slack="8"/>
<pin id="639" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="4" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_43/71 "/>
</bind>
</comp>

<comp id="642" class="1005" name="fh_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fh (phireg) "/>
</bind>
</comp>

<comp id="646" class="1004" name="fh_phi_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="1" slack="1"/>
<pin id="650" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fh/71 "/>
</bind>
</comp>

<comp id="653" class="1005" name="fw_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="31" slack="1"/>
<pin id="655" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="fw (phireg) "/>
</bind>
</comp>

<comp id="657" class="1004" name="fw_phi_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="31" slack="0"/>
<pin id="659" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="1" slack="1"/>
<pin id="661" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="662" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fw/73 "/>
</bind>
</comp>

<comp id="664" class="1005" name="lhs_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="1"/>
<pin id="666" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs (phireg) "/>
</bind>
</comp>

<comp id="668" class="1004" name="lhs_phi_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="1"/>
<pin id="670" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="671" dir="0" index="2" bw="16" slack="5"/>
<pin id="672" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="673" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs/76 "/>
</bind>
</comp>

<comp id="676" class="1005" name="empty_47_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="1"/>
<pin id="678" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 (phireg) "/>
</bind>
</comp>

<comp id="680" class="1004" name="empty_47_phi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="2"/>
<pin id="682" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="16" slack="7"/>
<pin id="684" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_47/79 "/>
</bind>
</comp>

<comp id="689" class="1004" name="grp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 add_ln76/30 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="1"/>
<pin id="697" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln55/2 sub_ln76/30 "/>
</bind>
</comp>

<comp id="699" class="1005" name="reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln55 sub_ln76 "/>
</bind>
</comp>

<comp id="703" class="1004" name="empty_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="empty_35_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln38_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="outH_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="outH/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sub_ln39_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="0"/>
<pin id="725" dir="0" index="1" bw="10" slack="0"/>
<pin id="726" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="outW_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outW/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln42_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="cmp22348_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp22348/1 "/>
</bind>
</comp>

<comp id="747" class="1004" name="empty_36_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln42_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln42_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="1"/>
<pin id="760" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="empty_37_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="empty_38_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="31" slack="0"/>
<pin id="772" dir="0" index="1" bw="31" slack="1"/>
<pin id="773" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_39/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="icmp_ln55_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln44_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="2"/>
<pin id="782" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="0"/>
<pin id="785" dir="0" index="1" bw="3" slack="2"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln44_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="0"/>
<pin id="792" dir="0" index="1" bw="3" slack="0"/>
<pin id="793" dir="1" index="2" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="31" slack="1"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="empty_40_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="3"/>
<pin id="806" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_40/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="trunc_ln_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="31" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="6" slack="0"/>
<pin id="813" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln43_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="31" slack="0"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="gmem_addr_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="0" index="1" bw="31" slack="0"/>
<pin id="825" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="add_ln43_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="31" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="l_cast_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="31" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast/12 "/>
</bind>
</comp>

<comp id="838" class="1004" name="icmp_ln43_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="31" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="11"/>
<pin id="841" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/12 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln44_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="31" slack="0"/>
<pin id="845" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/12 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln44_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="5" slack="8"/>
<pin id="849" dir="0" index="1" bw="5" slack="0"/>
<pin id="850" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/12 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln44_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="2"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/14 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln70_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/16 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln70_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="2"/>
<pin id="865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/16 "/>
</bind>
</comp>

<comp id="867" class="1004" name="empty_48_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_48/16 "/>
</bind>
</comp>

<comp id="871" class="1004" name="empty_49_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/16 "/>
</bind>
</comp>

<comp id="875" class="1004" name="grp_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="31" slack="0"/>
<pin id="877" dir="0" index="1" bw="31" slack="2"/>
<pin id="878" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_50/16 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln76_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="2"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/16 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln76_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="2"/>
<pin id="885" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/16 "/>
</bind>
</comp>

<comp id="886" class="1004" name="grp_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76/16 "/>
</bind>
</comp>

<comp id="892" class="1004" name="store_ln0_store_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="16" slack="2"/>
<pin id="895" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="897" class="1004" name="store_ln0_store_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="2"/>
<pin id="900" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln72_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="2"/>
<pin id="904" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/18 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_5_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="5" slack="0"/>
<pin id="907" dir="0" index="1" bw="3" slack="2"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln72_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="5" slack="0"/>
<pin id="914" dir="0" index="1" bw="3" slack="0"/>
<pin id="915" dir="1" index="2" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/18 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_6_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="0" index="1" bw="31" slack="1"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/18 "/>
</bind>
</comp>

<comp id="925" class="1004" name="empty_51_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="4"/>
<pin id="928" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_51/18 "/>
</bind>
</comp>

<comp id="930" class="1004" name="trunc_ln5_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="31" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="0" index="3" bw="6" slack="0"/>
<pin id="935" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/18 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln71_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="31" slack="0"/>
<pin id="942" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/18 "/>
</bind>
</comp>

<comp id="944" class="1004" name="gmem_addr_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="0"/>
<pin id="946" dir="0" index="1" bw="31" slack="0"/>
<pin id="947" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/18 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln71_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="31" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/26 "/>
</bind>
</comp>

<comp id="956" class="1004" name="l_1_cast_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="31" slack="0"/>
<pin id="958" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_1_cast/26 "/>
</bind>
</comp>

<comp id="960" class="1004" name="icmp_ln71_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="31" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="12"/>
<pin id="963" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/26 "/>
</bind>
</comp>

<comp id="965" class="1004" name="trunc_ln72_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="31" slack="0"/>
<pin id="967" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/26 "/>
</bind>
</comp>

<comp id="969" class="1004" name="add_ln72_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="8"/>
<pin id="971" dir="0" index="1" bw="5" slack="0"/>
<pin id="972" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/26 "/>
</bind>
</comp>

<comp id="974" class="1004" name="zext_ln72_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="2"/>
<pin id="976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/28 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln76_2_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/31 "/>
</bind>
</comp>

<comp id="982" class="1004" name="zext_ln76_3_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="1"/>
<pin id="984" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_3/31 "/>
</bind>
</comp>

<comp id="985" class="1004" name="grp_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="0" index="1" bw="64" slack="0"/>
<pin id="988" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76_1/31 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_3_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="31" slack="0"/>
<pin id="993" dir="0" index="1" bw="32" slack="6"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="0" index="3" bw="6" slack="0"/>
<pin id="996" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/33 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_3_cast_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="31" slack="0"/>
<pin id="1002" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/33 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="gmem_addr_3_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="16" slack="0"/>
<pin id="1006" dir="0" index="1" bw="31" slack="0"/>
<pin id="1007" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/33 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln76_4_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="9"/>
<pin id="1013" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_4/36 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="zext_ln76_5_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="96" slack="1"/>
<pin id="1016" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_5/36 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="grp_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="0"/>
<pin id="1019" dir="0" index="1" bw="96" slack="0"/>
<pin id="1020" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76_2/36 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="icmp_ln79_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="13"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/40 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="icmp_ln78_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="64" slack="10"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/40 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="trunc_ln76_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="31" slack="0"/>
<pin id="1035" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/41 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="empty_54_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="0" index="1" bw="10" slack="14"/>
<pin id="1040" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_54/41 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="trunc_ln78_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="0"/>
<pin id="1044" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/41 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="empty_58_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_58/41 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="empty_59_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_59/41 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="empty_60_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="0"/>
<pin id="1058" dir="0" index="1" bw="32" slack="14"/>
<pin id="1059" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/41 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="p_cast_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="31" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="0" index="2" bw="1" slack="0"/>
<pin id="1065" dir="0" index="3" bw="6" slack="0"/>
<pin id="1066" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/41 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="p_cast_cast_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="31" slack="0"/>
<pin id="1073" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/41 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="gmem_addr_4_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="16" slack="0"/>
<pin id="1077" dir="0" index="1" bw="31" slack="0"/>
<pin id="1078" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/41 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="icmp_ln76_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="128" slack="0"/>
<pin id="1083" dir="0" index="1" bw="128" slack="1"/>
<pin id="1084" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/41 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln76_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="31" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/41 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="icmp_ln77_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="96" slack="0"/>
<pin id="1094" dir="0" index="1" bw="96" slack="6"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/41 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="trunc_ln76_1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="31" slack="0"/>
<pin id="1099" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_1/41 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="select_ln76_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="10" slack="0"/>
<pin id="1104" dir="0" index="2" bw="10" slack="0"/>
<pin id="1105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/41 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="p_mid185_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="10" slack="0"/>
<pin id="1111" dir="0" index="1" bw="10" slack="14"/>
<pin id="1112" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid185/41 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="icmp_ln79_1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="0" index="1" bw="32" slack="14"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/41 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="select_ln76_7_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="1"/>
<pin id="1122" dir="0" index="2" bw="1" slack="0"/>
<pin id="1123" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_7/41 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="icmp_ln78_1_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="64" slack="0"/>
<pin id="1128" dir="0" index="1" bw="64" slack="11"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_1/41 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="select_ln76_8_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="1"/>
<pin id="1134" dir="0" index="2" bw="1" slack="0"/>
<pin id="1135" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_8/41 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="or_ln77_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/41 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="select_ln77_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="0" index="2" bw="32" slack="0"/>
<pin id="1148" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/41 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="select_ln77_6_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="1"/>
<pin id="1155" dir="0" index="2" bw="1" slack="0"/>
<pin id="1156" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_6/41 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="add_ln76_2_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="128" slack="1"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/42 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="p_mid1103_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="10" slack="1"/>
<pin id="1167" dir="0" index="1" bw="10" slack="15"/>
<pin id="1168" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid1103/42 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="select_ln76_9_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="0" index="1" bw="31" slack="1"/>
<pin id="1172" dir="0" index="2" bw="31" slack="1"/>
<pin id="1173" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_9/42 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="select_ln77_3_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="1"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="0" index="2" bw="30" slack="1"/>
<pin id="1179" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_3/42 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="add_ln78_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="1"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/42 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="or_ln78_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="1"/>
<pin id="1188" dir="0" index="1" bw="1" slack="1"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78/42 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="or_ln78_1_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="1" slack="1"/>
<pin id="1193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78_1/42 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="select_ln78_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="0" index="2" bw="32" slack="1"/>
<pin id="1199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/42 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="trunc_ln78_1_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="0"/>
<pin id="1205" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_1/42 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="trunc_ln78_2_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="0"/>
<pin id="1209" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_2/42 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="select_ln78_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="1"/>
<pin id="1213" dir="0" index="1" bw="30" slack="0"/>
<pin id="1214" dir="0" index="2" bw="30" slack="0"/>
<pin id="1215" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_1/42 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="trunc_ln727_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="30" slack="0"/>
<pin id="1220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727/42 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="trunc_ln727_1_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="30" slack="0"/>
<pin id="1224" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_1/42 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="p_shl_cast_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="5" slack="0"/>
<pin id="1228" dir="0" index="1" bw="3" slack="0"/>
<pin id="1229" dir="0" index="2" bw="1" slack="0"/>
<pin id="1230" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/42 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="add_ln727_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="0"/>
<pin id="1236" dir="0" index="1" bw="5" slack="0"/>
<pin id="1237" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727/42 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="empty_61_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="0"/>
<pin id="1242" dir="0" index="1" bw="1" slack="0"/>
<pin id="1243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_61/42 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="p_mid119_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="0"/>
<pin id="1248" dir="0" index="1" bw="32" slack="15"/>
<pin id="1249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid119/42 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="p_cast_mid1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="31" slack="0"/>
<pin id="1253" dir="0" index="1" bw="32" slack="0"/>
<pin id="1254" dir="0" index="2" bw="1" slack="0"/>
<pin id="1255" dir="0" index="3" bw="6" slack="0"/>
<pin id="1256" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast_mid1/42 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="p_cast_cast_mid1_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="31" slack="0"/>
<pin id="1263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_mid1/42 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="gmem_addr_5_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="0"/>
<pin id="1267" dir="0" index="1" bw="31" slack="0"/>
<pin id="1268" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/42 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="select_ln78_4_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="1"/>
<pin id="1273" dir="0" index="1" bw="32" slack="0"/>
<pin id="1274" dir="0" index="2" bw="32" slack="1"/>
<pin id="1275" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_4/42 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="trunc_ln727_2_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="0"/>
<pin id="1279" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_2/42 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="add_ln727_1_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="5" slack="0"/>
<pin id="1283" dir="0" index="1" bw="5" slack="0"/>
<pin id="1284" dir="1" index="2" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727_1/42 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="add_ln79_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="0"/>
<pin id="1289" dir="0" index="1" bw="1" slack="0"/>
<pin id="1290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/42 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="add_ln78_1_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="64" slack="1"/>
<pin id="1295" dir="0" index="1" bw="1" slack="0"/>
<pin id="1296" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/42 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="select_ln78_5_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="1"/>
<pin id="1301" dir="0" index="1" bw="1" slack="0"/>
<pin id="1302" dir="0" index="2" bw="64" slack="0"/>
<pin id="1303" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_5/42 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="add_ln77_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="96" slack="1"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/42 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="select_ln77_8_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="0" index="2" bw="96" slack="0"/>
<pin id="1316" dir="1" index="3" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_8/42 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="trunc_ln77_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="0"/>
<pin id="1321" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/43 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="empty_55_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="10" slack="0"/>
<pin id="1325" dir="0" index="1" bw="10" slack="2"/>
<pin id="1326" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_55/43 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="select_ln76_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="2"/>
<pin id="1330" dir="0" index="1" bw="1" slack="0"/>
<pin id="1331" dir="0" index="2" bw="32" slack="0"/>
<pin id="1332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/43 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="select_ln76_2_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="2"/>
<pin id="1337" dir="0" index="1" bw="10" slack="2"/>
<pin id="1338" dir="0" index="2" bw="10" slack="2"/>
<pin id="1339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/43 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="select_ln76_3_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="2"/>
<pin id="1342" dir="0" index="1" bw="1" slack="0"/>
<pin id="1343" dir="0" index="2" bw="10" slack="0"/>
<pin id="1344" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_3/43 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="select_ln76_4_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="2"/>
<pin id="1349" dir="0" index="1" bw="10" slack="2"/>
<pin id="1350" dir="0" index="2" bw="10" slack="0"/>
<pin id="1351" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_4/43 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="add_ln77_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="0"/>
<pin id="1355" dir="0" index="1" bw="1" slack="0"/>
<pin id="1356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/43 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="trunc_ln77_1_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_1/43 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="select_ln77_1_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="2"/>
<pin id="1365" dir="0" index="1" bw="10" slack="0"/>
<pin id="1366" dir="0" index="2" bw="10" slack="0"/>
<pin id="1367" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/43 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="p_mid137_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="10" slack="0"/>
<pin id="1372" dir="0" index="1" bw="10" slack="0"/>
<pin id="1373" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid137/43 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="select_ln77_2_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="2"/>
<pin id="1378" dir="0" index="1" bw="10" slack="0"/>
<pin id="1379" dir="0" index="2" bw="10" slack="0"/>
<pin id="1380" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_2/43 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="select_ln76_6_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="3"/>
<pin id="1385" dir="0" index="1" bw="10" slack="2"/>
<pin id="1386" dir="0" index="2" bw="10" slack="0"/>
<pin id="1387" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_6/44 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="select_ln77_5_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="3"/>
<pin id="1390" dir="0" index="1" bw="10" slack="0"/>
<pin id="1391" dir="0" index="2" bw="10" slack="0"/>
<pin id="1392" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_5/44 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="select_ln77_7_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="3"/>
<pin id="1396" dir="0" index="1" bw="32" slack="1"/>
<pin id="1397" dir="0" index="2" bw="32" slack="1"/>
<pin id="1398" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_7/44 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="select_ln78_3_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="4"/>
<pin id="1401" dir="0" index="1" bw="10" slack="0"/>
<pin id="1402" dir="0" index="2" bw="10" slack="1"/>
<pin id="1403" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_3/45 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="trunc_ln80_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="3"/>
<pin id="1406" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/45 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="add_ln1118_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="10" slack="0"/>
<pin id="1409" dir="0" index="1" bw="10" slack="0"/>
<pin id="1410" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/45 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="zext_ln77_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="10" slack="3"/>
<pin id="1415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/46 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="zext_ln1118_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="10" slack="1"/>
<pin id="1419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/46 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="reuse_addr_reg_load_load_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="19"/>
<pin id="1424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/46 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="addr_cmp_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="0"/>
<pin id="1427" dir="0" index="1" bw="10" slack="0"/>
<pin id="1428" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/46 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="store_ln1118_store_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="10" slack="0"/>
<pin id="1433" dir="0" index="1" bw="32" slack="19"/>
<pin id="1434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1118/46 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="sext_ln77_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="16" slack="1"/>
<pin id="1438" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/48 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="sext_ln1192_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="16" slack="1"/>
<pin id="1441" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/48 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="zext_ln727_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="5" slack="7"/>
<pin id="1444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727/49 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="select_ln76_5_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="9"/>
<pin id="1448" dir="0" index="1" bw="16" slack="10"/>
<pin id="1449" dir="0" index="2" bw="16" slack="1"/>
<pin id="1450" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_5/50 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="select_ln77_4_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="9"/>
<pin id="1453" dir="0" index="1" bw="16" slack="10"/>
<pin id="1454" dir="0" index="2" bw="16" slack="0"/>
<pin id="1455" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_4/50 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="lhs_3_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="23" slack="0"/>
<pin id="1459" dir="0" index="1" bw="16" slack="0"/>
<pin id="1460" dir="0" index="2" bw="1" slack="0"/>
<pin id="1461" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_3/50 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="select_ln78_2_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="10"/>
<pin id="1467" dir="0" index="1" bw="16" slack="1"/>
<pin id="1468" dir="0" index="2" bw="16" slack="1"/>
<pin id="1469" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_2/51 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="trunc_ln708_1_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="16" slack="0"/>
<pin id="1472" dir="0" index="1" bw="23" slack="0"/>
<pin id="1473" dir="0" index="2" bw="4" slack="0"/>
<pin id="1474" dir="0" index="3" bw="6" slack="0"/>
<pin id="1475" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/51 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="trunc_ln99_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="32" slack="9"/>
<pin id="1482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/51 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="p_Result_s_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="0"/>
<pin id="1485" dir="0" index="1" bw="16" slack="0"/>
<pin id="1486" dir="0" index="2" bw="16" slack="0"/>
<pin id="1487" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/51 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="select_ln703_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="0"/>
<pin id="1493" dir="0" index="1" bw="1" slack="0"/>
<pin id="1494" dir="0" index="2" bw="1" slack="0"/>
<pin id="1495" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln703/51 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="and_ln703_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="16" slack="4"/>
<pin id="1501" dir="0" index="1" bw="16" slack="0"/>
<pin id="1502" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln703/51 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="reuse_reg_load_load_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="16" slack="24"/>
<pin id="1506" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/51 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="reuse_select_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="5"/>
<pin id="1509" dir="0" index="1" bw="16" slack="0"/>
<pin id="1510" dir="0" index="2" bw="16" slack="2"/>
<pin id="1511" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/51 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="add_ln703_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="16" slack="0"/>
<pin id="1515" dir="0" index="1" bw="16" slack="0"/>
<pin id="1516" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/51 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="store_ln703_store_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="16" slack="0"/>
<pin id="1522" dir="0" index="1" bw="16" slack="24"/>
<pin id="1523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln703/51 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="add_ln90_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="31" slack="0"/>
<pin id="1527" dir="0" index="1" bw="1" slack="0"/>
<pin id="1528" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/53 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="zext_ln90_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="31" slack="0"/>
<pin id="1533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/53 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="icmp_ln90_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="31" slack="0"/>
<pin id="1537" dir="0" index="1" bw="32" slack="24"/>
<pin id="1538" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/53 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="empty_63_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="31" slack="0"/>
<pin id="1542" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_63/53 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="grp_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="31" slack="0"/>
<pin id="1546" dir="0" index="1" bw="31" slack="24"/>
<pin id="1547" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_64/53 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="zext_ln92_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="3" slack="2"/>
<pin id="1551" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/55 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="tmp_4_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="5" slack="0"/>
<pin id="1554" dir="0" index="1" bw="3" slack="2"/>
<pin id="1555" dir="0" index="2" bw="1" slack="0"/>
<pin id="1556" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/55 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="add_ln92_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="5" slack="0"/>
<pin id="1561" dir="0" index="1" bw="3" slack="0"/>
<pin id="1562" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/55 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="tmp_7_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="0"/>
<pin id="1567" dir="0" index="1" bw="31" slack="1"/>
<pin id="1568" dir="0" index="2" bw="1" slack="0"/>
<pin id="1569" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/55 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="empty_65_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="0"/>
<pin id="1574" dir="0" index="1" bw="32" slack="26"/>
<pin id="1575" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_65/55 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="trunc_ln2_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="31" slack="0"/>
<pin id="1579" dir="0" index="1" bw="32" slack="0"/>
<pin id="1580" dir="0" index="2" bw="1" slack="0"/>
<pin id="1581" dir="0" index="3" bw="6" slack="0"/>
<pin id="1582" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/55 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="sext_ln91_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="31" slack="0"/>
<pin id="1589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/55 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="gmem_addr_2_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="16" slack="0"/>
<pin id="1593" dir="0" index="1" bw="31" slack="0"/>
<pin id="1594" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/55 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="add_ln91_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="31" slack="0"/>
<pin id="1599" dir="0" index="1" bw="1" slack="0"/>
<pin id="1600" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/57 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="l_2_cast_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="31" slack="0"/>
<pin id="1605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_2_cast/57 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="icmp_ln91_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="31" slack="0"/>
<pin id="1609" dir="0" index="1" bw="32" slack="28"/>
<pin id="1610" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/57 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="trunc_ln92_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="31" slack="0"/>
<pin id="1614" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/57 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="add_ln92_1_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="5" slack="2"/>
<pin id="1618" dir="0" index="1" bw="5" slack="0"/>
<pin id="1619" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/57 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="zext_ln92_1_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="5" slack="0"/>
<pin id="1623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/57 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="trunc_ln55_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="2"/>
<pin id="1628" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/65 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="zext_ln55_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="31" slack="0"/>
<pin id="1631" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/65 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="zext_ln55_1_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="1"/>
<pin id="1635" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/65 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="grp_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="31" slack="0"/>
<pin id="1639" dir="0" index="1" bw="32" slack="0"/>
<pin id="1640" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55/65 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="add_ln55_2_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="63" slack="0"/>
<pin id="1645" dir="0" index="1" bw="1" slack="0"/>
<pin id="1646" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/67 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="icmp_ln55_1_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="63" slack="0"/>
<pin id="1651" dir="0" index="1" bw="63" slack="1"/>
<pin id="1652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_1/67 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="add_ln55_1_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="31" slack="0"/>
<pin id="1656" dir="0" index="1" bw="1" slack="0"/>
<pin id="1657" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/67 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="icmp_ln56_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="32" slack="0"/>
<pin id="1662" dir="0" index="1" bw="32" slack="3"/>
<pin id="1663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/67 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="select_ln55_1_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="0"/>
<pin id="1668" dir="0" index="1" bw="31" slack="0"/>
<pin id="1669" dir="0" index="2" bw="31" slack="0"/>
<pin id="1670" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/67 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="trunc_ln55_1_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="31" slack="0"/>
<pin id="1676" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_1/67 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="select_ln55_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="1" slack="2"/>
<pin id="1680" dir="0" index="1" bw="1" slack="0"/>
<pin id="1681" dir="0" index="2" bw="32" slack="2"/>
<pin id="1682" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/69 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="trunc_ln56_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="32" slack="0"/>
<pin id="1687" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/69 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="zext_ln57_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="10" slack="0"/>
<pin id="1691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/70 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="add_ln58_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="0"/>
<pin id="1695" dir="0" index="1" bw="1" slack="0"/>
<pin id="1696" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/71 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="icmp_ln58_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="32" slack="0"/>
<pin id="1701" dir="0" index="1" bw="32" slack="8"/>
<pin id="1702" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/71 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="trunc_ln58_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="32" slack="0"/>
<pin id="1706" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/71 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="empty_44_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="10" slack="0"/>
<pin id="1710" dir="0" index="1" bw="10" slack="4"/>
<pin id="1711" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_44/71 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="empty_45_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="10" slack="0"/>
<pin id="1715" dir="0" index="1" bw="10" slack="8"/>
<pin id="1716" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_45/71 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="trunc_ln1118_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="32" slack="0"/>
<pin id="1720" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/71 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="add_ln56_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="2"/>
<pin id="1724" dir="0" index="1" bw="1" slack="0"/>
<pin id="1725" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/71 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="zext_ln1118_1_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="3" slack="1"/>
<pin id="1729" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/72 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="tmp_s_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="5" slack="0"/>
<pin id="1732" dir="0" index="1" bw="3" slack="1"/>
<pin id="1733" dir="0" index="2" bw="1" slack="0"/>
<pin id="1734" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/72 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="add_ln1118_1_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="5" slack="0"/>
<pin id="1739" dir="0" index="1" bw="3" slack="0"/>
<pin id="1740" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_1/72 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="add_ln60_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="10" slack="1"/>
<pin id="1745" dir="0" index="1" bw="10" slack="3"/>
<pin id="1746" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/72 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="add_ln59_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="31" slack="0"/>
<pin id="1749" dir="0" index="1" bw="1" slack="0"/>
<pin id="1750" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/73 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="fw_cast_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="31" slack="0"/>
<pin id="1755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="fw_cast/73 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="icmp_ln59_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="31" slack="0"/>
<pin id="1759" dir="0" index="1" bw="32" slack="10"/>
<pin id="1760" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/73 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="trunc_ln60_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="31" slack="0"/>
<pin id="1764" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/73 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="trunc_ln1118_1_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="31" slack="0"/>
<pin id="1768" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_1/73 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="add_ln1118_2_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="5" slack="1"/>
<pin id="1772" dir="0" index="1" bw="5" slack="0"/>
<pin id="1773" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_2/73 "/>
</bind>
</comp>

<comp id="1775" class="1004" name="zext_ln1118_2_fu_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="5" slack="0"/>
<pin id="1777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/73 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="add_ln1116_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="10" slack="1"/>
<pin id="1782" dir="0" index="1" bw="10" slack="0"/>
<pin id="1783" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/73 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="zext_ln1116_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="10" slack="0"/>
<pin id="1787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/73 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="sext_ln1192_1_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="16" slack="0"/>
<pin id="1792" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/74 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="sext_ln1192_2_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="16" slack="0"/>
<pin id="1796" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/74 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="lhs_1_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="23" slack="0"/>
<pin id="1800" dir="0" index="1" bw="16" slack="0"/>
<pin id="1801" dir="0" index="2" bw="1" slack="0"/>
<pin id="1802" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/76 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="trunc_ln1_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="16" slack="0"/>
<pin id="1808" dir="0" index="1" bw="23" slack="0"/>
<pin id="1809" dir="0" index="2" bw="4" slack="0"/>
<pin id="1810" dir="0" index="3" bw="6" slack="0"/>
<pin id="1811" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/77 "/>
</bind>
</comp>

<comp id="1815" class="1007" name="grp_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="10" slack="0"/>
<pin id="1817" dir="0" index="1" bw="10" slack="0"/>
<pin id="1818" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1819" dir="0" index="3" bw="10" slack="0"/>
<pin id="1820" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="empty_56/41 empty_57/41 add_ln80/43 "/>
</bind>
</comp>

<comp id="1825" class="1007" name="grp_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="10" slack="0"/>
<pin id="1827" dir="0" index="1" bw="10" slack="1"/>
<pin id="1828" dir="0" index="2" bw="10" slack="0"/>
<pin id="1829" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_mid143/41 add_ln80_1/43 "/>
</bind>
</comp>

<comp id="1833" class="1007" name="grp_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="10" slack="0"/>
<pin id="1835" dir="0" index="1" bw="10" slack="1"/>
<pin id="1836" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1837" dir="0" index="3" bw="10" slack="2147483647"/>
<pin id="1838" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="p_mid113/42 p_mid115/42 add_ln80_2/44 "/>
</bind>
</comp>

<comp id="1841" class="1007" name="grp_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="16" slack="0"/>
<pin id="1843" dir="0" index="1" bw="16" slack="0"/>
<pin id="1844" dir="0" index="2" bw="23" slack="0"/>
<pin id="1845" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/48 ret_V_1/50 "/>
</bind>
</comp>

<comp id="1850" class="1007" name="grp_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="10" slack="0"/>
<pin id="1852" dir="0" index="1" bw="10" slack="4"/>
<pin id="1853" dir="0" index="2" bw="10" slack="0"/>
<pin id="1854" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln55_1/67 add_ln57/69 "/>
</bind>
</comp>

<comp id="1858" class="1007" name="grp_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="16" slack="0"/>
<pin id="1860" dir="0" index="1" bw="16" slack="0"/>
<pin id="1861" dir="0" index="2" bw="23" slack="0"/>
<pin id="1862" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/74 ret_V/76 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="reuse_addr_reg_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="32" slack="2"/>
<pin id="1869" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="1874" class="1005" name="reuse_reg_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="16" slack="2"/>
<pin id="1876" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="1881" class="1005" name="fwprop_read_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="1"/>
<pin id="1883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="1885" class="1005" name="FW_read_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="32" slack="1"/>
<pin id="1887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FW_read "/>
</bind>
</comp>

<comp id="1900" class="1005" name="FH_read_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="32" slack="1"/>
<pin id="1902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FH_read "/>
</bind>
</comp>

<comp id="1909" class="1005" name="W_read_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="32" slack="1"/>
<pin id="1911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_read "/>
</bind>
</comp>

<comp id="1914" class="1005" name="b_read_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="16" slack="7"/>
<pin id="1916" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="1920" class="1005" name="dwt_read_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="32" slack="4"/>
<pin id="1922" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="dwt_read "/>
</bind>
</comp>

<comp id="1926" class="1005" name="wt_read_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="32" slack="3"/>
<pin id="1928" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="1934" class="1005" name="empty_35_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="10" slack="8"/>
<pin id="1936" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1943" class="1005" name="outH_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="32" slack="1"/>
<pin id="1945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outH "/>
</bind>
</comp>

<comp id="1950" class="1005" name="outW_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="10" slack="4"/>
<pin id="1952" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="outW "/>
</bind>
</comp>

<comp id="1957" class="1005" name="icmp_ln42_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="1" slack="23"/>
<pin id="1959" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="1961" class="1005" name="cmp22348_reg_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="1" slack="3"/>
<pin id="1963" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp22348 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="empty_36_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="31" slack="1"/>
<pin id="1967" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1972" class="1005" name="add_ln42_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="32" slack="0"/>
<pin id="1974" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="empty_37_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="3" slack="2"/>
<pin id="1982" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="empty_38_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="31" slack="1"/>
<pin id="1988" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1994" class="1005" name="empty_39_reg_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="31" slack="1"/>
<pin id="1996" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1999" class="1005" name="add_ln44_reg_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="5" slack="8"/>
<pin id="2001" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="2004" class="1005" name="gmem_addr_reg_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="16" slack="1"/>
<pin id="2006" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="2010" class="1005" name="add_ln43_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="31" slack="0"/>
<pin id="2012" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="icmp_ln43_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="1" slack="1"/>
<pin id="2017" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="2019" class="1005" name="add_ln44_1_reg_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="5" slack="2"/>
<pin id="2021" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln44_1 "/>
</bind>
</comp>

<comp id="2024" class="1005" name="gmem_addr_read_reg_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="16" slack="1"/>
<pin id="2026" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="2029" class="1005" name="add_ln70_reg_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="32" slack="0"/>
<pin id="2031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="2037" class="1005" name="empty_48_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="3" slack="2"/>
<pin id="2039" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

<comp id="2043" class="1005" name="empty_49_reg_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="31" slack="1"/>
<pin id="2045" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="2048" class="1005" name="zext_ln76_reg_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="64" slack="1"/>
<pin id="2050" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76 "/>
</bind>
</comp>

<comp id="2053" class="1005" name="zext_ln76_1_reg_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="64" slack="1"/>
<pin id="2055" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_1 "/>
</bind>
</comp>

<comp id="2058" class="1005" name="empty_50_reg_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="31" slack="1"/>
<pin id="2060" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="2063" class="1005" name="add_ln72_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="5" slack="8"/>
<pin id="2065" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="gmem_addr_1_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="16" slack="1"/>
<pin id="2070" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="add_ln71_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="31" slack="0"/>
<pin id="2076" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="2079" class="1005" name="icmp_ln71_reg_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="1" slack="1"/>
<pin id="2081" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="2083" class="1005" name="add_ln72_1_reg_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="5" slack="2"/>
<pin id="2085" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln72_1 "/>
</bind>
</comp>

<comp id="2088" class="1005" name="gmem_addr_1_read_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="16" slack="1"/>
<pin id="2090" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="2093" class="1005" name="mul_ln76_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="64" slack="1"/>
<pin id="2095" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76 "/>
</bind>
</comp>

<comp id="2100" class="1005" name="zext_ln76_2_reg_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="96" slack="1"/>
<pin id="2102" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_2 "/>
</bind>
</comp>

<comp id="2105" class="1005" name="zext_ln76_3_reg_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="96" slack="1"/>
<pin id="2107" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_3 "/>
</bind>
</comp>

<comp id="2110" class="1005" name="gmem_addr_3_reg_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="16" slack="1"/>
<pin id="2112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="2116" class="1005" name="mul_ln76_1_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="96" slack="1"/>
<pin id="2118" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76_1 "/>
</bind>
</comp>

<comp id="2122" class="1005" name="zext_ln76_4_reg_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="128" slack="1"/>
<pin id="2124" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_4 "/>
</bind>
</comp>

<comp id="2127" class="1005" name="zext_ln76_5_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="128" slack="1"/>
<pin id="2129" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_5 "/>
</bind>
</comp>

<comp id="2132" class="1005" name="mul_ln76_2_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="128" slack="1"/>
<pin id="2134" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76_2 "/>
</bind>
</comp>

<comp id="2137" class="1005" name="gmem_addr_3_read_reg_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="16" slack="10"/>
<pin id="2139" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="2143" class="1005" name="icmp_ln79_reg_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="1" slack="1"/>
<pin id="2145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="2149" class="1005" name="icmp_ln78_reg_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="1" slack="1"/>
<pin id="2151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="2154" class="1005" name="empty_54_reg_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="10" slack="2"/>
<pin id="2156" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="2160" class="1005" name="empty_58_reg_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="30" slack="1"/>
<pin id="2162" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty_58 "/>
</bind>
</comp>

<comp id="2165" class="1005" name="gmem_addr_4_reg_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="16" slack="1"/>
<pin id="2167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="icmp_ln76_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="1" slack="1"/>
<pin id="2173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="2175" class="1005" name="add_ln76_1_reg_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="31" slack="1"/>
<pin id="2177" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_1 "/>
</bind>
</comp>

<comp id="2180" class="1005" name="icmp_ln77_reg_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="1" slack="1"/>
<pin id="2182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="2193" class="1005" name="trunc_ln76_1_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="10" slack="1"/>
<pin id="2195" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_1 "/>
</bind>
</comp>

<comp id="2198" class="1005" name="select_ln76_1_reg_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="10" slack="1"/>
<pin id="2200" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="p_mid185_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="10" slack="2"/>
<pin id="2206" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_mid185 "/>
</bind>
</comp>

<comp id="2210" class="1005" name="select_ln76_8_reg_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="1" slack="1"/>
<pin id="2212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_8 "/>
</bind>
</comp>

<comp id="2220" class="1005" name="or_ln77_reg_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="1" slack="1"/>
<pin id="2222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln77 "/>
</bind>
</comp>

<comp id="2226" class="1005" name="select_ln77_reg_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="32" slack="1"/>
<pin id="2228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="2232" class="1005" name="select_ln77_6_reg_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="1" slack="1"/>
<pin id="2234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_6 "/>
</bind>
</comp>

<comp id="2241" class="1005" name="add_ln76_2_reg_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="128" slack="1"/>
<pin id="2243" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_2 "/>
</bind>
</comp>

<comp id="2246" class="1005" name="p_mid1103_reg_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="10" slack="2"/>
<pin id="2248" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_mid1103 "/>
</bind>
</comp>

<comp id="2251" class="1005" name="select_ln76_9_reg_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="31" slack="1"/>
<pin id="2253" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_9 "/>
</bind>
</comp>

<comp id="2256" class="1005" name="select_ln78_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="32" slack="3"/>
<pin id="2258" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln78 "/>
</bind>
</comp>

<comp id="2262" class="1005" name="gmem_addr_5_reg_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="16" slack="1"/>
<pin id="2264" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="2268" class="1005" name="select_ln78_4_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="32" slack="1"/>
<pin id="2270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln78_4 "/>
</bind>
</comp>

<comp id="2273" class="1005" name="add_ln727_1_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="5" slack="7"/>
<pin id="2275" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="add_ln727_1 "/>
</bind>
</comp>

<comp id="2278" class="1005" name="add_ln79_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="32" slack="1"/>
<pin id="2280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="2283" class="1005" name="select_ln78_5_reg_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="64" slack="1"/>
<pin id="2285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln78_5 "/>
</bind>
</comp>

<comp id="2288" class="1005" name="select_ln77_8_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="96" slack="1"/>
<pin id="2290" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_8 "/>
</bind>
</comp>

<comp id="2293" class="1005" name="trunc_ln77_reg_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="10" slack="1"/>
<pin id="2295" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="2298" class="1005" name="select_ln76_reg_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="32" slack="1"/>
<pin id="2300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="2303" class="1005" name="add_ln77_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="32" slack="1"/>
<pin id="2305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="2308" class="1005" name="trunc_ln77_1_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="10" slack="1"/>
<pin id="2310" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_1 "/>
</bind>
</comp>

<comp id="2313" class="1005" name="select_ln77_1_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="10" slack="1"/>
<pin id="2315" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_1 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="select_ln77_2_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="10" slack="3"/>
<pin id="2320" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="select_ln77_2 "/>
</bind>
</comp>

<comp id="2323" class="1005" name="select_ln77_5_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="10" slack="1"/>
<pin id="2325" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_5 "/>
</bind>
</comp>

<comp id="2328" class="1005" name="select_ln77_7_reg_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="32" slack="1"/>
<pin id="2330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_7 "/>
</bind>
</comp>

<comp id="2333" class="1005" name="add_ln1118_reg_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="10" slack="1"/>
<pin id="2335" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1118 "/>
</bind>
</comp>

<comp id="2338" class="1005" name="dy_addr_reg_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="10" slack="1"/>
<pin id="2340" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="2343" class="1005" name="x_addr_1_reg_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="10" slack="1"/>
<pin id="2345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="dx_addr_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="10" slack="2"/>
<pin id="2350" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="dx_addr "/>
</bind>
</comp>

<comp id="2353" class="1005" name="addr_cmp_reg_2353">
<pin_list>
<pin id="2354" dir="0" index="0" bw="1" slack="2"/>
<pin id="2355" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="2358" class="1005" name="dy_load_reg_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="16" slack="1"/>
<pin id="2360" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dy_load "/>
</bind>
</comp>

<comp id="2364" class="1005" name="x_load_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="16" slack="1"/>
<pin id="2366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="2369" class="1005" name="sext_ln77_reg_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="23" slack="1"/>
<pin id="2371" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77 "/>
</bind>
</comp>

<comp id="2374" class="1005" name="sext_ln1192_reg_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="23" slack="1"/>
<pin id="2376" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="2379" class="1005" name="p_Val2_s_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="16" slack="1"/>
<pin id="2381" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="2384" class="1005" name="dwbuf_V_addr_2_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="5" slack="1"/>
<pin id="2386" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="2390" class="1005" name="dx_load_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="16" slack="2"/>
<pin id="2392" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="dx_load "/>
</bind>
</comp>

<comp id="2395" class="1005" name="select_ln77_4_reg_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="16" slack="1"/>
<pin id="2397" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_4 "/>
</bind>
</comp>

<comp id="2400" class="1005" name="gmem_addr_5_read_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="16" slack="1"/>
<pin id="2402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="2405" class="1005" name="lhs_3_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="23" slack="1"/>
<pin id="2407" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="lhs_3 "/>
</bind>
</comp>

<comp id="2410" class="1005" name="add_ln90_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="31" slack="0"/>
<pin id="2412" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="empty_63_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="3" slack="2"/>
<pin id="2420" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="2424" class="1005" name="empty_64_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="31" slack="1"/>
<pin id="2426" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="2429" class="1005" name="add_ln92_reg_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="5" slack="2"/>
<pin id="2431" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="2434" class="1005" name="gmem_addr_2_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="16" slack="1"/>
<pin id="2436" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="2440" class="1005" name="add_ln91_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="31" slack="0"/>
<pin id="2442" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="icmp_ln91_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="1" slack="1"/>
<pin id="2447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="dwbuf_V_addr_1_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="5" slack="1"/>
<pin id="2451" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2454" class="1005" name="dwbuf_V_load_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="16" slack="1"/>
<pin id="2456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_load "/>
</bind>
</comp>

<comp id="2459" class="1005" name="zext_ln55_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="63" slack="1"/>
<pin id="2461" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="2464" class="1005" name="zext_ln55_1_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="63" slack="1"/>
<pin id="2466" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_1 "/>
</bind>
</comp>

<comp id="2469" class="1005" name="mul_ln55_reg_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="63" slack="1"/>
<pin id="2471" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln55 "/>
</bind>
</comp>

<comp id="2474" class="1005" name="add_ln55_2_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="63" slack="0"/>
<pin id="2476" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55_2 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="icmp_ln56_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="1" slack="2"/>
<pin id="2484" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="select_ln55_1_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="31" slack="0"/>
<pin id="2489" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln55_1 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="trunc_ln55_1_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="10" slack="1"/>
<pin id="2494" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_1 "/>
</bind>
</comp>

<comp id="2498" class="1005" name="select_ln55_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="32" slack="2"/>
<pin id="2500" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="2503" class="1005" name="trunc_ln56_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="10" slack="1"/>
<pin id="2505" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="2509" class="1005" name="y_addr_reg_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="10" slack="7"/>
<pin id="2511" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="2514" class="1005" name="add_ln58_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="32" slack="0"/>
<pin id="2516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="2522" class="1005" name="empty_45_reg_2522">
<pin_list>
<pin id="2523" dir="0" index="0" bw="10" slack="1"/>
<pin id="2524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="2527" class="1005" name="trunc_ln1118_reg_2527">
<pin_list>
<pin id="2528" dir="0" index="0" bw="3" slack="1"/>
<pin id="2529" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="2533" class="1005" name="add_ln56_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="32" slack="1"/>
<pin id="2535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="add_ln1118_1_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="5" slack="1"/>
<pin id="2540" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1118_1 "/>
</bind>
</comp>

<comp id="2543" class="1005" name="add_ln60_reg_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="10" slack="1"/>
<pin id="2545" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="add_ln59_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="31" slack="0"/>
<pin id="2550" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="2553" class="1005" name="icmp_ln59_reg_2553">
<pin_list>
<pin id="2554" dir="0" index="0" bw="1" slack="1"/>
<pin id="2555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="2557" class="1005" name="wbuf_V_addr_1_reg_2557">
<pin_list>
<pin id="2558" dir="0" index="0" bw="5" slack="1"/>
<pin id="2559" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2562" class="1005" name="x_addr_reg_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="10" slack="1"/>
<pin id="2564" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="2567" class="1005" name="sext_ln1192_1_reg_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="23" slack="1"/>
<pin id="2569" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_1 "/>
</bind>
</comp>

<comp id="2572" class="1005" name="sext_ln1192_2_reg_2572">
<pin_list>
<pin id="2573" dir="0" index="0" bw="23" slack="1"/>
<pin id="2574" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_2 "/>
</bind>
</comp>

<comp id="2577" class="1005" name="lhs_1_reg_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="23" slack="1"/>
<pin id="2579" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="2582" class="1005" name="trunc_ln1_reg_2582">
<pin_list>
<pin id="2583" dir="0" index="0" bw="16" slack="1"/>
<pin id="2584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="207"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="114" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="132" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="114" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="132" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="142" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="144" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="142" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="142" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="144" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="144" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="182" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="186" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="188" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="340"><net_src comp="190" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="44" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="12" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="2" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="4" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="2" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="448"><net_src comp="434" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="116" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="44" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="116" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="146" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="497" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="508"><net_src comp="116" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="509" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="520"><net_src comp="148" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="521" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="532"><net_src comp="130" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="533" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="544"><net_src comp="44" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="44" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="556" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="567"><net_src comp="44" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="116" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="586"><net_src comp="579" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="590"><net_src comp="116" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="192" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="116" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="624" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="641"><net_src comp="635" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="645"><net_src comp="44" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="116" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="653" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="674"><net_src comp="632" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="675"><net_src comp="668" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="686"><net_src comp="664" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="632" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="688"><net_src comp="680" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="693"><net_src comp="28" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="226" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="238" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="244" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="28" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="232" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="707" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="703" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="96" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="232" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="44" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="226" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="44" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="226" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="453" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="28" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="453" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="453" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="453" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="44" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="788"><net_src comp="102" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="104" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="794"><net_src comp="783" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="780" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="801"><net_src comp="106" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="108" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="796" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="814"><net_src comp="110" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="803" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="28" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="112" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="821"><net_src comp="808" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="0" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="464" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="118" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="464" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="464" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="852" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="860"><net_src comp="475" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="28" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="475" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="475" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="475" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="871" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="890"><net_src comp="880" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="136" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="901"><net_src comp="60" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="910"><net_src comp="102" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="104" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="916"><net_src comp="905" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="902" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="106" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="108" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="929"><net_src comp="918" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="936"><net_src comp="110" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="925" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="938"><net_src comp="28" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="939"><net_src comp="112" pin="0"/><net_sink comp="930" pin=3"/></net>

<net id="943"><net_src comp="930" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="0" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="940" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="486" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="118" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="486" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="956" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="486" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="965" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="977"><net_src comp="974" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="981"><net_src comp="699" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="989"><net_src comp="978" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="997"><net_src comp="110" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="28" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="999"><net_src comp="112" pin="0"/><net_sink comp="991" pin=3"/></net>

<net id="1003"><net_src comp="991" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="0" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1010"><net_src comp="1004" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="1021"><net_src comp="1011" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1014" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="44" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="130" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1036"><net_src comp="509" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="545" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="545" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="545" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="28" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1067"><net_src comp="110" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="1056" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1069"><net_src comp="28" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1070"><net_src comp="112" pin="0"/><net_sink comp="1061" pin=3"/></net>

<net id="1074"><net_src comp="1061" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="0" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="497" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1090"><net_src comp="509" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="118" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="521" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1086" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="1092" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="1033" pin="1"/><net_sink comp="1101" pin=2"/></net>

<net id="1113"><net_src comp="1097" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1118"><net_src comp="556" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1124"><net_src comp="1092" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=2"/></net>

<net id="1130"><net_src comp="533" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1136"><net_src comp="1092" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="1126" pin="2"/><net_sink comp="1131" pin=2"/></net>

<net id="1142"><net_src comp="1131" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1092" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1149"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="44" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1151"><net_src comp="545" pin="4"/><net_sink comp="1144" pin=2"/></net>

<net id="1157"><net_src comp="1131" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1119" pin="3"/><net_sink comp="1152" pin=2"/></net>

<net id="1163"><net_src comp="493" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="150" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1174"><net_src comp="505" pin="1"/><net_sink comp="1169" pin=2"/></net>

<net id="1180"><net_src comp="152" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="28" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1194"><net_src comp="1186" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1200"><net_src comp="1190" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="44" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="552" pin="1"/><net_sink comp="1195" pin=2"/></net>

<net id="1206"><net_src comp="1181" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1181" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1216"><net_src comp="1207" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1217"><net_src comp="1175" pin="3"/><net_sink comp="1211" pin=2"/></net>

<net id="1221"><net_src comp="1211" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1225"><net_src comp="1211" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1231"><net_src comp="102" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="1222" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="104" pin="0"/><net_sink comp="1226" pin=2"/></net>

<net id="1238"><net_src comp="1226" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1218" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1244"><net_src comp="1181" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="28" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1250"><net_src comp="1240" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1257"><net_src comp="110" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="1246" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1259"><net_src comp="28" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1260"><net_src comp="112" pin="0"/><net_sink comp="1251" pin=3"/></net>

<net id="1264"><net_src comp="1251" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1269"><net_src comp="0" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1261" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="1181" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1280"><net_src comp="1195" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="1234" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="1277" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1291"><net_src comp="1195" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="28" pin="0"/><net_sink comp="1287" pin=1"/></net>

<net id="1297"><net_src comp="529" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="126" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1304"><net_src comp="126" pin="0"/><net_sink comp="1299" pin=1"/></net>

<net id="1305"><net_src comp="1293" pin="2"/><net_sink comp="1299" pin=2"/></net>

<net id="1310"><net_src comp="517" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="154" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1317"><net_src comp="154" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1318"><net_src comp="1306" pin="2"/><net_sink comp="1312" pin=2"/></net>

<net id="1322"><net_src comp="568" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1327"><net_src comp="1319" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1333"><net_src comp="44" pin="0"/><net_sink comp="1328" pin=1"/></net>

<net id="1334"><net_src comp="568" pin="4"/><net_sink comp="1328" pin=2"/></net>

<net id="1345"><net_src comp="156" pin="0"/><net_sink comp="1340" pin=1"/></net>

<net id="1346"><net_src comp="1319" pin="1"/><net_sink comp="1340" pin=2"/></net>

<net id="1352"><net_src comp="1323" pin="2"/><net_sink comp="1347" pin=2"/></net>

<net id="1357"><net_src comp="1328" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1358"><net_src comp="28" pin="0"/><net_sink comp="1353" pin=1"/></net>

<net id="1362"><net_src comp="1353" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="1359" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1369"><net_src comp="1340" pin="3"/><net_sink comp="1363" pin=2"/></net>

<net id="1374"><net_src comp="1359" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="1335" pin="3"/><net_sink comp="1370" pin=1"/></net>

<net id="1381"><net_src comp="1370" pin="2"/><net_sink comp="1376" pin=1"/></net>

<net id="1382"><net_src comp="1347" pin="3"/><net_sink comp="1376" pin=2"/></net>

<net id="1393"><net_src comp="1383" pin="3"/><net_sink comp="1388" pin=2"/></net>

<net id="1411"><net_src comp="1399" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1412"><net_src comp="1404" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1416"><net_src comp="1413" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1420"><net_src comp="1417" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1429"><net_src comp="1422" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="1417" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="1417" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1445"><net_src comp="1442" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1456"><net_src comp="1446" pin="3"/><net_sink comp="1451" pin=2"/></net>

<net id="1462"><net_src comp="158" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="359" pin="7"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="160" pin="0"/><net_sink comp="1457" pin=2"/></net>

<net id="1476"><net_src comp="170" pin="0"/><net_sink comp="1470" pin=0"/></net>

<net id="1477"><net_src comp="172" pin="0"/><net_sink comp="1470" pin=2"/></net>

<net id="1478"><net_src comp="174" pin="0"/><net_sink comp="1470" pin=3"/></net>

<net id="1479"><net_src comp="1470" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="1488"><net_src comp="176" pin="0"/><net_sink comp="1483" pin=0"/></net>

<net id="1489"><net_src comp="1465" pin="3"/><net_sink comp="1483" pin=1"/></net>

<net id="1490"><net_src comp="1480" pin="1"/><net_sink comp="1483" pin=2"/></net>

<net id="1496"><net_src comp="1483" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1497"><net_src comp="178" pin="0"/><net_sink comp="1491" pin=1"/></net>

<net id="1498"><net_src comp="136" pin="0"/><net_sink comp="1491" pin=2"/></net>

<net id="1503"><net_src comp="1491" pin="3"/><net_sink comp="1499" pin=1"/></net>

<net id="1512"><net_src comp="1504" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="1517"><net_src comp="1507" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1518"><net_src comp="1499" pin="2"/><net_sink comp="1513" pin=1"/></net>

<net id="1519"><net_src comp="1513" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="1524"><net_src comp="1513" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1529"><net_src comp="579" pin="4"/><net_sink comp="1525" pin=0"/></net>

<net id="1530"><net_src comp="118" pin="0"/><net_sink comp="1525" pin=1"/></net>

<net id="1534"><net_src comp="579" pin="4"/><net_sink comp="1531" pin=0"/></net>

<net id="1539"><net_src comp="1531" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1543"><net_src comp="579" pin="4"/><net_sink comp="1540" pin=0"/></net>

<net id="1548"><net_src comp="579" pin="4"/><net_sink comp="1544" pin=0"/></net>

<net id="1557"><net_src comp="102" pin="0"/><net_sink comp="1552" pin=0"/></net>

<net id="1558"><net_src comp="104" pin="0"/><net_sink comp="1552" pin=2"/></net>

<net id="1563"><net_src comp="1552" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1564"><net_src comp="1549" pin="1"/><net_sink comp="1559" pin=1"/></net>

<net id="1570"><net_src comp="106" pin="0"/><net_sink comp="1565" pin=0"/></net>

<net id="1571"><net_src comp="108" pin="0"/><net_sink comp="1565" pin=2"/></net>

<net id="1576"><net_src comp="1565" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1583"><net_src comp="110" pin="0"/><net_sink comp="1577" pin=0"/></net>

<net id="1584"><net_src comp="1572" pin="2"/><net_sink comp="1577" pin=1"/></net>

<net id="1585"><net_src comp="28" pin="0"/><net_sink comp="1577" pin=2"/></net>

<net id="1586"><net_src comp="112" pin="0"/><net_sink comp="1577" pin=3"/></net>

<net id="1590"><net_src comp="1577" pin="4"/><net_sink comp="1587" pin=0"/></net>

<net id="1595"><net_src comp="0" pin="0"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="1587" pin="1"/><net_sink comp="1591" pin=1"/></net>

<net id="1601"><net_src comp="591" pin="4"/><net_sink comp="1597" pin=0"/></net>

<net id="1602"><net_src comp="118" pin="0"/><net_sink comp="1597" pin=1"/></net>

<net id="1606"><net_src comp="591" pin="4"/><net_sink comp="1603" pin=0"/></net>

<net id="1611"><net_src comp="1603" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1615"><net_src comp="591" pin="4"/><net_sink comp="1612" pin=0"/></net>

<net id="1620"><net_src comp="1612" pin="1"/><net_sink comp="1616" pin=1"/></net>

<net id="1624"><net_src comp="1616" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1632"><net_src comp="1626" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1636"><net_src comp="699" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1641"><net_src comp="1629" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1642"><net_src comp="1633" pin="1"/><net_sink comp="1637" pin=1"/></net>

<net id="1647"><net_src comp="602" pin="4"/><net_sink comp="1643" pin=0"/></net>

<net id="1648"><net_src comp="194" pin="0"/><net_sink comp="1643" pin=1"/></net>

<net id="1653"><net_src comp="602" pin="4"/><net_sink comp="1649" pin=0"/></net>

<net id="1658"><net_src comp="613" pin="4"/><net_sink comp="1654" pin=0"/></net>

<net id="1659"><net_src comp="118" pin="0"/><net_sink comp="1654" pin=1"/></net>

<net id="1664"><net_src comp="624" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1665"><net_src comp="699" pin="1"/><net_sink comp="1660" pin=1"/></net>

<net id="1671"><net_src comp="1660" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1672"><net_src comp="1654" pin="2"/><net_sink comp="1666" pin=1"/></net>

<net id="1673"><net_src comp="613" pin="4"/><net_sink comp="1666" pin=2"/></net>

<net id="1677"><net_src comp="1666" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1683"><net_src comp="44" pin="0"/><net_sink comp="1678" pin=1"/></net>

<net id="1684"><net_src comp="620" pin="1"/><net_sink comp="1678" pin=2"/></net>

<net id="1688"><net_src comp="1678" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1692"><net_src comp="1689" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1697"><net_src comp="646" pin="4"/><net_sink comp="1693" pin=0"/></net>

<net id="1698"><net_src comp="28" pin="0"/><net_sink comp="1693" pin=1"/></net>

<net id="1703"><net_src comp="646" pin="4"/><net_sink comp="1699" pin=0"/></net>

<net id="1707"><net_src comp="646" pin="4"/><net_sink comp="1704" pin=0"/></net>

<net id="1712"><net_src comp="1704" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1717"><net_src comp="1708" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1721"><net_src comp="646" pin="4"/><net_sink comp="1718" pin=0"/></net>

<net id="1726"><net_src comp="28" pin="0"/><net_sink comp="1722" pin=1"/></net>

<net id="1735"><net_src comp="102" pin="0"/><net_sink comp="1730" pin=0"/></net>

<net id="1736"><net_src comp="104" pin="0"/><net_sink comp="1730" pin=2"/></net>

<net id="1741"><net_src comp="1730" pin="3"/><net_sink comp="1737" pin=0"/></net>

<net id="1742"><net_src comp="1727" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="1751"><net_src comp="657" pin="4"/><net_sink comp="1747" pin=0"/></net>

<net id="1752"><net_src comp="118" pin="0"/><net_sink comp="1747" pin=1"/></net>

<net id="1756"><net_src comp="657" pin="4"/><net_sink comp="1753" pin=0"/></net>

<net id="1761"><net_src comp="1753" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="1765"><net_src comp="657" pin="4"/><net_sink comp="1762" pin=0"/></net>

<net id="1769"><net_src comp="657" pin="4"/><net_sink comp="1766" pin=0"/></net>

<net id="1774"><net_src comp="1766" pin="1"/><net_sink comp="1770" pin=1"/></net>

<net id="1778"><net_src comp="1770" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1784"><net_src comp="1762" pin="1"/><net_sink comp="1780" pin=1"/></net>

<net id="1788"><net_src comp="1780" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1793"><net_src comp="385" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1797"><net_src comp="347" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1803"><net_src comp="158" pin="0"/><net_sink comp="1798" pin=0"/></net>

<net id="1804"><net_src comp="668" pin="4"/><net_sink comp="1798" pin=1"/></net>

<net id="1805"><net_src comp="160" pin="0"/><net_sink comp="1798" pin=2"/></net>

<net id="1812"><net_src comp="170" pin="0"/><net_sink comp="1806" pin=0"/></net>

<net id="1813"><net_src comp="172" pin="0"/><net_sink comp="1806" pin=2"/></net>

<net id="1814"><net_src comp="174" pin="0"/><net_sink comp="1806" pin=3"/></net>

<net id="1821"><net_src comp="1042" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1822"><net_src comp="1033" pin="1"/><net_sink comp="1815" pin=1"/></net>

<net id="1823"><net_src comp="1319" pin="1"/><net_sink comp="1815" pin=3"/></net>

<net id="1824"><net_src comp="1815" pin="4"/><net_sink comp="1383" pin=2"/></net>

<net id="1830"><net_src comp="1101" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1831"><net_src comp="1359" pin="1"/><net_sink comp="1825" pin=2"/></net>

<net id="1832"><net_src comp="1825" pin="3"/><net_sink comp="1388" pin=1"/></net>

<net id="1839"><net_src comp="1203" pin="1"/><net_sink comp="1833" pin=0"/></net>

<net id="1840"><net_src comp="1833" pin="4"/><net_sink comp="1399" pin=1"/></net>

<net id="1846"><net_src comp="1439" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="1847"><net_src comp="1436" pin="1"/><net_sink comp="1841" pin=1"/></net>

<net id="1848"><net_src comp="1457" pin="3"/><net_sink comp="1841" pin=2"/></net>

<net id="1849"><net_src comp="1841" pin="3"/><net_sink comp="1470" pin=1"/></net>

<net id="1855"><net_src comp="1674" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1856"><net_src comp="1685" pin="1"/><net_sink comp="1850" pin=2"/></net>

<net id="1857"><net_src comp="1850" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1863"><net_src comp="1794" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1864"><net_src comp="1790" pin="1"/><net_sink comp="1858" pin=1"/></net>

<net id="1865"><net_src comp="1798" pin="3"/><net_sink comp="1858" pin=2"/></net>

<net id="1866"><net_src comp="1858" pin="3"/><net_sink comp="1806" pin=1"/></net>

<net id="1870"><net_src comp="204" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1872"><net_src comp="1867" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1873"><net_src comp="1867" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1877"><net_src comp="208" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1879"><net_src comp="1874" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1880"><net_src comp="1874" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1884"><net_src comp="220" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1888"><net_src comp="226" pin="2"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1890"><net_src comp="1885" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1891"><net_src comp="1885" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1892"><net_src comp="1885" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1893"><net_src comp="1885" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1894"><net_src comp="1885" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1895"><net_src comp="1885" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1896"><net_src comp="1885" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1897"><net_src comp="1885" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1898"><net_src comp="1885" pin="1"/><net_sink comp="1607" pin=1"/></net>

<net id="1899"><net_src comp="1885" pin="1"/><net_sink comp="1757" pin=1"/></net>

<net id="1903"><net_src comp="232" pin="2"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1905"><net_src comp="1900" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1906"><net_src comp="1900" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1907"><net_src comp="1900" pin="1"/><net_sink comp="1535" pin=1"/></net>

<net id="1908"><net_src comp="1900" pin="1"/><net_sink comp="1699" pin=1"/></net>

<net id="1912"><net_src comp="238" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1917"><net_src comp="250" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1919"><net_src comp="1914" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="1923"><net_src comp="256" pin="2"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1925"><net_src comp="1920" pin="1"/><net_sink comp="1572" pin=1"/></net>

<net id="1929"><net_src comp="262" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1931"><net_src comp="1926" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1932"><net_src comp="1926" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1933"><net_src comp="1926" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1937"><net_src comp="707" pin="1"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="1815" pin=1"/></net>

<net id="1939"><net_src comp="1934" pin="1"/><net_sink comp="1825" pin=1"/></net>

<net id="1940"><net_src comp="1934" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1941"><net_src comp="1934" pin="1"/><net_sink comp="1833" pin=1"/></net>

<net id="1942"><net_src comp="1934" pin="1"/><net_sink comp="1713" pin=1"/></net>

<net id="1946"><net_src comp="717" pin="2"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1948"><net_src comp="1943" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1949"><net_src comp="1943" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1953"><net_src comp="729" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1955"><net_src comp="1950" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1956"><net_src comp="1950" pin="1"/><net_sink comp="1850" pin=1"/></net>

<net id="1960"><net_src comp="735" pin="2"/><net_sink comp="1957" pin=0"/></net>

<net id="1964"><net_src comp="741" pin="2"/><net_sink comp="1961" pin=0"/></net>

<net id="1968"><net_src comp="747" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1970"><net_src comp="1965" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1971"><net_src comp="1965" pin="1"/><net_sink comp="1544" pin=1"/></net>

<net id="1975"><net_src comp="751" pin="2"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1983"><net_src comp="762" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1989"><net_src comp="766" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1997"><net_src comp="770" pin="2"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="2002"><net_src comp="790" pin="2"/><net_sink comp="1999" pin=0"/></net>

<net id="2003"><net_src comp="1999" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="2007"><net_src comp="822" pin="2"/><net_sink comp="2004" pin=0"/></net>

<net id="2008"><net_src comp="2004" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="2009"><net_src comp="2004" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="2013"><net_src comp="828" pin="2"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="2018"><net_src comp="838" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2022"><net_src comp="847" pin="2"/><net_sink comp="2019" pin=0"/></net>

<net id="2023"><net_src comp="2019" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="2027"><net_src comp="274" pin="2"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="2032"><net_src comp="856" pin="2"/><net_sink comp="2029" pin=0"/></net>

<net id="2033"><net_src comp="2029" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="2040"><net_src comp="867" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="2042"><net_src comp="2037" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="2046"><net_src comp="871" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="2051"><net_src comp="880" pin="1"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="2056"><net_src comp="883" pin="1"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="2061"><net_src comp="875" pin="2"/><net_sink comp="2058" pin=0"/></net>

<net id="2062"><net_src comp="2058" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="2066"><net_src comp="912" pin="2"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="2071"><net_src comp="944" pin="2"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="2073"><net_src comp="2068" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="2077"><net_src comp="950" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="2082"><net_src comp="960" pin="2"/><net_sink comp="2079" pin=0"/></net>

<net id="2086"><net_src comp="969" pin="2"/><net_sink comp="2083" pin=0"/></net>

<net id="2087"><net_src comp="2083" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="2091"><net_src comp="285" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="2096"><net_src comp="886" pin="2"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="2098"><net_src comp="2093" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="2099"><net_src comp="2093" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="2103"><net_src comp="978" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="2108"><net_src comp="982" pin="1"/><net_sink comp="2105" pin=0"/></net>

<net id="2109"><net_src comp="2105" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="2113"><net_src comp="1004" pin="2"/><net_sink comp="2110" pin=0"/></net>

<net id="2114"><net_src comp="2110" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="2115"><net_src comp="2110" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="2119"><net_src comp="985" pin="2"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="2121"><net_src comp="2116" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="2125"><net_src comp="1011" pin="1"/><net_sink comp="2122" pin=0"/></net>

<net id="2126"><net_src comp="2122" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="2130"><net_src comp="1014" pin="1"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="2135"><net_src comp="1017" pin="2"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="2140"><net_src comp="297" pin="2"/><net_sink comp="2137" pin=0"/></net>

<net id="2141"><net_src comp="2137" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="2142"><net_src comp="2137" pin="1"/><net_sink comp="1451" pin=1"/></net>

<net id="2146"><net_src comp="1023" pin="2"/><net_sink comp="2143" pin=0"/></net>

<net id="2147"><net_src comp="2143" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="2148"><net_src comp="2143" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="2152"><net_src comp="1028" pin="2"/><net_sink comp="2149" pin=0"/></net>

<net id="2153"><net_src comp="2149" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="2157"><net_src comp="1037" pin="2"/><net_sink comp="2154" pin=0"/></net>

<net id="2158"><net_src comp="2154" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="2159"><net_src comp="2154" pin="1"/><net_sink comp="1335" pin=2"/></net>

<net id="2163"><net_src comp="1046" pin="1"/><net_sink comp="2160" pin=0"/></net>

<net id="2164"><net_src comp="2160" pin="1"/><net_sink comp="1175" pin=2"/></net>

<net id="2168"><net_src comp="1075" pin="2"/><net_sink comp="2165" pin=0"/></net>

<net id="2169"><net_src comp="2165" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="2170"><net_src comp="2165" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="2174"><net_src comp="1081" pin="2"/><net_sink comp="2171" pin=0"/></net>

<net id="2178"><net_src comp="1086" pin="2"/><net_sink comp="2175" pin=0"/></net>

<net id="2179"><net_src comp="2175" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="2183"><net_src comp="1092" pin="2"/><net_sink comp="2180" pin=0"/></net>

<net id="2184"><net_src comp="2180" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="2185"><net_src comp="2180" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="2186"><net_src comp="2180" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="2187"><net_src comp="2180" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="2188"><net_src comp="2180" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="2189"><net_src comp="2180" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2190"><net_src comp="2180" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="2191"><net_src comp="2180" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="2192"><net_src comp="2180" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="2196"><net_src comp="1097" pin="1"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="2201"><net_src comp="1101" pin="3"/><net_sink comp="2198" pin=0"/></net>

<net id="2202"><net_src comp="2198" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="2203"><net_src comp="2198" pin="1"/><net_sink comp="1833" pin=1"/></net>

<net id="2207"><net_src comp="1109" pin="2"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="2209"><net_src comp="2204" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="2213"><net_src comp="1131" pin="3"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="2215"><net_src comp="2210" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="2216"><net_src comp="2210" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="2217"><net_src comp="2210" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="2218"><net_src comp="2210" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="2219"><net_src comp="2210" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="2223"><net_src comp="1138" pin="2"/><net_sink comp="2220" pin=0"/></net>

<net id="2224"><net_src comp="2220" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="2225"><net_src comp="2220" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="2229"><net_src comp="1144" pin="3"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="2231"><net_src comp="2226" pin="1"/><net_sink comp="1271" pin=2"/></net>

<net id="2235"><net_src comp="1152" pin="3"/><net_sink comp="2232" pin=0"/></net>

<net id="2236"><net_src comp="2232" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="2237"><net_src comp="2232" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="2238"><net_src comp="2232" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="2239"><net_src comp="2232" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="2240"><net_src comp="2232" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="2244"><net_src comp="1159" pin="2"/><net_sink comp="2241" pin=0"/></net>

<net id="2245"><net_src comp="2241" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="2249"><net_src comp="1165" pin="2"/><net_sink comp="2246" pin=0"/></net>

<net id="2250"><net_src comp="2246" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="2254"><net_src comp="1169" pin="3"/><net_sink comp="2251" pin=0"/></net>

<net id="2255"><net_src comp="2251" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="2259"><net_src comp="1195" pin="3"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="2261"><net_src comp="2256" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="2265"><net_src comp="1265" pin="2"/><net_sink comp="2262" pin=0"/></net>

<net id="2266"><net_src comp="2262" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="2267"><net_src comp="2262" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="2271"><net_src comp="1271" pin="3"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="2276"><net_src comp="1281" pin="2"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="2281"><net_src comp="1287" pin="2"/><net_sink comp="2278" pin=0"/></net>

<net id="2282"><net_src comp="2278" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="2286"><net_src comp="1299" pin="3"/><net_sink comp="2283" pin=0"/></net>

<net id="2287"><net_src comp="2283" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="2291"><net_src comp="1312" pin="3"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="2296"><net_src comp="1319" pin="1"/><net_sink comp="2293" pin=0"/></net>

<net id="2297"><net_src comp="2293" pin="1"/><net_sink comp="1815" pin=1"/></net>

<net id="2301"><net_src comp="1328" pin="3"/><net_sink comp="2298" pin=0"/></net>

<net id="2302"><net_src comp="2298" pin="1"/><net_sink comp="1394" pin=2"/></net>

<net id="2306"><net_src comp="1353" pin="2"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="2311"><net_src comp="1359" pin="1"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="1825" pin=1"/></net>

<net id="2316"><net_src comp="1363" pin="3"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="1833" pin=1"/></net>

<net id="2321"><net_src comp="1376" pin="3"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="2326"><net_src comp="1388" pin="3"/><net_sink comp="2323" pin=0"/></net>

<net id="2327"><net_src comp="2323" pin="1"/><net_sink comp="1399" pin=2"/></net>

<net id="2331"><net_src comp="1394" pin="3"/><net_sink comp="2328" pin=0"/></net>

<net id="2332"><net_src comp="2328" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="2336"><net_src comp="1407" pin="2"/><net_sink comp="2333" pin=0"/></net>

<net id="2337"><net_src comp="2333" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="2341"><net_src comp="365" pin="3"/><net_sink comp="2338" pin=0"/></net>

<net id="2342"><net_src comp="2338" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="2346"><net_src comp="378" pin="3"/><net_sink comp="2343" pin=0"/></net>

<net id="2347"><net_src comp="2343" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="2351"><net_src comp="391" pin="3"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="2356"><net_src comp="1425" pin="2"/><net_sink comp="2353" pin=0"/></net>

<net id="2357"><net_src comp="2353" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="2361"><net_src comp="372" pin="3"/><net_sink comp="2358" pin=0"/></net>

<net id="2362"><net_src comp="2358" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="2363"><net_src comp="2358" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="2367"><net_src comp="385" pin="3"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="2372"><net_src comp="1436" pin="1"/><net_sink comp="2369" pin=0"/></net>

<net id="2373"><net_src comp="2369" pin="1"/><net_sink comp="1841" pin=1"/></net>

<net id="2377"><net_src comp="1439" pin="1"/><net_sink comp="2374" pin=0"/></net>

<net id="2378"><net_src comp="2374" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="2382"><net_src comp="316" pin="2"/><net_sink comp="2379" pin=0"/></net>

<net id="2383"><net_src comp="2379" pin="1"/><net_sink comp="1446" pin=2"/></net>

<net id="2387"><net_src comp="403" pin="3"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="2389"><net_src comp="2384" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="2393"><net_src comp="398" pin="3"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="1507" pin=2"/></net>

<net id="2398"><net_src comp="1451" pin="3"/><net_sink comp="2395" pin=0"/></net>

<net id="2399"><net_src comp="2395" pin="1"/><net_sink comp="1465" pin=2"/></net>

<net id="2403"><net_src comp="321" pin="2"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="2408"><net_src comp="1457" pin="3"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="2413"><net_src comp="1525" pin="2"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="2421"><net_src comp="1540" pin="1"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="2423"><net_src comp="2418" pin="1"/><net_sink comp="1552" pin=1"/></net>

<net id="2427"><net_src comp="1544" pin="2"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="2432"><net_src comp="1559" pin="2"/><net_sink comp="2429" pin=0"/></net>

<net id="2433"><net_src comp="2429" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="2437"><net_src comp="1591" pin="2"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="2439"><net_src comp="2434" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="2443"><net_src comp="1597" pin="2"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="2448"><net_src comp="1607" pin="2"/><net_sink comp="2445" pin=0"/></net>

<net id="2452"><net_src comp="414" pin="3"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="2457"><net_src comp="359" pin="7"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="2462"><net_src comp="1629" pin="1"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="2467"><net_src comp="1633" pin="1"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="1637" pin=1"/></net>

<net id="2472"><net_src comp="1637" pin="2"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="1649" pin=1"/></net>

<net id="2477"><net_src comp="1643" pin="2"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="2485"><net_src comp="1660" pin="2"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="2490"><net_src comp="1666" pin="3"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="2495"><net_src comp="1674" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="2497"><net_src comp="2492" pin="1"/><net_sink comp="1708" pin=1"/></net>

<net id="2501"><net_src comp="1678" pin="3"/><net_sink comp="2498" pin=0"/></net>

<net id="2502"><net_src comp="2498" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="2506"><net_src comp="1685" pin="1"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="2508"><net_src comp="2503" pin="1"/><net_sink comp="1743" pin=1"/></net>

<net id="2512"><net_src comp="421" pin="3"/><net_sink comp="2509" pin=0"/></net>

<net id="2513"><net_src comp="2509" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="2517"><net_src comp="1693" pin="2"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="2525"><net_src comp="1713" pin="2"/><net_sink comp="2522" pin=0"/></net>

<net id="2526"><net_src comp="2522" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="2530"><net_src comp="1718" pin="1"/><net_sink comp="2527" pin=0"/></net>

<net id="2531"><net_src comp="2527" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="2532"><net_src comp="2527" pin="1"/><net_sink comp="1730" pin=1"/></net>

<net id="2536"><net_src comp="1722" pin="2"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="2541"><net_src comp="1737" pin="2"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="2546"><net_src comp="1743" pin="2"/><net_sink comp="2543" pin=0"/></net>

<net id="2547"><net_src comp="2543" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="2551"><net_src comp="1747" pin="2"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="2556"><net_src comp="1757" pin="2"/><net_sink comp="2553" pin=0"/></net>

<net id="2560"><net_src comp="434" pin="3"/><net_sink comp="2557" pin=0"/></net>

<net id="2561"><net_src comp="2557" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="2565"><net_src comp="440" pin="3"/><net_sink comp="2562" pin=0"/></net>

<net id="2566"><net_src comp="2562" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="2570"><net_src comp="1790" pin="1"/><net_sink comp="2567" pin=0"/></net>

<net id="2571"><net_src comp="2567" pin="1"/><net_sink comp="1858" pin=1"/></net>

<net id="2575"><net_src comp="1794" pin="1"/><net_sink comp="2572" pin=0"/></net>

<net id="2576"><net_src comp="2572" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="2580"><net_src comp="1798" pin="3"/><net_sink comp="2577" pin=0"/></net>

<net id="2581"><net_src comp="2577" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="2585"><net_src comp="1806" pin="4"/><net_sink comp="2582" pin=0"/></net>

<net id="2586"><net_src comp="2582" pin="1"/><net_sink comp="668" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {56 59 60 61 62 63 64 }
	Port: dx | {51 }
	Port: y | {70 78 }
 - Input state : 
	Port: conv_combined : gmem | {5 6 7 8 9 10 11 13 19 20 21 22 23 24 25 27 33 34 35 36 37 38 39 40 42 43 44 45 46 47 48 49 50 }
	Port: conv_combined : x | {46 47 73 74 }
	Port: conv_combined : dx | {48 49 }
	Port: conv_combined : wt | {1 }
	Port: conv_combined : dwt | {1 }
	Port: conv_combined : dy | {46 47 }
	Port: conv_combined : b | {1 }
	Port: conv_combined : H | {1 }
	Port: conv_combined : W | {1 }
	Port: conv_combined : FH | {1 }
	Port: conv_combined : FW | {1 }
	Port: conv_combined : fwprop | {1 }
  - Chain level:
	State 1
		outH : 1
		sub_ln39 : 1
		outW : 2
	State 2
		add_ln42 : 1
		icmp_ln42_1 : 1
		br_ln42 : 2
		empty_37 : 1
		empty_38 : 1
		empty_39 : 2
		br_ln55 : 1
		sub_ln55 : 1
	State 3
	State 4
		add_ln44 : 1
		empty_40 : 1
		trunc_ln : 2
		sext_ln43 : 3
		gmem_addr : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln43 : 1
		l_cast : 1
		icmp_ln43 : 2
		br_ln43 : 3
		trunc_ln44 : 1
		add_ln44_1 : 2
	State 13
	State 14
		wbuf_V_addr : 1
		store_ln44 : 2
	State 15
	State 16
		add_ln70 : 1
		icmp_ln70 : 1
		br_ln70 : 2
		empty_48 : 1
		empty_49 : 1
		empty_50 : 2
		mul_ln76 : 1
	State 17
	State 18
		add_ln72 : 1
		empty_51 : 1
		trunc_ln5 : 2
		sext_ln71 : 3
		gmem_addr_1 : 4
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		add_ln71 : 1
		l_1_cast : 1
		icmp_ln71 : 2
		br_ln71 : 3
		trunc_ln72 : 1
		add_ln72_1 : 2
	State 27
	State 28
		dwbuf_V_addr : 1
		store_ln72 : 2
	State 29
	State 30
		sub_ln76 : 1
	State 31
		mul_ln76_1 : 1
	State 32
	State 33
		tmp_3_cast : 1
		gmem_addr_3 : 2
		gmem_load_req : 3
	State 34
	State 35
	State 36
		mul_ln76_2 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
		trunc_ln76 : 1
		empty_54 : 2
		trunc_ln78 : 1
		empty_56 : 2
		empty_57 : 3
		empty_58 : 1
		empty_59 : 1
		empty_60 : 1
		p_cast : 2
		p_cast_cast : 3
		gmem_addr_4 : 4
		icmp_ln76 : 1
		br_ln76 : 2
		add_ln76_1 : 1
		icmp_ln77 : 1
		trunc_ln76_1 : 2
		select_ln76_1 : 3
		p_mid185 : 3
		icmp_ln79_1 : 1
		select_ln76_7 : 2
		icmp_ln78_1 : 1
		select_ln76_8 : 2
		or_ln77 : 3
		select_ln77 : 3
		p_mid143 : 4
		select_ln77_6 : 3
	State 42
		trunc_ln78_1 : 1
		p_mid113 : 2
		p_mid115 : 3
		trunc_ln78_2 : 1
		select_ln78_1 : 2
		trunc_ln727 : 3
		trunc_ln727_1 : 3
		p_shl_cast : 4
		add_ln727 : 5
		empty_61 : 1
		p_mid119 : 1
		p_cast_mid1 : 2
		p_cast_cast_mid1 : 3
		gmem_addr_5 : 4
		select_ln78_4 : 1
		trunc_ln727_2 : 1
		add_ln727_1 : 6
		add_ln79 : 1
		select_ln78_5 : 1
		select_ln77_8 : 1
	State 43
		trunc_ln77 : 1
		empty_55 : 2
		add_ln80 : 2
		select_ln76 : 1
		select_ln76_3 : 2
		select_ln76_4 : 3
		add_ln77 : 2
		trunc_ln77_1 : 3
		select_ln77_1 : 4
		p_mid137 : 4
		select_ln77_2 : 5
		add_ln80_1 : 4
	State 44
		select_ln76_6 : 1
		select_ln77_5 : 2
		add_ln80_2 : 1
	State 45
		select_ln78_3 : 1
		add_ln1118 : 2
	State 46
		dy_addr : 1
		dy_load : 2
		x_addr_1 : 1
		x_load : 2
		dx_addr : 1
		addr_cmp : 1
		store_ln1118 : 1
	State 47
	State 48
		mul_ln1192_1 : 1
	State 49
		dwbuf_V_addr_2 : 1
		lhs_2 : 2
	State 50
		select_ln77_4 : 1
		lhs_3 : 1
		ret_V_1 : 2
	State 51
		trunc_ln708_1 : 1
		store_ln708 : 2
		p_Result_s : 1
		select_ln703 : 2
		and_ln703 : 3
		reuse_select : 1
		add_ln703 : 3
		store_ln703 : 4
		store_ln703 : 4
	State 52
	State 53
		add_ln90 : 1
		zext_ln90 : 1
		icmp_ln90 : 2
		br_ln90 : 3
		empty_63 : 1
		empty_64 : 1
	State 54
	State 55
		add_ln92 : 1
		empty_65 : 1
		trunc_ln2 : 2
		sext_ln91 : 3
		gmem_addr_2 : 4
	State 56
	State 57
		add_ln91 : 1
		l_2_cast : 1
		icmp_ln91 : 2
		br_ln91 : 3
		trunc_ln92 : 1
		add_ln92_1 : 2
		zext_ln92_1 : 3
		dwbuf_V_addr_1 : 4
		dwbuf_V_load : 5
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		zext_ln55 : 1
		mul_ln55 : 2
	State 66
	State 67
		add_ln55_2 : 1
		icmp_ln55_1 : 1
		br_ln55 : 2
		add_ln55_1 : 1
		icmp_ln56 : 1
		select_ln55_1 : 2
		trunc_ln55_1 : 3
		mul_ln55_1 : 4
	State 68
	State 69
		trunc_ln56 : 1
		add_ln57 : 2
	State 70
		zext_ln57 : 1
		y_addr : 2
		store_ln57 : 3
	State 71
		add_ln58 : 1
		icmp_ln58 : 1
		br_ln58 : 2
		trunc_ln58 : 1
		empty_44 : 2
		empty_45 : 3
		trunc_ln1118 : 1
	State 72
		add_ln1118_1 : 1
	State 73
		add_ln59 : 1
		fw_cast : 1
		icmp_ln59 : 2
		br_ln59 : 3
		trunc_ln60 : 1
		trunc_ln1118_1 : 1
		add_ln1118_2 : 2
		zext_ln1118_2 : 3
		wbuf_V_addr_1 : 4
		add_ln1116 : 2
		zext_ln1116 : 3
		x_addr : 4
		r_V : 5
		wbuf_V_load : 5
	State 74
		sext_ln1192_1 : 1
		sext_ln1192_2 : 1
		mul_ln1192 : 2
	State 75
	State 76
		lhs_1 : 1
		ret_V : 2
	State 77
		trunc_ln1 : 1
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_770          |    0    |   141   |    48   |
|          |          grp_fu_875          |    0    |   141   |    48   |
|          |          grp_fu_886          |    0    |   165   |    50   |
|          |          grp_fu_985          |    2    |   441   |   256   |
|          |          grp_fu_1017         |    3    |   441   |   256   |
|    mul   |       empty_54_fu_1037       |    0    |    0    |    63   |
|          |       p_mid185_fu_1109       |    0    |    0    |    63   |
|          |       p_mid1103_fu_1165      |    0    |    0    |    63   |
|          |          grp_fu_1544         |    0    |   141   |    48   |
|          |          grp_fu_1637         |    0    |   165   |    50   |
|          |       empty_45_fu_1713       |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_689          |    0    |    0    |    32   |
|          |        add_ln38_fu_711       |    0    |    0    |    32   |
|          |          outW_fu_729         |    0    |    0    |    32   |
|          |        add_ln42_fu_751       |    0    |    0    |    39   |
|          |        add_ln44_fu_790       |    0    |    0    |    13   |
|          |        empty_40_fu_803       |    0    |    0    |    39   |
|          |        add_ln43_fu_828       |    0    |    0    |    38   |
|          |       add_ln44_1_fu_847      |    0    |    0    |    13   |
|          |        add_ln70_fu_856       |    0    |    0    |    39   |
|          |        add_ln72_fu_912       |    0    |    0    |    13   |
|          |        empty_51_fu_925       |    0    |    0    |    39   |
|          |        add_ln71_fu_950       |    0    |    0    |    38   |
|          |       add_ln72_1_fu_969      |    0    |    0    |    13   |
|          |       empty_60_fu_1056       |    0    |    0    |    39   |
|          |      add_ln76_1_fu_1086      |    0    |    0    |    38   |
|          |      add_ln76_2_fu_1159      |    0    |    0    |   135   |
|          |       add_ln78_fu_1181       |    0    |    0    |    39   |
|          |       add_ln727_fu_1234      |    0    |    0    |    32   |
|          |       p_mid119_fu_1246       |    0    |    0    |    39   |
|          |      add_ln727_1_fu_1281     |    0    |    0    |    32   |
|          |       add_ln79_fu_1287       |    0    |    0    |    39   |
|    add   |      add_ln78_1_fu_1293      |    0    |    0    |    71   |
|          |      add_ln77_1_fu_1306      |    0    |    0    |   103   |
|          |       empty_55_fu_1323       |    0    |    0    |    13   |
|          |       add_ln77_fu_1353       |    0    |    0    |    39   |
|          |       p_mid137_fu_1370       |    0    |    0    |    13   |
|          |      add_ln1118_fu_1407      |    0    |    0    |    13   |
|          |       add_ln703_fu_1513      |    0    |    0    |    23   |
|          |       add_ln90_fu_1525       |    0    |    0    |    38   |
|          |       add_ln92_fu_1559       |    0    |    0    |    13   |
|          |       empty_65_fu_1572       |    0    |    0    |    39   |
|          |       add_ln91_fu_1597       |    0    |    0    |    38   |
|          |      add_ln92_1_fu_1616      |    0    |    0    |    13   |
|          |      add_ln55_2_fu_1643      |    0    |    0    |    70   |
|          |      add_ln55_1_fu_1654      |    0    |    0    |    38   |
|          |       add_ln58_fu_1693       |    0    |    0    |    39   |
|          |       empty_44_fu_1708       |    0    |    0    |    13   |
|          |       add_ln56_fu_1722       |    0    |    0    |    39   |
|          |     add_ln1118_1_fu_1737     |    0    |    0    |    13   |
|          |       add_ln60_fu_1743       |    0    |    0    |    13   |
|          |       add_ln59_fu_1747       |    0    |    0    |    38   |
|          |     add_ln1118_2_fu_1770     |    0    |    0    |    13   |
|          |      add_ln1116_fu_1780      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln76_1_fu_1101    |    0    |    0    |    10   |
|          |     select_ln76_7_fu_1119    |    0    |    0    |    2    |
|          |     select_ln76_8_fu_1131    |    0    |    0    |    2    |
|          |      select_ln77_fu_1144     |    0    |    0    |    32   |
|          |     select_ln77_6_fu_1152    |    0    |    0    |    2    |
|          |     select_ln76_9_fu_1169    |    0    |    0    |    31   |
|          |     select_ln77_3_fu_1175    |    0    |    0    |    30   |
|          |      select_ln78_fu_1195     |    0    |    0    |    32   |
|          |     select_ln78_1_fu_1211    |    0    |    0    |    30   |
|          |     select_ln78_4_fu_1271    |    0    |    0    |    32   |
|          |     select_ln78_5_fu_1299    |    0    |    0    |    64   |
|          |     select_ln77_8_fu_1312    |    0    |    0    |    96   |
|          |      select_ln76_fu_1328     |    0    |    0    |    32   |
|          |     select_ln76_2_fu_1335    |    0    |    0    |    10   |
|  select  |     select_ln76_3_fu_1340    |    0    |    0    |    10   |
|          |     select_ln76_4_fu_1347    |    0    |    0    |    10   |
|          |     select_ln77_1_fu_1363    |    0    |    0    |    10   |
|          |     select_ln77_2_fu_1376    |    0    |    0    |    10   |
|          |     select_ln76_6_fu_1383    |    0    |    0    |    10   |
|          |     select_ln77_5_fu_1388    |    0    |    0    |    10   |
|          |     select_ln77_7_fu_1394    |    0    |    0    |    32   |
|          |     select_ln78_3_fu_1399    |    0    |    0    |    10   |
|          |     select_ln76_5_fu_1446    |    0    |    0    |    16   |
|          |     select_ln77_4_fu_1451    |    0    |    0    |    16   |
|          |     select_ln78_2_fu_1465    |    0    |    0    |    16   |
|          |     select_ln703_fu_1491     |    0    |    0    |    2    |
|          |     reuse_select_fu_1507     |    0    |    0    |    16   |
|          |     select_ln55_1_fu_1666    |    0    |    0    |    31   |
|          |      select_ln55_fu_1678     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln42_fu_735       |    0    |    0    |    18   |
|          |        cmp22348_fu_741       |    0    |    0    |    18   |
|          |      icmp_ln42_1_fu_757      |    0    |    0    |    18   |
|          |       icmp_ln55_fu_775       |    0    |    0    |    18   |
|          |       icmp_ln43_fu_838       |    0    |    0    |    18   |
|          |       icmp_ln70_fu_862       |    0    |    0    |    18   |
|          |       icmp_ln71_fu_960       |    0    |    0    |    18   |
|          |       icmp_ln79_fu_1023      |    0    |    0    |    18   |
|          |       icmp_ln78_fu_1028      |    0    |    0    |    29   |
|   icmp   |       icmp_ln76_fu_1081      |    0    |    0    |    50   |
|          |       icmp_ln77_fu_1092      |    0    |    0    |    39   |
|          |      icmp_ln79_1_fu_1114     |    0    |    0    |    18   |
|          |      icmp_ln78_1_fu_1126     |    0    |    0    |    29   |
|          |       addr_cmp_fu_1425       |    0    |    0    |    18   |
|          |       icmp_ln90_fu_1535      |    0    |    0    |    18   |
|          |       icmp_ln91_fu_1607      |    0    |    0    |    18   |
|          |      icmp_ln55_1_fu_1649     |    0    |    0    |    28   |
|          |       icmp_ln56_fu_1660      |    0    |    0    |    18   |
|          |       icmp_ln58_fu_1699      |    0    |    0    |    18   |
|          |       icmp_ln59_fu_1757      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_694          |    0    |    0    |    32   |
|    sub   |          outH_fu_717         |    0    |    0    |    32   |
|          |        sub_ln39_fu_723       |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln703_fu_1499      |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln77_fu_1138       |    0    |    0    |    2    |
|    or    |        or_ln78_fu_1186       |    0    |    0    |    2    |
|          |       or_ln78_1_fu_1190      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_1825         |    1    |    0    |    0    |
|  muladd  |          grp_fu_1841         |    1    |    0    |    0    |
|          |          grp_fu_1850         |    1    |    0    |    0    |
|          |          grp_fu_1858         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1815         |    1    |    0    |    0    |
|          |          grp_fu_1833         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_220   |    0    |    0    |    0    |
|          |      FW_read_read_fu_226     |    0    |    0    |    0    |
|          |      FH_read_read_fu_232     |    0    |    0    |    0    |
|          |      W_read_read_fu_238      |    0    |    0    |    0    |
|          |      H_read_read_fu_244      |    0    |    0    |    0    |
|          |      b_read_read_fu_250      |    0    |    0    |    0    |
|   read   |     dwt_read_read_fu_256     |    0    |    0    |    0    |
|          |      wt_read_read_fu_262     |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_274  |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_285 |    0    |    0    |    0    |
|          | gmem_addr_3_read_read_fu_297 |    0    |    0    |    0    |
|          |     p_Val2_s_read_fu_316     |    0    |    0    |    0    |
|          | gmem_addr_5_read_read_fu_321 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_268      |    0    |    0    |    0    |
|          |      grp_readreq_fu_279      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_290      |    0    |    0    |    0    |
|          |      grp_readreq_fu_302      |    0    |    0    |    0    |
|          |      grp_readreq_fu_309      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_326     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln92_write_fu_332   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_703         |    0    |    0    |    0    |
|          |        empty_35_fu_707       |    0    |    0    |    0    |
|          |        empty_36_fu_747       |    0    |    0    |    0    |
|          |        empty_37_fu_762       |    0    |    0    |    0    |
|          |        empty_38_fu_766       |    0    |    0    |    0    |
|          |       trunc_ln44_fu_843      |    0    |    0    |    0    |
|          |        empty_48_fu_867       |    0    |    0    |    0    |
|          |        empty_49_fu_871       |    0    |    0    |    0    |
|          |       trunc_ln72_fu_965      |    0    |    0    |    0    |
|          |      trunc_ln76_fu_1033      |    0    |    0    |    0    |
|          |      trunc_ln78_fu_1042      |    0    |    0    |    0    |
|          |       empty_58_fu_1046       |    0    |    0    |    0    |
|          |     trunc_ln76_1_fu_1097     |    0    |    0    |    0    |
|          |     trunc_ln78_1_fu_1203     |    0    |    0    |    0    |
|          |     trunc_ln78_2_fu_1207     |    0    |    0    |    0    |
|   trunc  |      trunc_ln727_fu_1218     |    0    |    0    |    0    |
|          |     trunc_ln727_1_fu_1222    |    0    |    0    |    0    |
|          |     trunc_ln727_2_fu_1277    |    0    |    0    |    0    |
|          |      trunc_ln77_fu_1319      |    0    |    0    |    0    |
|          |     trunc_ln77_1_fu_1359     |    0    |    0    |    0    |
|          |      trunc_ln80_fu_1404      |    0    |    0    |    0    |
|          |      trunc_ln99_fu_1480      |    0    |    0    |    0    |
|          |       empty_63_fu_1540       |    0    |    0    |    0    |
|          |      trunc_ln92_fu_1612      |    0    |    0    |    0    |
|          |      trunc_ln55_fu_1626      |    0    |    0    |    0    |
|          |     trunc_ln55_1_fu_1674     |    0    |    0    |    0    |
|          |      trunc_ln56_fu_1685      |    0    |    0    |    0    |
|          |      trunc_ln58_fu_1704      |    0    |    0    |    0    |
|          |     trunc_ln1118_fu_1718     |    0    |    0    |    0    |
|          |      trunc_ln60_fu_1762      |    0    |    0    |    0    |
|          |    trunc_ln1118_1_fu_1766    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln44_fu_780       |    0    |    0    |    0    |
|          |         l_cast_fu_834        |    0    |    0    |    0    |
|          |      zext_ln44_1_fu_852      |    0    |    0    |    0    |
|          |       zext_ln76_fu_880       |    0    |    0    |    0    |
|          |      zext_ln76_1_fu_883      |    0    |    0    |    0    |
|          |       zext_ln72_fu_902       |    0    |    0    |    0    |
|          |        l_1_cast_fu_956       |    0    |    0    |    0    |
|          |      zext_ln72_1_fu_974      |    0    |    0    |    0    |
|          |      zext_ln76_2_fu_978      |    0    |    0    |    0    |
|          |      zext_ln76_3_fu_982      |    0    |    0    |    0    |
|          |      zext_ln76_4_fu_1011     |    0    |    0    |    0    |
|          |      zext_ln76_5_fu_1014     |    0    |    0    |    0    |
|   zext   |       zext_ln77_fu_1413      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_1417     |    0    |    0    |    0    |
|          |      zext_ln727_fu_1442      |    0    |    0    |    0    |
|          |       zext_ln90_fu_1531      |    0    |    0    |    0    |
|          |       zext_ln92_fu_1549      |    0    |    0    |    0    |
|          |       l_2_cast_fu_1603       |    0    |    0    |    0    |
|          |      zext_ln92_1_fu_1621     |    0    |    0    |    0    |
|          |       zext_ln55_fu_1629      |    0    |    0    |    0    |
|          |      zext_ln55_1_fu_1633     |    0    |    0    |    0    |
|          |       zext_ln57_fu_1689      |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_1727    |    0    |    0    |    0    |
|          |        fw_cast_fu_1753       |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_1775    |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1785     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_783         |    0    |    0    |    0    |
|          |         tmp_2_fu_796         |    0    |    0    |    0    |
|          |         tmp_5_fu_905         |    0    |    0    |    0    |
|          |         tmp_6_fu_918         |    0    |    0    |    0    |
|bitconcatenate|      p_shl_cast_fu_1226      |    0    |    0    |    0    |
|          |         lhs_3_fu_1457        |    0    |    0    |    0    |
|          |         tmp_4_fu_1552        |    0    |    0    |    0    |
|          |         tmp_7_fu_1565        |    0    |    0    |    0    |
|          |         tmp_s_fu_1730        |    0    |    0    |    0    |
|          |         lhs_1_fu_1798        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_808       |    0    |    0    |    0    |
|          |       trunc_ln5_fu_930       |    0    |    0    |    0    |
|          |         tmp_3_fu_991         |    0    |    0    |    0    |
|partselect|        p_cast_fu_1061        |    0    |    0    |    0    |
|          |      p_cast_mid1_fu_1251     |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_1470    |    0    |    0    |    0    |
|          |       trunc_ln2_fu_1577      |    0    |    0    |    0    |
|          |       trunc_ln1_fu_1806      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln43_fu_818       |    0    |    0    |    0    |
|          |       sext_ln71_fu_940       |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_1000      |    0    |    0    |    0    |
|          |      p_cast_cast_fu_1071     |    0    |    0    |    0    |
|   sext   |   p_cast_cast_mid1_fu_1261   |    0    |    0    |    0    |
|          |       sext_ln77_fu_1436      |    0    |    0    |    0    |
|          |      sext_ln1192_fu_1439     |    0    |    0    |    0    |
|          |       sext_ln91_fu_1587      |    0    |    0    |    0    |
|          |     sext_ln1192_1_fu_1790    |    0    |    0    |    0    |
|          |     sext_ln1192_2_fu_1794    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |       empty_59_fu_1050       |    0    |    0    |    0    |
|          |       empty_61_fu_1240       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|      p_Result_s_fu_1483      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    11   |   1635  |   3685  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|dwbuf_V|    0   |   32   |    7   |
| wbuf_V|    0   |   32   |    7   |
+-------+--------+--------+--------+
| Total |    0   |   64   |   14   |
+-------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     FH_read_reg_1900    |   32   |
|     FW_read_reg_1885    |   32   |
|     W_read_reg_1909     |   32   |
|  add_ln1118_1_reg_2538  |    5   |
|   add_ln1118_reg_2333   |   10   |
|    add_ln42_reg_1972    |   32   |
|    add_ln43_reg_2010    |   31   |
|   add_ln44_1_reg_2019   |    5   |
|    add_ln44_reg_1999    |    5   |
|   add_ln55_2_reg_2474   |   63   |
|    add_ln56_reg_2533    |   32   |
|    add_ln58_reg_2514    |   32   |
|    add_ln59_reg_2548    |   31   |
|    add_ln60_reg_2543    |   10   |
|    add_ln70_reg_2029    |   32   |
|    add_ln71_reg_2074    |   31   |
|   add_ln727_1_reg_2273  |    5   |
|   add_ln72_1_reg_2083   |    5   |
|    add_ln72_reg_2063    |    5   |
|   add_ln76_1_reg_2175   |   31   |
|   add_ln76_2_reg_2241   |   128  |
|    add_ln77_reg_2303    |   32   |
|    add_ln79_reg_2278    |   32   |
|    add_ln90_reg_2410    |   31   |
|    add_ln91_reg_2440    |   31   |
|    add_ln92_reg_2429    |    5   |
|    addr_cmp_reg_2353    |    1   |
|     b_read_reg_1914     |   16   |
|    cmp22348_reg_1961    |    1   |
| dwbuf_V_addr_1_reg_2449 |    5   |
| dwbuf_V_addr_2_reg_2384 |    5   |
|  dwbuf_V_load_reg_2454  |   16   |
|    dwt_read_reg_1920    |   32   |
|     dx_addr_reg_2348    |   10   |
|     dx_load_reg_2390    |   16   |
|     dy_addr_reg_2338    |   10   |
|     dy_load_reg_2358    |   16   |
|    empty_35_reg_1934    |   10   |
|    empty_36_reg_1965    |   31   |
|    empty_37_reg_1980    |    3   |
|    empty_38_reg_1986    |   31   |
|    empty_39_reg_1994    |   31   |
|     empty_43_reg_632    |   16   |
|    empty_45_reg_2522    |   10   |
|     empty_47_reg_676    |   16   |
|    empty_48_reg_2037    |    3   |
|    empty_49_reg_2043    |   31   |
|    empty_50_reg_2058    |   31   |
|    empty_54_reg_2154    |   10   |
|    empty_58_reg_2160    |   30   |
|    empty_63_reg_2418    |    3   |
|    empty_64_reg_2424    |   31   |
|       fh_1_reg_541      |   32   |
|        fh_reg_642       |   32   |
|       fw_1_reg_552      |   32   |
|        fw_reg_653       |   31   |
|   fwprop_read_reg_1881  |    1   |
|gmem_addr_1_read_reg_2088|   16   |
|   gmem_addr_1_reg_2068  |   16   |
|   gmem_addr_2_reg_2434  |   16   |
|gmem_addr_3_read_reg_2137|   16   |
|   gmem_addr_3_reg_2110  |   16   |
|   gmem_addr_4_reg_2165  |   16   |
|gmem_addr_5_read_reg_2400|   16   |
|   gmem_addr_5_reg_2262  |   16   |
| gmem_addr_read_reg_2024 |   16   |
|    gmem_addr_reg_2004   |   16   |
|       h_1_reg_505       |   31   |
|        h_reg_609        |   31   |
|    icmp_ln42_reg_1957   |    1   |
|    icmp_ln43_reg_2015   |    1   |
|    icmp_ln56_reg_2482   |    1   |
|    icmp_ln59_reg_2553   |    1   |
|    icmp_ln71_reg_2079   |    1   |
|    icmp_ln76_reg_2171   |    1   |
|    icmp_ln77_reg_2180   |    1   |
|    icmp_ln78_reg_2149   |    1   |
|    icmp_ln79_reg_2143   |    1   |
|    icmp_ln91_reg_2445   |    1   |
|indvar_flatten129_reg_493|   128  |
| indvar_flatten23_reg_529|   64   |
| indvar_flatten65_reg_517|   96   |
|  indvar_flatten_reg_598 |   63   |
|       k_1_reg_471       |   32   |
|       k_2_reg_575       |   31   |
|        k_reg_449        |   32   |
|       l_1_reg_482       |   31   |
|       l_2_reg_587       |   31   |
|        l_reg_460        |   31   |
|      lhs_1_reg_2577     |   23   |
|      lhs_3_reg_2405     |   23   |
|       lhs_reg_664       |   16   |
|    mul_ln55_reg_2469    |   63   |
|   mul_ln76_1_reg_2116   |   96   |
|   mul_ln76_2_reg_2132   |   128  |
|    mul_ln76_reg_2093    |   64   |
|     or_ln77_reg_2220    |    1   |
|      outH_reg_1943      |   32   |
|      outW_reg_1950      |   10   |
|    p_Val2_s_reg_2379    |   16   |
|    p_mid1103_reg_2246   |   10   |
|    p_mid185_reg_2204    |   10   |
|         reg_699         |   32   |
| reuse_addr_reg_reg_1867 |   32   |
|    reuse_reg_reg_1874   |   16   |
|  select_ln55_1_reg_2487 |   31   |
|   select_ln55_reg_2498  |   32   |
|  select_ln76_1_reg_2198 |   10   |
|  select_ln76_8_reg_2210 |    1   |
|  select_ln76_9_reg_2251 |   31   |
|   select_ln76_reg_2298  |   32   |
|  select_ln77_1_reg_2313 |   10   |
|  select_ln77_2_reg_2318 |   10   |
|  select_ln77_4_reg_2395 |   16   |
|  select_ln77_5_reg_2323 |   10   |
|  select_ln77_6_reg_2232 |    1   |
|  select_ln77_7_reg_2328 |   32   |
|  select_ln77_8_reg_2288 |   96   |
|   select_ln77_reg_2226  |   32   |
|  select_ln78_4_reg_2268 |   32   |
|  select_ln78_5_reg_2283 |   64   |
|   select_ln78_reg_2256  |   32   |
|  sext_ln1192_1_reg_2567 |   23   |
|  sext_ln1192_2_reg_2572 |   23   |
|   sext_ln1192_reg_2374  |   23   |
|    sext_ln77_reg_2369   |   23   |
|  trunc_ln1118_reg_2527  |    3   |
|    trunc_ln1_reg_2582   |   16   |
|  trunc_ln55_1_reg_2492  |   10   |
|   trunc_ln56_reg_2503   |   10   |
|  trunc_ln76_1_reg_2193  |   10   |
|  trunc_ln77_1_reg_2308  |   10   |
|   trunc_ln77_reg_2293   |   10   |
|       w_1_reg_564       |   32   |
|        w_reg_620        |   32   |
|  wbuf_V_addr_1_reg_2557 |    5   |
|     wt_read_reg_1926    |   32   |
|    x_addr_1_reg_2343    |   10   |
|     x_addr_reg_2562     |   10   |
|     x_load_reg_2364     |   16   |
|     y_addr_reg_2509     |   10   |
|   zext_ln55_1_reg_2464  |   63   |
|    zext_ln55_reg_2459   |   63   |
|   zext_ln76_1_reg_2053  |   64   |
|   zext_ln76_2_reg_2100  |   96   |
|   zext_ln76_3_reg_2105  |   96   |
|   zext_ln76_4_reg_2122  |   128  |
|   zext_ln76_5_reg_2127  |   128  |
|    zext_ln76_reg_2048   |   64   |
+-------------------------+--------+
|          Total          |  4088  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_readreq_fu_290    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_writeresp_fu_326   |  p0  |   2  |   1  |    2   |
|     grp_access_fu_347     |  p0  |   3  |   5  |   15   ||    14   |
|     grp_access_fu_359     |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_359     |  p1  |   2  |  16  |   32   ||    9    |
|     grp_access_fu_359     |  p2  |   4  |   0  |    0   ||    20   |
|     grp_access_fu_372     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_385     |  p0  |   4  |  10  |   40   ||    20   |
|     grp_access_fu_428     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_428     |  p1  |   2  |  16  |   32   ||    9    |
| indvar_flatten129_reg_493 |  p0  |   2  |  128 |   256  ||    9    |
|        h_1_reg_505        |  p0  |   2  |  31  |   62   ||    9    |
|  indvar_flatten65_reg_517 |  p0  |   2  |  96  |   192  ||    9    |
|  indvar_flatten23_reg_529 |  p0  |   2  |  64  |   128  ||    9    |
|        fw_1_reg_552       |  p0  |   2  |  32  |   64   ||    9    |
|        k_2_reg_575        |  p0  |   2  |  31  |   62   ||    9    |
|         w_reg_620         |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_770        |  p0  |   2  |  31  |   62   ||    9    |
|         grp_fu_875        |  p0  |   2  |  31  |   62   ||    9    |
|         grp_fu_886        |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_886        |  p1  |   2  |  32  |   64   ||    9    |
|         grp_fu_985        |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_985        |  p1  |   2  |  64  |   128  ||    9    |
|        grp_fu_1017        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_1017        |  p1  |   2  |  96  |   192  ||    9    |
|        grp_fu_1637        |  p0  |   2  |  31  |   62   ||    9    |
|        grp_fu_1637        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_1815        |  p1  |   3  |  10  |   30   ||    14   |
|        grp_fu_1825        |  p0  |   2  |  10  |   20   ||    9    |
|        grp_fu_1825        |  p1  |   2  |  10  |   20   ||    9    |
|        grp_fu_1833        |  p1  |   3  |  10  |   30   ||    14   |
|        grp_fu_1841        |  p0  |   3  |  16  |   48   ||    14   |
|        grp_fu_1841        |  p1  |   2  |  16  |   32   ||    9    |
|        grp_fu_1850        |  p0  |   3  |  10  |   30   ||    14   |
|        grp_fu_1858        |  p0  |   3  |  16  |   48   ||    14   |
|        grp_fu_1858        |  p1  |   2  |  16  |   32   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  2147  ||  58.361 ||   367   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |  1635  |  3685  |
|   Memory  |    0   |    -   |    -   |   64   |   14   |
|Multiplexer|    -   |    -   |   58   |    -   |   367  |
|  Register |    -   |    -   |    -   |  4088  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |   58   |  5787  |  4066  |
+-----------+--------+--------+--------+--------+--------+
