$date
	Sat Oct 22 22:49:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#113260
b10001 !
1"
#113262
b10001 &
b10001 %
1$
#113263
0"
#113266
b110100 &
b110100 %
#113270
b11010 &
b11010 %
#113274
b1101 &
b1101 %
#113278
b101000 &
b101000 %
#113282
b10100 &
b10100 %
#113286
b1010 &
b1010 %
#113290
b101 &
b101 %
#113294
b10000 &
b10000 %
#113298
b1000 &
b1000 %
#113302
b100 &
b100 %
#113306
b10 &
b10 %
#113310
b1 &
1#
b1 %
#113314
b0 &
b0 %
0#
0$
#1048280
b1010 !
1"
#1048282
b1010 &
b1010 %
1$
#1048283
0"
#1048286
b101 &
b101 %
#1048290
b10000 &
b10000 %
#1048294
b1000 &
b1000 %
#1048298
b100 &
b100 %
#1048302
b10 &
b10 %
#1048306
b1 &
b1 %
1#
#1048310
b0 &
0#
b0 %
0$
#2025617
b110 !
1"
#2025618
b110 &
b110 %
1$
#2025619
0"
#2025622
b11 &
b11 %
#2025626
b1010 &
b1010 %
#2025630
b101 &
b101 %
#2025634
b10000 &
b10000 %
#2025638
b1000 &
b1000 %
#2025642
b100 &
b100 %
#2025646
b10 &
b10 %
#2025650
b1 &
b1 %
1#
#2025654
b0 &
0#
b0 %
0$
#4500012
