(10U
			Ultron, PIC.SCH
			Date : July 14, 1998

                   Ŀ
                >Ĵ  1 /MCLR                     RB7 40    TTL   CS/INT Ch
		   					 
     CS   TTL   >Ĵ  2 RA0                       RB6 39    TTL   CS/INT Ch
		   					 
     CS   TTL   >Ĵ  3 RA1                       RB5 38    TTL   CS/INT Ch
		   					 
     CS   TTL   >Ĵ  4 RA2                       RB4 37    TTL   CS/INT Ch
		   					 
     CS   TTL   >Ĵ  5 RA3                       RB3 36 <  TTL     CS
		   					 
   CS/CKI  ST   >Ĵ  6 RA4/T0CKI                 RB2 35 <  TTL     CS
		   					 
     CS   TTL   >Ĵ  7 RA5  /(/SS)               RB1 34 <  TTL     CS
		   					 
     CS    ST   <Ĵ  8 RE0  /(/RD)           RB0/INT 33    TTL/ST  CS/INT
		   					 
     CS    ST   <Ĵ  9 RE1  /(/WR)               VDD 32 
		   					 
     CS    ST   >Ĵ 10 RE2  /(/CS)               VSS 31 
		   					 
                    11 VDD               RD7 /(PSP7) 30 >   ST      D7
		   					 
                    12 VSS               RD6 /(PSP6) 29 >   ST      D6
		   					 
                    13 OSC1/CLKIN        RD5 /(PSP5) 28 >   ST      D5
       		   					 
                    14 OCS2/CLKOUT       RD4 /(PSP4) 27 >   ST      D4
		   					 
   CS/CK   ST   <Ĵ 15 RC0/T1OSO/T1CKI  RC7/RX /(DT) 26 >   ST      RX
		   					 
   CS/CK   ST   <Ĵ 16 RC1/TIOSI/CCP2   RC6/TX /(CK) 25 >   ST      TX
		   					 
   CS/CK   ST   <Ĵ 17 RC2/CCP1           RC5 (/SDO) 24     ST      CS
		   					 
   I2C-SCL ST   <Ĵ 18 RC3 (/SCK) /SCL RC4(/SDI)/SDA 23 <   ST    I2C-SDA
   		   					 
     D0    ST   <Ĵ 19 RD0 /(PSP0)       RD3 /(PSP3) 22 >   ST      D3
		   					 
     D1    ST   >ĳ 20 RD1 /(PSP1)       RD2 /(PSP2) 21     ST      D2
                   

	Dx = Data Buss
	CS = A chip Select for an 8bit latch In or out
	
