#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Jan 12 15:09:06 2024
# Process ID: 43478
# Current directory: /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules
# Command line: vivado -nojournal -log /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/synthesis_artix7_100t_Artycs324g_32.log -mode batch -source /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/resource_analysis.tcl -tclargs /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/+ /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Receiver.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Transmitter.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/clog2.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_math.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_pkg.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/timing_artix7_100t.xdc /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc encap_tb xc7a100tcsg324-1 /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_utilization_artix7_100t_Artycs324g_32.txt /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_utilization_hierarchical_artix7_100t_Artycs324g_32.txt /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_timing_artix7_100t_Artycs324g_32.txt /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_timing_summary_artix7_100t_Artycs324g_32.txt /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/encap_clocks_artix7_100t_Artycs324g_32.txt parameter_set=1 col_width=32 e_width=32 KEY_START_ADDR=0 BAUD_RATE=9600 CLOCK_FPGA=100000000
# Log file: /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/results/synthesis_artix7_100t_Artycs324g_32.log
# Journal file: 
#-----------------------------------------------------------
source /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/resource_analysis.tcl
# set sources [lindex $argv 0]
# set constraints_timing [lindex $argv 1]
# set constraints_pin [lindex $argv 2]
# set top_module [lindex $argv 3]
# set partname [lindex $argv 4]
# set file_utilization [lindex $argv 5]
# set file_utilization_hierarchical [lindex $argv 6]
# set file_timing [lindex $argv 7]
# set file_timing_summary [lindex $argv 8]
# set file_clocks [lindex $argv 9]
# set parameters [lindex $argv 10]
# set macros [lindex $argv 11]
# puts $sources
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/+ /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Receiver.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Transmitter.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/clog2.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_math.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_pkg.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v
# set splitCont [split $sources " "] ;
# puts $splitCont
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/+ /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Receiver.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Transmitter.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/baud_rate_generator.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/clog2.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_math.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_pkg.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v /home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v
# foreach f $splitCont {
#     puts $f
#     set pat ".vhd"
#     set patv ".v"
#     if [string match *$pat $f] {
#         read_vhdl $f
#     } elseif [string match *$patv $f] {
#         read_verilog $f
#     } else {
#         # do nothing
#     }
# }
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/+
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Receiver.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/Transmitter.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/baud_rate_generator.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/clog2.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_math.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_pkg.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v
/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v
# puts $parameters
parameter_set=1 col_width=32 e_width=32 KEY_START_ADDR=0 BAUD_RATE=9600 CLOCK_FPGA=100000000
# set splitPar [split $parameters " "] ;
# puts $splitPar
parameter_set=1 col_width=32 e_width=32 KEY_START_ADDR=0 BAUD_RATE=9600 CLOCK_FPGA=100000000
# foreach f $splitPar {
#     puts $f
#     set_property generic "$f" [current_fileset]
# }
parameter_set=1
col_width=32
e_width=32
KEY_START_ADDR=0
BAUD_RATE=9600
CLOCK_FPGA=100000000
# set_property generic "$splitPar" [current_fileset]
# puts $macros

# read_xdc $constraints_timing
# synth_design \
#     -part $partname \
#     -top $top_module \
#     -mode default \
#     -verilog_define $macros
Command: synth_design -part xc7a100tcsg324-1 -top encap_tb -mode default -verilog_define {}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43697 
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:174]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:175]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:337]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:338]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:339]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:340]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:341]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:342]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:343]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:344]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:345]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:346]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:347]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:348]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:349]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:350]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:351]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:352]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:353]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:354]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:355]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:356]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:357]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:863]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:864]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:865]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:866]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:867]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_seq_gen with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:868]
WARNING: [Synth 8-2841] use of undefined macro FILE_VCD [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:157]
WARNING: [Synth 8-2841] use of undefined macro FILE_CYCLES_PROFILE [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:319]
WARNING: [Synth 8-2841] use of undefined macro FILE_PK_SLICED [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:379]
WARNING: [Synth 8-2841] use of undefined macro FILE_MEM_SEED [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:388]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:182]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:183]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:184]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:185]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:186]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:188]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:189]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:190]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:194]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:195]
WARNING: [Synth 8-2507] parameter declaration becomes local in encap_tb with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:197]
WARNING: [Synth 8-6901] identifier 'count_k' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in encrypt_col_block with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:195]
WARNING: [Synth 8-2507] parameter declaration becomes local in encrypt_col_block with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:196]
WARNING: [Synth 8-2507] parameter declaration becomes local in encrypt_col_block with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:197]
WARNING: [Synth 8-2507] parameter declaration becomes local in encrypt_col_block with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:198]
WARNING: [Synth 8-2507] parameter declaration becomes local in encrypt_col_block with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:199]
WARNING: [Synth 8-2507] parameter declaration becomes local in encrypt_col_block with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:200]
WARNING: [Synth 8-2507] parameter declaration becomes local in encrypt_col_block with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:201]
WARNING: [Synth 8-2507] parameter declaration becomes local in encrypt_col_block with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:202]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:111]
WARNING: [Synth 8-6901] identifier 'l_seed_addr' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:146]
WARNING: [Synth 8-6901] identifier 'seed_is_loaded_in_shake_off' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:268]
WARNING: [Synth 8-6901] identifier 'seed_is_loaded_in_shake' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:278]
WARNING: [Synth 8-6901] identifier 'seed_is_loaded_in_shake_off' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:280]
WARNING: [Synth 8-6901] identifier 'seed_is_loaded_in_shake_off' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:291]
WARNING: [Synth 8-6901] identifier 'seed_is_loaded_in_shake_off' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:300]
WARNING: [Synth 8-6901] identifier 'l_seed_addr' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:357]
WARNING: [Synth 8-6901] identifier 'l_seed_addr' is used before its declaration [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:432]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:445]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:446]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:447]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:448]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:449]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:581]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:582]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:583]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:584]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:585]
WARNING: [Synth 8-2507] parameter declaration becomes local in fixed_weight_no_shake_mw with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:586]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in onegen_mw_op with formal parameter declaration list [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:115]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:121]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:121]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:227]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:277]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:277]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:378]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:378]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1877.812 ; gain = 208.656 ; free physical = 940 ; free virtual = 6561
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'encap_tb' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:25]
	Parameter parameter_set bound to: 1 - type: integer 
	Parameter n bound to: 3488 - type: integer 
	Parameter m bound to: 12 - type: integer 
	Parameter t bound to: 64 - type: integer 
	Parameter k bound to: 2720 - type: integer 
	Parameter l bound to: 768 - type: integer 
	Parameter col_width bound to: 32 - type: integer 
	Parameter e_width bound to: 32 - type: integer 
	Parameter n_elim bound to: 3488 - type: integer 
	Parameter l_n_elim bound to: 2678784 - type: integer 
	Parameter KEY_START_ADDR bound to: 0 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_FPGA bound to: 100000000 - type: integer 
	Parameter SIZE_SEED bound to: 16 - type: integer 
	Parameter SIZE_PK bound to: 65280 - type: integer 
	Parameter SIZE_C0 bound to: 24 - type: integer 
	Parameter SIZE_C1 bound to: 8 - type: integer 
	Parameter SIZE_K bound to: 8 - type: integer 
	Parameter START_SEED bound to: 0 - type: integer 
	Parameter STOP_SEED bound to: 16 - type: integer 
	Parameter START_PK bound to: 1854 - type: integer 
	Parameter STOP_PK bound to: 67136 - type: integer 
	Parameter START_C0 bound to: 67136 - type: integer 
	Parameter STOP_C0 bound to: 67162 - type: integer 
	Parameter START_C1 bound to: 67165 - type: integer 
	Parameter STOP_C1 bound to: 67174 - type: integer 
	Parameter SIZE_TOTAL bound to: 201477 - type: integer 
WARNING: [Synth 8-639] system function call 'fopen' not supported [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:319]
INFO: [Synth 8-6157] synthesizing module 'keccak_top' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'control_path' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v:33]
	Parameter cshake_prefix_128 bound to: 48'b000100000000000100000000000000011010100000000001 
	Parameter cshake_prefix_256 bound to: 48'b000100000000000100000000000000011000100000000001 
	Parameter PARALLEL_SLICES_div_48 bound to: 32'b00000000000000000000000000000011 
	Parameter s_command_header bound to: 3'b000 
	Parameter s_read_length bound to: 3'b001 
	Parameter s_absorb_data bound to: 3'b011 
	Parameter s_absorb_pad_block bound to: 3'b100 
	Parameter s_process bound to: 3'b101 
	Parameter s_squeeze bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'control_path' (1#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/control_path.v:33]
INFO: [Synth 8-6157] synthesizing module 'data_path' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v:33]
	Parameter WOUT_DIV_PARALLEL_SLICES bound to: 2 - type: integer 
	Parameter PARALLEL_SLICES_DIV_WOUT bound to: 0 - type: integer 
	Parameter DOUT_IDX_MAX bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rc' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v:31]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v:38]
INFO: [Synth 8-6155] done synthesizing module 'rc' (2#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rc.v:31]
INFO: [Synth 8-6157] synthesizing module 'transform' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v:32]
INFO: [Synth 8-6155] done synthesizing module 'transform' (3#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/transform.v:32]
INFO: [Synth 8-6157] synthesizing module 'state_ram' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:56]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized0' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized0' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized1' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized1' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized2' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized2' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized3' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized3' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized4' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized4' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized5' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized5' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized6' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized6' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized7' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized7' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized8' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized8' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized9' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized9' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized10' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized10' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized11' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized11' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized12' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized12' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized13' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized13' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized14' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized14' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized15' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized15' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized16' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized16' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized17' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized17' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized18' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized18' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized19' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized19' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized20' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized20' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized21' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized21' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized22' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized22' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6157] synthesizing module 'stateram_inference__parameterized23' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
	Parameter i bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stateram_inference__parameterized23' (4#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/stateram_inference.v:39]
INFO: [Synth 8-6155] done synthesizing module 'state_ram' (5#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:56]
INFO: [Synth 8-6155] done synthesizing module 'data_path' (6#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/data_path.v:33]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top' (7#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/keccak_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'encap_seq_gen' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:24]
	Parameter parameter_set bound to: 1 - type: integer 
	Parameter n bound to: 3488 - type: integer 
	Parameter m bound to: 12 - type: integer 
	Parameter t bound to: 64 - type: integer 
	Parameter k bound to: 2720 - type: integer 
	Parameter l bound to: 768 - type: integer 
	Parameter col_width bound to: 32 - type: integer 
	Parameter e_width bound to: 32 - type: integer 
	Parameter SHAKE_FIRST_IN bound to: 1073742080 - type: integer 
	Parameter SHAKE_SECOND_IN bound to: 1088 - type: integer 
	Parameter E_SHAKE_LAST_IN bound to: -2147483416 - type: integer 
	Parameter SHAKE_LAST_IN bound to: -2147483480 - type: integer 
	Parameter hash_bits bound to: 4520 - type: integer 
	Parameter hb_by_32 bound to: 142 - type: integer 
	Parameter SH_DOM_SEP bound to: 5 - type: integer 
	Parameter HASH_RAM_DEPTH bound to: 148 - type: integer 
	Parameter e_hash_bits bound to: 3496 - type: integer 
	Parameter e_hb_by_32 bound to: 110 - type: integer 
	Parameter E_SH_DOM_SEP bound to: 4 - type: integer 
	Parameter E_HASH_DEPTH bound to: 115 - type: integer 
	Parameter C0_w bound to: 8 - type: integer 
	Parameter C1_w_h bound to: 32 - type: integer 
	Parameter C1_w_l bound to: 24 - type: integer 
	Parameter n_elim bound to: 3488 - type: integer 
	Parameter l_n_elim bound to: 2678784 - type: integer 
	Parameter KEY_START_ADDR bound to: 0 - type: integer 
	Parameter byte_2 bound to: 8'b00000010 
	Parameter byte_1 bound to: 8'b00000001 
	Parameter s_first_block bound to: 0 - type: integer 
	Parameter s_second_block bound to: 1 - type: integer 
	Parameter s_wait_for_error_done bound to: 2 - type: integer 
	Parameter s_stall_for_ram bound to: 3 - type: integer 
	Parameter s_load_data_to_ram bound to: 4 - type: integer 
	Parameter s_load_domain_seperator bound to: 5 - type: integer 
	Parameter s_done_loading bound to: 6 - type: integer 
	Parameter s_update_01 bound to: 7 - type: integer 
	Parameter s_update_e_domain bound to: 8 - type: integer 
	Parameter s_wait_encrypt_done bound to: 9 - type: integer 
	Parameter s_load_enc_to_ram bound to: 10 - type: integer 
	Parameter s_load_last_C0 bound to: 11 - type: integer 
	Parameter s_load_domain_sep_3 bound to: 12 - type: integer 
	Parameter s_first_load_C1 bound to: 13 - type: integer 
	Parameter s_load_C1 bound to: 14 - type: integer 
	Parameter s_load_domain_sep_2 bound to: 15 - type: integer 
	Parameter s_load_last_C1 bound to: 16 - type: integer 
	Parameter s_calculate_K bound to: 17 - type: integer 
	Parameter s_wait_K_done bound to: 18 - type: integer 
	Parameter s_save_K bound to: 19 - type: integer 
	Parameter s_done bound to: 20 - type: integer 
	Parameter s_wait_error_done bound to: 0 - type: integer 
	Parameter s_wait_shake_ready bound to: 1 - type: integer 
	Parameter s_shake_fir bound to: 2 - type: integer 
	Parameter s_shake_sec bound to: 3 - type: integer 
	Parameter s_shake_proc bound to: 4 - type: integer 
	Parameter s_stall_0 bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rearrange_vector' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v:20]
INFO: [Synth 8-6155] done synthesizing module 'rearrange_vector' (8#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/rearrange_vector.v:20]
INFO: [Synth 8-6157] synthesizing module 'mem_single' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter FILE bound to: (null) - type: string 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:18]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:19]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:20]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:21]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:25]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:26]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:28]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:29]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:31]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:33]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:36]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:38]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:39]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:40]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:41]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:46]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:48]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:49]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:50]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:51]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:53]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:54]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:55]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:56]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:58]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:59]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:60]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:61]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:63]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:64]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:65]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:70]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mem_single' (9#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:1]
INFO: [Synth 8-6157] synthesizing module 'fixed_weight_no_shake_mw' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:30]
	Parameter parameter_set bound to: 1 - type: integer 
	Parameter n bound to: 3488 - type: integer 
	Parameter m bound to: 12 - type: integer 
	Parameter t bound to: 64 - type: integer 
	Parameter q bound to: 4096 - type: integer 
	Parameter tau bound to: 128 - type: integer 
	Parameter sigma1 bound to: 16 - type: integer 
	Parameter rb_chunks bound to: 64 - type: integer 
	Parameter logrb bound to: 6 - type: integer 
	Parameter logt bound to: 6 - type: integer 
	Parameter logtau bound to: 7 - type: integer 
	Parameter E0_WIDTH bound to: 32 - type: integer 
	Parameter E1_WIDTH bound to: 32 - type: integer 
	Parameter SEED_SIZE bound to: 512 - type: integer 
	Parameter s_initialize bound to: 0 - type: integer 
	Parameter s_wait_start bound to: 1 - type: integer 
	Parameter s_load_shake bound to: 2 - type: integer 
	Parameter s_stall_1 bound to: 3 - type: integer 
	Parameter s_wait_sort bound to: 4 - type: integer 
	Parameter s_wait_onegen bound to: 5 - type: integer 
	Parameter s_wait_new_load bound to: 0 - type: integer 
	Parameter s_loading_seed bound to: 1 - type: integer 
	Parameter s_wait_for_internal_seed bound to: 2 - type: integer 
	Parameter s_load_seed_shake bound to: 3 - type: integer 
	Parameter s_stall_load bound to: 4 - type: integer 
	Parameter s_init_shake bound to: 0 - type: integer 
	Parameter s_wait_for_shake_out_ready bound to: 1 - type: integer 
	Parameter s_shake_out_w bound to: 2 - type: integer 
	Parameter s_shake_in_w bound to: 3 - type: integer 
	Parameter s_load_new_seed bound to: 4 - type: integer 
	Parameter s_stall_0 bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_single__parameterized0' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter FILE bound to: (null) - type: string 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mem_single__parameterized0' (9#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_single__parameterized1' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:1]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter FILE bound to: (null) - type: string 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mem_single__parameterized1' (9#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:1]
INFO: [Synth 8-6157] synthesizing module 'onegen_mw_op' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:25]
	Parameter m bound to: 12 - type: integer 
	Parameter E0_WIDTH bound to: 32 - type: integer 
	Parameter E0_DEPTH bound to: 109 - type: integer 
	Parameter LOGE0W bound to: 7 - type: integer 
	Parameter E0_FILE bound to: (null) - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 109 - type: integer 
	Parameter LOGW bound to: 7 - type: integer 
	Parameter FILE bound to: (null) - type: string 
	Parameter TAU bound to: 64 - type: integer 
	Parameter LOGTAU bound to: 6 - type: integer 
	Parameter s_wait_for_init_mem bound to: 0 - type: integer 
	Parameter s_initialize bound to: 1 - type: integer 
	Parameter s_init_done bound to: 2 - type: integer 
	Parameter s_wait_start bound to: 3 - type: integer 
	Parameter s_load_loc bound to: 4 - type: integer 
	Parameter s_wait_last_2 bound to: 5 - type: integer 
	Parameter s_read_out bound to: 6 - type: integer 
	Parameter s_done bound to: 7 - type: integer 
	Parameter s_stall_for_ram bound to: 8 - type: integer 
	Parameter s_stall_for_ram_2 bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_dual' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v:8]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 109 - type: integer 
	Parameter FILE bound to: (null) - type: string 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_dual' (10#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v:8]
WARNING: [Synth 8-6014] Unused sequential element gen_one_reg_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:135]
INFO: [Synth 8-6155] done synthesizing module 'onegen_mw_op' (11#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:25]
WARNING: [Synth 8-6014] Unused sequential element shake_result_ready_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:602]
INFO: [Synth 8-6155] done synthesizing module 'fixed_weight_no_shake_mw' (12#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:30]
WARNING: [Synth 8-7023] instance 'error_vector_gen' of module 'fixed_weight_no_shake_mw' has 19 connections declared, but only 18 given [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:241]
INFO: [Synth 8-6157] synthesizing module 'encrypt_col_block' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:23]
	Parameter parameter_set bound to: 1 - type: integer 
	Parameter n bound to: 3488 - type: integer 
	Parameter m bound to: 12 - type: integer 
	Parameter t bound to: 64 - type: integer 
	Parameter col_width bound to: 32 - type: integer 
	Parameter e_width bound to: 32 - type: integer 
	Parameter k bound to: 2720 - type: integer 
	Parameter l bound to: 768 - type: integer 
	Parameter ram_depth bound to: 24 - type: integer 
	Parameter lm32 bound to: 0 - type: integer 
	Parameter lme bound to: 0 - type: integer 
	Parameter n_elim bound to: 3488 - type: integer 
	Parameter l_n_elim bound to: 2678784 - type: integer 
	Parameter KEY_START_ADDR bound to: 0 - type: integer 
	Parameter s_wait_e_ready bound to: 0 - type: integer 
	Parameter s_stall_0 bound to: 1 - type: integer 
	Parameter s_load_e_to_reg bound to: 2 - type: integer 
	Parameter s_load_e_to_ram bound to: 3 - type: integer 
	Parameter s_k_and_e bound to: 4 - type: integer 
	Parameter s_stall_1 bound to: 5 - type: integer 
	Parameter s_stall_2 bound to: 6 - type: integer 
	Parameter s_done bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_dual__parameterized0' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v:8]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 24 - type: integer 
	Parameter FILE bound to: (null) - type: string 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mem_dual__parameterized0' (12#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v:8]
INFO: [Synth 8-226] default block is never used [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:354]
WARNING: [Synth 8-6014] Unused sequential element error_carry_over_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:133]
WARNING: [Synth 8-6014] Unused sequential element e_addr_reg_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:139]
INFO: [Synth 8-6155] done synthesizing module 'encrypt_col_block' (13#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'e_addr' does not match port width (8) of module 'encrypt_col_block' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:284]
INFO: [Synth 8-6157] synthesizing module 'mem_dual__parameterized1' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v:8]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 148 - type: integer 
	Parameter FILE bound to: (null) - type: string 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mem_dual__parameterized1' (13#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_dual.v:8]
WARNING: [Synth 8-689] width (9) of port connection 'address_0' does not match port width (8) of module 'mem_dual__parameterized1' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:854]
WARNING: [Synth 8-689] width (9) of port connection 'address_1' does not match port width (8) of module 'mem_dual__parameterized1' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:855]
WARNING: [Synth 8-3848] Net seed_ready_internal_fw in module/entity encap_seq_gen does not have driver. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:157]
WARNING: [Synth 8-3848] Net h_data_0 in module/entity encap_seq_gen does not have driver. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:192]
INFO: [Synth 8-6155] done synthesizing module 'encap_seq_gen' (14#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:24]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:335]
INFO: [Synth 8-251]  Start Encapsulation. (0 cycles) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:336]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:343]
INFO: [Synth 8-251]  Encapsulation finished. (x cycles) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:344]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:351]
INFO: [Synth 8-251]  Start FixedWeight. (0 cycles) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:352]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:358]
INFO: [Synth 8-251]  FixedWeight finished. (x cycles) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:359]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:366]
INFO: [Synth 8-251]  Start Encode. (0 cycles) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:367]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:373]
INFO: [Synth 8-251]  Encode finished. (x cycles) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:374]
INFO: [Synth 8-6157] synthesizing module 'mem_single__parameterized2' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 83712 - type: integer 
	Parameter FILE bound to: (null) - type: string 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mem_single__parameterized2' (14#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/mem_single.v:1]
WARNING: [Synth 8-6014] Unused sequential element addr_h_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:207]
WARNING: [Synth 8-6014] Unused sequential element K_col_valid_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:215]
WARNING: [Synth 8-6014] Unused sequential element time_encap_start_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:335]
WARNING: [Synth 8-6014] Unused sequential element time_encapsulation_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:343]
WARNING: [Synth 8-6014] Unused sequential element time_fixedweight_start_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:351]
WARNING: [Synth 8-6014] Unused sequential element time_fixedweight_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:358]
WARNING: [Synth 8-6014] Unused sequential element time_encrypt_start_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:366]
WARNING: [Synth 8-6014] Unused sequential element time_encrypt_reg was removed.  [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:373]
WARNING: [Synth 8-3848] Net C0_addr in module/entity encap_tb does not have driver. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:83]
WARNING: [Synth 8-3848] Net C1_addr in module/entity encap_tb does not have driver. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:87]
WARNING: [Synth 8-3848] Net K_addr in module/entity encap_tb does not have driver. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:91]
INFO: [Synth 8-6155] done synthesizing module 'encap_tb' (15#1) [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:25]
WARNING: [Synth 8-3331] design fixed_weight_no_shake_mw has unconnected port seed_ready_internal
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[31]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[30]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[29]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[28]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[27]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[26]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[25]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[24]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[23]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[22]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[21]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[20]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[19]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[18]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[17]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[16]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[15]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[14]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[13]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[12]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[11]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[10]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[5]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[4]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[3]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr[2]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[31]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[30]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[29]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[28]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[27]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[26]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[25]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[24]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[23]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[22]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[21]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[20]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[19]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[18]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[17]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[16]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[15]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[14]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[13]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[12]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[11]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[10]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[9]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[8]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[7]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[6]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[5]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[4]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[3]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port raddr_high_offset[2]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[31]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[30]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[29]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[28]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[27]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[26]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[25]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[24]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[23]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[22]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[21]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[20]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[19]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[18]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[17]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[16]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[15]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[14]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[13]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[12]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[11]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[10]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[9]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[8]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[7]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[6]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[5]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[4]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[3]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[2]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[1]
WARNING: [Synth 8-3331] design stateram_inference__parameterized23 has unconnected port waddr[0]
WARNING: [Synth 8-3331] design stateram_inference__parameterized22 has unconnected port raddr[31]
WARNING: [Synth 8-3331] design stateram_inference__parameterized22 has unconnected port raddr[30]
WARNING: [Synth 8-3331] design stateram_inference__parameterized22 has unconnected port raddr[29]
WARNING: [Synth 8-3331] design stateram_inference__parameterized22 has unconnected port raddr[28]
WARNING: [Synth 8-3331] design stateram_inference__parameterized22 has unconnected port raddr[27]
WARNING: [Synth 8-3331] design stateram_inference__parameterized22 has unconnected port raddr[26]
WARNING: [Synth 8-3331] design stateram_inference__parameterized22 has unconnected port raddr[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2071.812 ; gain = 402.656 ; free physical = 890 ; free virtual = 6516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2071.812 ; gain = 402.656 ; free physical = 917 ; free virtual = 6544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2071.812 ; gain = 402.656 ; free physical = 917 ; free virtual = 6544
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2071.812 ; gain = 0.000 ; free physical = 900 ; free virtual = 6527
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/timing_artix7_100t.xdc]
Finished Parsing XDC File [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/timing_artix7_100t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.656 ; gain = 0.000 ; free physical = 771 ; free virtual = 6408
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2197.656 ; gain = 0.000 ; free physical = 770 ; free virtual = 6408
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 896 ; free virtual = 6532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 892 ; free virtual = 6529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 893 ; free virtual = 6530
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_path'
INFO: [Synth 8-4471] merging register 'generate_z0_mux[2].z0_mux_reg[2:2]' into 'generate_z0_mux[1].z0_mux_reg[1:1]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[4].z0_mux_reg[4:4]' into 'generate_z0_mux[0].z0_mux_reg[0:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[5].z0_mux_reg[5:5]' into 'generate_z0_mux[3].z0_mux_reg[3:3]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[6].z0_mux_reg[6:6]' into 'generate_z0_mux[3].z0_mux_reg[3:3]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[7].z0_mux_reg[7:7]' into 'generate_z0_mux[0].z0_mux_reg[0:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[8].z0_mux_reg[8:8]' into 'generate_z0_mux[1].z0_mux_reg[1:1]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[10].z0_mux_reg[10:10]' into 'generate_z0_mux[0].z0_mux_reg[0:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[11].z0_mux_reg[11:11]' into 'generate_z0_mux[0].z0_mux_reg[0:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[12].z0_mux_reg[12:12]' into 'generate_z0_mux[3].z0_mux_reg[3:3]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[13].z0_mux_reg[13:13]' into 'generate_z0_mux[0].z0_mux_reg[0:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[14].z0_mux_reg[14:14]' into 'generate_z0_mux[3].z0_mux_reg[3:3]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[15].z0_mux_reg[15:15]' into 'generate_z0_mux[3].z0_mux_reg[3:3]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[16].z0_mux_reg[16:16]' into 'generate_z0_mux[1].z0_mux_reg[1:1]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[17].z0_mux_reg[17:17]' into 'generate_z0_mux[0].z0_mux_reg[0:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[18].z0_mux_reg[18:18]' into 'generate_z0_mux[0].z0_mux_reg[0:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[19].z0_mux_reg[19:19]' into 'generate_z0_mux[9].z0_mux_reg[9:9]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[20].z0_mux_reg[20:20]' into 'generate_z0_mux[9].z0_mux_reg[9:9]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[21].z0_mux_reg[21:21]' into 'generate_z0_mux[9].z0_mux_reg[9:9]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[22].z0_mux_reg[22:22]' into 'generate_z0_mux[1].z0_mux_reg[1:1]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[23].z0_mux_reg[23:23]' into 'generate_z0_mux[1].z0_mux_reg[1:1]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'generate_z0_mux[24].z0_mux_reg[24:24]' into 'generate_z0_mux[0].z0_mux_reg[0:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/state_ram.v:163]
INFO: [Synth 8-4471] merging register 'E0_addr_1_reg[6:0]' into 'addr_1_reg[6:0]' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:238]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fixed_weight_no_shake_mw'
INFO: [Synth 8-802] inferred FSM for state register 'state_loading_reg' in module 'fixed_weight_no_shake_mw'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'encrypt_col_block'
INFO: [Synth 8-802] inferred FSM for state register 'state_hr_reg' in module 'encap_seq_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'encap_seq_gen'
INFO: [Synth 8-5546] ROM "sel_k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_C1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dont_capture_shake" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_C1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "first_C1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "first_C0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rd_en_c" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "h_wren_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_en_er" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sel_hram" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dont_capture_C0" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        s_command_header |                              000 |                              000
           s_read_length |                              001 |                              001
           s_absorb_data |                              010 |                              011
               s_process |                              011 |                              101
      s_absorb_pad_block |                              100 |                              100
               s_squeeze |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'control_path'
INFO: [Synth 8-3971] The signal "mem_dual:/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'wren_1_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'init_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:407]
WARNING: [Synth 8-327] inferring latch for variable 'rd_en_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:408]
WARNING: [Synth 8-327] inferring latch for variable 'reading_out_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'wren_0_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/onegen.v:177]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE0 |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_loading_reg' using encoding 'sequential' in module 'fixed_weight_no_shake_mw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
*
                 iSTATE3 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE0 |                              011 |                              100
                 iSTATE2 |                              100 |                              101
                  iSTATE |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fixed_weight_no_shake_mw'
WARNING: [Synth 8-327] inferring latch for variable 'shift_shake_op_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:204]
WARNING: [Synth 8-327] inferring latch for variable 'wr_en_ms_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:363]
WARNING: [Synth 8-327] inferring latch for variable 'weight_counter_init_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:365]
WARNING: [Synth 8-327] inferring latch for variable 'shake_input_type_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'shake_out_capture_ready_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:373]
WARNING: [Synth 8-327] inferring latch for variable 'init_mem_onegen_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:229]
WARNING: [Synth 8-327] inferring latch for variable 'start_onegen_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:231]
WARNING: [Synth 8-327] inferring latch for variable 'initial_loading_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'seed_wr_en_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/fixed_weight.v:146]
INFO: [Synth 8-3971] The signal "mem_dual__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              110
                 iSTATE5 |                              101 |                              100
                 iSTATE6 |                              110 |                              101
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'encrypt_col_block'
WARNING: [Synth 8-327] inferring latch for variable 'init_k_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:365]
WARNING: [Synth 8-327] inferring latch for variable 'shift_error_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:362]
WARNING: [Synth 8-327] inferring latch for variable 'init_e_col_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:360]
WARNING: [Synth 8-327] inferring latch for variable 'shift_e_bits_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:363]
WARNING: [Synth 8-327] inferring latch for variable 'en_er_reg_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:361]
WARNING: [Synth 8-327] inferring latch for variable 'wren_0_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'wren_1_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encryption.v:164]
INFO: [Synth 8-3971] The signal "mem_dual__parameterized1:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |                            00000 |                            00000
                 iSTATE8 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE18 |                            00100 |                            00100
                iSTATE13 |                            00101 |                            00110
                iSTATE12 |                            00110 |                            00111
                iSTATE16 |                            00111 |                            01000
                iSTATE15 |                            01000 |                            01001
                iSTATE11 |                            01001 |                            01010
                 iSTATE9 |                            01010 |                            01011
                 iSTATE0 |                            01011 |                            01101
                  iSTATE |                            01100 |                            01110
                 iSTATE7 |                            01101 |                            10000
                 iSTATE5 |                            01110 |                            10001
                 iSTATE3 |                            01111 |                            10010
                 iSTATE2 |                            10000 |                            10011
                iSTATE14 |                            10001 |                            10100
*
                iSTATE19 |                            10010 |                            01111
                 iSTATE1 |                            10011 |                            01100
                iSTATE17 |                            10100 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_hr_reg' using encoding 'sequential' in module 'encap_seq_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
*
                 iSTATE3 |                              001 |                              001
                 iSTATE4 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
                 iSTATE2 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'encap_seq_gen'
WARNING: [Synth 8-327] inferring latch for variable 'start_hash_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:592]
WARNING: [Synth 8-327] inferring latch for variable 'total_contents_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:599]
WARNING: [Synth 8-327] inferring latch for variable 'sel_in_shake_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:330]
WARNING: [Synth 8-327] inferring latch for variable 'rd_en_c_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:288]
WARNING: [Synth 8-327] inferring latch for variable 'rd_e_1_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:256]
WARNING: [Synth 8-327] inferring latch for variable 'wr_en_C1_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:237]
WARNING: [Synth 8-327] inferring latch for variable 'sel_ec_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:594]
WARNING: [Synth 8-327] inferring latch for variable 'reg_en_er_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:590]
WARNING: [Synth 8-327] inferring latch for variable 'sel_hram_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:589]
WARNING: [Synth 8-327] inferring latch for variable 'dont_capture_shake_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:598]
WARNING: [Synth 8-327] inferring latch for variable 'last_C1_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:597]
WARNING: [Synth 8-327] inferring latch for variable 'dont_capture_C0_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:588]
WARNING: [Synth 8-327] inferring latch for variable 'first_C1_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:596]
WARNING: [Synth 8-327] inferring latch for variable 'first_C0_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:595]
WARNING: [Synth 8-327] inferring latch for variable 'sel_k_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:601]
WARNING: [Synth 8-327] inferring latch for variable 'h_wren_1_reg' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap.v:591]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 888 ; free virtual = 6534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |encap_tb__GB0 |           1|     41658|
|2     |keccak_top    |           1|     14183|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   2 Input     30 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 24    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 25    
	   5 Input     16 Bit         XORs := 1     
	   6 Input     16 Bit         XORs := 4     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 32    
	   2 Input     14 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 3     
	   2 Input     12 Bit         XORs := 4     
	   2 Input     11 Bit         XORs := 3     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 57    
+---XORs : 
	               32 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 51    
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---RAMs : 
	            2616K Bit         RAMs := 2     
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 2     
	              768 Bit         RAMs := 43    
	              512 Bit         RAMs := 84    
	              256 Bit         RAMs := 42    
	               64 Bit         RAMs := 1     
	               60 Bit         RAMs := 2     
	               56 Bit         RAMs := 4     
	               52 Bit         RAMs := 3     
	               48 Bit         RAMs := 4     
	               44 Bit         RAMs := 3     
	               40 Bit         RAMs := 2     
	               36 Bit         RAMs := 4     
	               32 Bit         RAMs := 4     
	               28 Bit         RAMs := 4     
	               24 Bit         RAMs := 2     
	               20 Bit         RAMs := 3     
	               16 Bit         RAMs := 4     
	               12 Bit         RAMs := 3     
	                8 Bit         RAMs := 4     
	                4 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    400 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 1     
	  27 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 95    
	   6 Input     16 Bit        Muxes := 1     
	 100 Input     16 Bit        Muxes := 1     
	  27 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   6 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 7     
	   3 Input      9 Bit        Muxes := 1     
	  18 Input      9 Bit        Muxes := 1     
	  21 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  17 Input      9 Bit        Muxes := 1     
	  22 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   6 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	   4 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 19    
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  22 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 166   
	   6 Input      1 Bit        Muxes := 36    
	  42 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 14    
	  11 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module encap_tb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module control_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 21    
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   6 Input     11 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 20    
Module rc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 100 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module transform 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     16 Bit         XORs := 25    
	   5 Input     16 Bit         XORs := 1     
	   6 Input     16 Bit         XORs := 4     
	   2 Input     15 Bit         XORs := 30    
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input    400 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stateram_inference 
Detailed RTL Component Info : 
+---RAMs : 
	               64 Bit         RAMs := 1     
Module stateram_inference__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               48 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module stateram_inference__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
	               20 Bit         RAMs := 1     
Module stateram_inference__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
	               20 Bit         RAMs := 1     
Module stateram_inference__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               56 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module stateram_inference__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               48 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module stateram_inference__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               48 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module stateram_inference__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               52 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
Module stateram_inference__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               52 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
Module stateram_inference__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               52 Bit         RAMs := 1     
	               12 Bit         RAMs := 1     
Module stateram_inference__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               60 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module stateram_inference__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               40 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
Module stateram_inference__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               36 Bit         RAMs := 1     
	               28 Bit         RAMs := 1     
Module stateram_inference__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               32 Bit         RAMs := 2     
Module stateram_inference__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               56 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module stateram_inference__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
	               20 Bit         RAMs := 1     
Module stateram_inference__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               48 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
Module stateram_inference__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               40 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
Module stateram_inference__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               60 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module stateram_inference__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               32 Bit         RAMs := 2     
Module stateram_inference__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               56 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module stateram_inference__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               36 Bit         RAMs := 1     
	               28 Bit         RAMs := 1     
Module stateram_inference__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               36 Bit         RAMs := 1     
	               28 Bit         RAMs := 1     
Module stateram_inference__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               36 Bit         RAMs := 1     
	               28 Bit         RAMs := 1     
Module stateram_inference__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---RAMs : 
	               56 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module state_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 2     
	   2 Input     14 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 3     
	   2 Input     12 Bit         XORs := 4     
	   2 Input     11 Bit         XORs := 3     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 27    
+---Registers : 
	               32 Bit    Registers := 30    
	               25 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 74    
	   2 Input      1 Bit        Muxes := 28    
Module data_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input    400 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mem_single 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 42    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 1     
Module mem_single__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 42    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 1     
Module mem_single__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 42    
+---Muxes : 
	  27 Input     12 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 1     
Module mem_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module mem_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module onegen_mw_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 10    
Module fixed_weight_no_shake_mw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module mem_dual__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module encrypt_col_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module mem_dual__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module encap_seq_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   3 Input      9 Bit        Muxes := 1     
	  18 Input      9 Bit        Muxes := 1     
	  21 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  17 Input      9 Bit        Muxes := 1     
	  22 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 5     
	  22 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 2     
Module mem_single__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            2616K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mem_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 42    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem1_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem2_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem3_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem4_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem5_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem6_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem7_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem8_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem9_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem10_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem11_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem12_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem13_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem14_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem15_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem16_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem17_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem18_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem19_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem20_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem21_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem22_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem23_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem24_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem25_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem26_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem27_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem28_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem29_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem30_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem31_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem32_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem33_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem34_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem35_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem36_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem37_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem38_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem39_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem40_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/C1_mem /mem41_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem1_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem2_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem3_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem4_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem5_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem6_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem7_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem8_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem9_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem10_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem11_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem12_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem13_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem14_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem15_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem16_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem17_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem18_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem19_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem20_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem21_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem22_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem23_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem24_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem25_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem26_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem27_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem28_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem29_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem30_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem31_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem32_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem33_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem34_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem35_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem36_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem37_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem38_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem39_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem40_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /mem_single_seed/mem41_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem1_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem2_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem3_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem4_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem5_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem6_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem7_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem8_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem9_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem10_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem11_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem12_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem13_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem14_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "i_1/\DUT/error_vector_gen /loca_mem/mem15_reg",trying to implement using LUTRAM
INFO: [Common 17-14] Message 'Synth 8-6849' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "i_1/\DUT/error_vector_gen /onegen_instance/mem_dual_A/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\DUT/error_vector_gen /onegen_instance/mem_dual_B/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "encap_tb/DUT/encryption_unit/encrypt_mem/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DUT/encryption_unit/encrypt_mem/mem_reg to conserve power
WARNING: [Synth 8-6014] Unused sequential element DUT/hash_mem/mem_reg was removed. 
warning: Removed RAM mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem_reg was removed. 
warning: Removed RAM mem1_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem1_reg was removed. 
warning: Removed RAM mem2_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem2_reg was removed. 
warning: Removed RAM mem3_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem3_reg was removed. 
warning: Removed RAM mem4_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem4_reg was removed. 
warning: Removed RAM mem5_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem5_reg was removed. 
warning: Removed RAM mem6_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem6_reg was removed. 
warning: Removed RAM mem7_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem7_reg was removed. 
warning: Removed RAM mem8_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem8_reg was removed. 
warning: Removed RAM mem9_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem9_reg was removed. 
warning: Removed RAM mem10_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem10_reg was removed. 
warning: Removed RAM mem11_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem11_reg was removed. 
warning: Removed RAM mem12_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem12_reg was removed. 
warning: Removed RAM mem13_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem13_reg was removed. 
warning: Removed RAM mem14_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem14_reg was removed. 
warning: Removed RAM mem15_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem15_reg was removed. 
warning: Removed RAM mem16_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem16_reg was removed. 
warning: Removed RAM mem17_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem17_reg was removed. 
warning: Removed RAM mem18_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem18_reg was removed. 
warning: Removed RAM mem19_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem19_reg was removed. 
warning: Removed RAM mem20_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem20_reg was removed. 
warning: Removed RAM mem21_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem21_reg was removed. 
warning: Removed RAM mem22_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem22_reg was removed. 
warning: Removed RAM mem23_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem23_reg was removed. 
warning: Removed RAM mem24_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem24_reg was removed. 
warning: Removed RAM mem25_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem25_reg was removed. 
warning: Removed RAM mem26_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem26_reg was removed. 
warning: Removed RAM mem27_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem27_reg was removed. 
warning: Removed RAM mem28_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem28_reg was removed. 
warning: Removed RAM mem29_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem29_reg was removed. 
warning: Removed RAM mem30_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem30_reg was removed. 
warning: Removed RAM mem31_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem31_reg was removed. 
warning: Removed RAM mem32_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem32_reg was removed. 
warning: Removed RAM mem33_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem33_reg was removed. 
warning: Removed RAM mem34_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem34_reg was removed. 
warning: Removed RAM mem35_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem35_reg was removed. 
warning: Removed RAM mem36_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem36_reg was removed. 
warning: Removed RAM mem37_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem37_reg was removed. 
warning: Removed RAM mem38_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem38_reg was removed. 
warning: Removed RAM mem39_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem39_reg was removed. 
warning: Removed RAM mem40_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem40_reg was removed. 
warning: Removed RAM mem41_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element mem41_reg was removed. 
warning: Removed RAM publickey/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element publickey/mem_reg was removed. 
warning: Removed RAM publickey/mem1_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element publickey/mem1_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shake_instance/\data_path_instance/state_ram_instance /\generate_addr_offsets_precalc[2].addr_offsets_precalc_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shake_instance/\data_path_instance/state_ram_instance /\generate_addr_offsets_precalc[0].addr_offsets_precalc_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shake_instance/\data_path_instance/state_ram_instance /\generate_addr_offsets_precalc[0].addr_offsets_precalc_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'shake_instance/control_path_instance/rate_reg_reg[0]' (FDE) to 'shake_instance/control_path_instance/rate_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/control_path_instance/rate_reg_reg[1]' (FDE) to 'shake_instance/control_path_instance/rate_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'shake_instance/control_path_instance/rate_reg_reg[2]' (FDE) to 'shake_instance/control_path_instance/rate_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'shake_instance/control_path_instance/rate_reg_reg[3]' (FDE) to 'shake_instance/control_path_instance/rate_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[24].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[24].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[14].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[14].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[11]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[8]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/raddr_high_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/raddr_high_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/raddr_high_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/raddr_high_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[12]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[4]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[9]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[24].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[24].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[13]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[5]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[14].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[14].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[6]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[2]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[0].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[0].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/round_constants/rcout_reg[10]' (FD) to 'shake_instance/data_path_instance/round_constants/rcout_reg[14]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[0].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[0].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shake_instance/\data_path_instance/round_constants/rcout_reg[14] )
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/raddr_low_reg_reg[1]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/raddr_low_reg_reg[0]' (FDRE) to 'shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/raddr_low_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'shake_instance/control_path_instance/rate_reg_reg[4]' (FDE) to 'shake_instance/control_path_instance/rate_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'shake_instance/control_path_instance/rate_reg_reg[5]' (FDE) to 'shake_instance/control_path_instance/rate_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'shake_instance/control_path_instance/rate_reg_reg[6]' (FDE) to 'shake_instance/control_path_instance/rate_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'shake_instance/control_path_instance/rate_reg_reg[7]' (FDE) to 'shake_instance/control_path_instance/rate_reg_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shake_instance/control_path_instance/\max_reads_count_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mem_init_seed/\q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_24/\publickey/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\DUT/encryption_unit/init_e_col_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/mem_init_seed/\q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\DUT/total_contents_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\DUT/sel_in_shake_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\DUT/error_vector_gen /init_mem_onegen_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\seed_reg[31] )
WARNING: [Synth 8-3332] Sequential element (init_mem_onegen_reg) is unused and will be removed from module fixed_weight_no_shake_mw.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_1/seed_valid_reg__0/Q' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:123]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:123]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:123]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 850 ; free virtual = 6518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_1/\DUT/error_vector_gen  | onegen_instance/mem_dual_A/mem_reg      | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|i_1/\DUT/error_vector_gen  | onegen_instance/mem_dual_B/mem_reg      | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|encap_tb                   | DUT/encryption_unit/encrypt_mem/mem_reg | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|encap_tb                   | DUT/hash_mem/mem_reg                    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------+------------------------------------+-----------+----------------------+----------------+
|Module Name                                            | RTL Object                         | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------+------------------------------------+-----------+----------------------+----------------+
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[1].ram/ram_high_reg  | Implied   | 4 x 12               | RAM16X1S x 12	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[1].ram/ram_low_reg   | Implied   | 4 x 4                | RAM16X1S x 4	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[2].ram/ram_high_reg  | Implied   | 4 x 11               | RAM16X1S x 11	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[2].ram/ram_low_reg   | Implied   | 4 x 5                | RAM16X1S x 5	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[3].ram/ram_high_reg  | Implied   | 4 x 5                | RAM16X1S x 5	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[3].ram/ram_low_reg   | Implied   | 4 x 11               | RAM16X1S x 11	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[4].ram/ram_high_reg  | Implied   | 4 x 14               | RAM16X1S x 14	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[4].ram/ram_low_reg   | Implied   | 4 x 2                | RAM16X1S x 2	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[5].ram/ram_high_reg  | Implied   | 4 x 12               | RAM16X1S x 12	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[5].ram/ram_low_reg   | Implied   | 4 x 4                | RAM16X1S x 4	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[6].ram/ram_high_reg  | Implied   | 4 x 4                | RAM16X1S x 4	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[6].ram/ram_low_reg   | Implied   | 4 x 12               | RAM16X1S x 12	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[7].ram/ram_high_reg  | Implied   | 4 x 3                | RAM16X1S x 3	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[7].ram/ram_low_reg   | Implied   | 4 x 13               | RAM16X1S x 13	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[8].ram/ram_high_reg  | Implied   | 4 x 13               | RAM16X1S x 13	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[8].ram/ram_low_reg   | Implied   | 4 x 3                | RAM16X1S x 3	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[9].ram/ram_high_reg  | Implied   | 4 x 13               | RAM16X1S x 13	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[9].ram/ram_low_reg   | Implied   | 4 x 3                | RAM16X1S x 3	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[10].ram/ram_high_reg | Implied   | 4 x 1                | RAM16X1S x 1	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[10].ram/ram_low_reg  | Implied   | 4 x 15               | RAM16X1S x 15	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[11].ram/ram_high_reg | Implied   | 4 x 6                | RAM16X1S x 6	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[11].ram/ram_low_reg  | Implied   | 4 x 10               | RAM16X1S x 10	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[12].ram/ram_high_reg | Implied   | 4 x 9                | RAM16X1S x 9	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[12].ram/ram_low_reg  | Implied   | 4 x 7                | RAM16X1S x 7	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[13].ram/ram_high_reg | Implied   | 4 x 8                | RAM16X1S x 8	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[13].ram/ram_low_reg  | Implied   | 4 x 8                | RAM16X1S x 8	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[14].ram/ram_high_reg | Implied   | 4 x 2                | RAM16X1S x 2	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[14].ram/ram_low_reg  | Implied   | 4 x 14               | RAM16X1S x 14	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[15].ram/ram_high_reg | Implied   | 4 x 11               | RAM16X1S x 11	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[15].ram/ram_low_reg  | Implied   | 4 x 5                | RAM16X1S x 5	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[16].ram/ram_high_reg | Implied   | 4 x 4                | RAM16X1S x 4	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[16].ram/ram_low_reg  | Implied   | 4 x 12               | RAM16X1S x 12	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[17].ram/ram_high_reg | Implied   | 4 x 10               | RAM16X1S x 10	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[17].ram/ram_low_reg  | Implied   | 4 x 6                | RAM16X1S x 6	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[18].ram/ram_high_reg | Implied   | 4 x 15               | RAM16X1S x 15	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[18].ram/ram_low_reg  | Implied   | 4 x 1                | RAM16X1S x 1	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[19].ram/ram_high_reg | Implied   | 4 x 8                | RAM16X1S x 8	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[19].ram/ram_low_reg  | Implied   | 4 x 8                | RAM16X1S x 8	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[20].ram/ram_high_reg | Implied   | 4 x 14               | RAM16X1S x 14	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[20].ram/ram_low_reg  | Implied   | 4 x 2                | RAM16X1S x 2	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[21].ram/ram_high_reg | Implied   | 4 x 7                | RAM16X1S x 7	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[21].ram/ram_low_reg  | Implied   | 4 x 9                | RAM16X1S x 9	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[22].ram/ram_high_reg | Implied   | 4 x 7                | RAM16X1S x 7	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[22].ram/ram_low_reg  | Implied   | 4 x 9                | RAM16X1S x 9	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[23].ram/ram_high_reg | Implied   | 4 x 9                | RAM16X1S x 9	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[23].ram/ram_low_reg  | Implied   | 4 x 7                | RAM16X1S x 7	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[24].ram/ram_high_reg | Implied   | 4 x 2                | RAM16X1S x 2	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[24].ram/ram_low_reg  | Implied   | 4 x 14               | RAM16X1S x 14	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[0].ram/ram_low_reg   | Implied   | 4 x 16               | RAM16X1S x 16	 | 
|i_1/\DUT/error_vector_gen /mem_single_seed             | mem_reg                            | Implied   | 16 x 32              | RAM16X1S x 32	 | 
|i_1/\DUT/error_vector_gen /loca_mem                    | mem_reg                            | Implied   | 64 x 12              | RAM64X1S x 12	 | 
+-------------------------------------------------------+------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |encap_tb__GB0 |           1|      2771|
|2     |keccak_top    |           1|      7565|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 869 ; free virtual = 6535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:12 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 838 ; free virtual = 6508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_1/\DUT/error_vector_gen  | onegen_instance/mem_dual_A/mem_reg      | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|i_1/\DUT/error_vector_gen  | onegen_instance/mem_dual_B/mem_reg      | 128 x 32(WRITE_FIRST)  | W | R | 128 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|encap_tb                   | DUT/encryption_unit/encrypt_mem/mem_reg | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|encap_tb                   | DUT/hash_mem/mem_reg                    | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-------------------------------------------------------+------------------------------------+-----------+----------------------+----------------+
|Module Name                                            | RTL Object                         | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------+------------------------------------+-----------+----------------------+----------------+
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[1].ram/ram_high_reg  | Implied   | 4 x 12               | RAM16X1S x 12	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[1].ram/ram_low_reg   | Implied   | 4 x 4                | RAM16X1S x 4	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[2].ram/ram_high_reg  | Implied   | 4 x 11               | RAM16X1S x 11	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[2].ram/ram_low_reg   | Implied   | 4 x 5                | RAM16X1S x 5	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[3].ram/ram_high_reg  | Implied   | 4 x 5                | RAM16X1S x 5	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[3].ram/ram_low_reg   | Implied   | 4 x 11               | RAM16X1S x 11	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[4].ram/ram_high_reg  | Implied   | 4 x 14               | RAM16X1S x 14	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[4].ram/ram_low_reg   | Implied   | 4 x 2                | RAM16X1S x 2	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[5].ram/ram_high_reg  | Implied   | 4 x 12               | RAM16X1S x 12	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[5].ram/ram_low_reg   | Implied   | 4 x 4                | RAM16X1S x 4	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[6].ram/ram_high_reg  | Implied   | 4 x 4                | RAM16X1S x 4	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[6].ram/ram_low_reg   | Implied   | 4 x 12               | RAM16X1S x 12	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[7].ram/ram_high_reg  | Implied   | 4 x 3                | RAM16X1S x 3	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[7].ram/ram_low_reg   | Implied   | 4 x 13               | RAM16X1S x 13	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[8].ram/ram_high_reg  | Implied   | 4 x 13               | RAM16X1S x 13	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[8].ram/ram_low_reg   | Implied   | 4 x 3                | RAM16X1S x 3	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[9].ram/ram_high_reg  | Implied   | 4 x 13               | RAM16X1S x 13	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[9].ram/ram_low_reg   | Implied   | 4 x 3                | RAM16X1S x 3	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[10].ram/ram_high_reg | Implied   | 4 x 1                | RAM16X1S x 1	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[10].ram/ram_low_reg  | Implied   | 4 x 15               | RAM16X1S x 15	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[11].ram/ram_high_reg | Implied   | 4 x 6                | RAM16X1S x 6	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[11].ram/ram_low_reg  | Implied   | 4 x 10               | RAM16X1S x 10	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[12].ram/ram_high_reg | Implied   | 4 x 9                | RAM16X1S x 9	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[12].ram/ram_low_reg  | Implied   | 4 x 7                | RAM16X1S x 7	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[13].ram/ram_high_reg | Implied   | 4 x 8                | RAM16X1S x 8	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[13].ram/ram_low_reg  | Implied   | 4 x 8                | RAM16X1S x 8	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[14].ram/ram_high_reg | Implied   | 4 x 2                | RAM16X1S x 2	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[14].ram/ram_low_reg  | Implied   | 4 x 14               | RAM16X1S x 14	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[15].ram/ram_high_reg | Implied   | 4 x 11               | RAM16X1S x 11	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[15].ram/ram_low_reg  | Implied   | 4 x 5                | RAM16X1S x 5	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[16].ram/ram_high_reg | Implied   | 4 x 4                | RAM16X1S x 4	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[16].ram/ram_low_reg  | Implied   | 4 x 12               | RAM16X1S x 12	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[17].ram/ram_high_reg | Implied   | 4 x 10               | RAM16X1S x 10	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[17].ram/ram_low_reg  | Implied   | 4 x 6                | RAM16X1S x 6	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[18].ram/ram_high_reg | Implied   | 4 x 15               | RAM16X1S x 15	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[18].ram/ram_low_reg  | Implied   | 4 x 1                | RAM16X1S x 1	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[19].ram/ram_high_reg | Implied   | 4 x 8                | RAM16X1S x 8	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[19].ram/ram_low_reg  | Implied   | 4 x 8                | RAM16X1S x 8	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[20].ram/ram_high_reg | Implied   | 4 x 14               | RAM16X1S x 14	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[20].ram/ram_low_reg  | Implied   | 4 x 2                | RAM16X1S x 2	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[21].ram/ram_high_reg | Implied   | 4 x 7                | RAM16X1S x 7	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[21].ram/ram_low_reg  | Implied   | 4 x 9                | RAM16X1S x 9	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[22].ram/ram_high_reg | Implied   | 4 x 7                | RAM16X1S x 7	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[22].ram/ram_low_reg  | Implied   | 4 x 9                | RAM16X1S x 9	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[23].ram/ram_high_reg | Implied   | 4 x 9                | RAM16X1S x 9	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[23].ram/ram_low_reg  | Implied   | 4 x 7                | RAM16X1S x 7	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[24].ram/ram_high_reg | Implied   | 4 x 2                | RAM16X1S x 2	  | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[24].ram/ram_low_reg  | Implied   | 4 x 14               | RAM16X1S x 14	 | 
|shake_instance/\data_path_instance/state_ram_instance  | ram_generator[0].ram/ram_low_reg   | Implied   | 4 x 16               | RAM16X1S x 16	 | 
|i_1/\DUT/error_vector_gen /mem_single_seed             | mem_reg                            | Implied   | 16 x 32              | RAM16X1S x 32	 | 
|i_1/\DUT/error_vector_gen /loca_mem                    | mem_reg                            | Implied   | 64 x 12              | RAM64X1S x 12	 | 
+-------------------------------------------------------+------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |encap_tb__GB0 |           1|      2770|
|2     |keccak_top    |           1|      7520|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DUT/error_vector_gen/onegen_instance/mem_dual_B/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DUT/error_vector_gen/onegen_instance/mem_dual_B/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DUT/encryption_unit/encrypt_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DUT/hash_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DUT/hash_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 841 ; free virtual = 6511
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/build/Artycs324g/encap/src/encap_tb.v:105]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:17 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 849 ; free virtual = 6517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:17 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 846 ; free virtual = 6514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 852 ; free virtual = 6522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 854 ; free virtual = 6523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 852 ; free virtual = 6522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 851 ; free virtual = 6521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    48|
|3     |LUT1       |    68|
|4     |LUT2       |   150|
|5     |LUT3       |   271|
|6     |LUT4       |   728|
|7     |LUT5       |   324|
|8     |LUT6       |  1330|
|9     |MUXF7      |    49|
|10    |MUXF8      |     6|
|11    |RAM16X1S   |   432|
|12    |RAM64X1S   |    12|
|13    |RAMB36E1   |     3|
|14    |RAMB36E1_1 |     1|
|15    |FDRE       |   558|
|16    |LD         |    38|
|17    |IBUF       |     2|
|18    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------------------+------+
|      |Instance                        |Module                              |Cells |
+------+--------------------------------+------------------------------------+------+
|1     |top                             |                                    |  4023|
|2     |  DUT                           |encap_seq_gen                       |  1275|
|3     |    encryption_unit             |encrypt_col_block                   |   276|
|4     |      encrypt_mem               |mem_dual__parameterized0            |    14|
|5     |    error_vector_gen            |fixed_weight_no_shake_mw            |   591|
|6     |      loca_mem                  |mem_single__parameterized1          |   114|
|7     |      mem_single_seed           |mem_single__parameterized0          |   110|
|8     |      onegen_instance           |onegen_mw_op                        |   220|
|9     |        mem_dual_A              |mem_dual                            |    52|
|10    |        mem_dual_B              |mem_dual_0                          |     8|
|11    |    hash_mem                    |mem_dual__parameterized1            |    53|
|12    |  shake_instance                |keccak_top                          |  2742|
|13    |    control_path_instance       |control_path                        |  1421|
|14    |    data_path_instance          |data_path                           |  1316|
|15    |      round_constants           |rc                                  |     5|
|16    |      state_ram_instance        |state_ram                           |  1274|
|17    |        \ram_generator[0].ram   |stateram_inference                  |    36|
|18    |        \ram_generator[10].ram  |stateram_inference__parameterized9  |    45|
|19    |        \ram_generator[11].ram  |stateram_inference__parameterized10 |    61|
|20    |        \ram_generator[12].ram  |stateram_inference__parameterized11 |    55|
|21    |        \ram_generator[13].ram  |stateram_inference__parameterized12 |    42|
|22    |        \ram_generator[14].ram  |stateram_inference__parameterized13 |    26|
|23    |        \ram_generator[15].ram  |stateram_inference__parameterized14 |    75|
|24    |        \ram_generator[16].ram  |stateram_inference__parameterized15 |    57|
|25    |        \ram_generator[17].ram  |stateram_inference__parameterized16 |    34|
|26    |        \ram_generator[18].ram  |stateram_inference__parameterized17 |    37|
|27    |        \ram_generator[19].ram  |stateram_inference__parameterized18 |    75|
|28    |        \ram_generator[1].ram   |stateram_inference__parameterized0  |    34|
|29    |        \ram_generator[20].ram  |stateram_inference__parameterized19 |    64|
|30    |        \ram_generator[21].ram  |stateram_inference__parameterized20 |    42|
|31    |        \ram_generator[22].ram  |stateram_inference__parameterized21 |    49|
|32    |        \ram_generator[23].ram  |stateram_inference__parameterized22 |    59|
|33    |        \ram_generator[24].ram  |stateram_inference__parameterized23 |    32|
|34    |        \ram_generator[2].ram   |stateram_inference__parameterized1  |    44|
|35    |        \ram_generator[3].ram   |stateram_inference__parameterized2  |    76|
|36    |        \ram_generator[4].ram   |stateram_inference__parameterized3  |    48|
|37    |        \ram_generator[5].ram   |stateram_inference__parameterized4  |    63|
|38    |        \ram_generator[6].ram   |stateram_inference__parameterized5  |    29|
|39    |        \ram_generator[7].ram   |stateram_inference__parameterized6  |    57|
|40    |        \ram_generator[8].ram   |stateram_inference__parameterized7  |    37|
|41    |        \ram_generator[9].ram   |stateram_inference__parameterized8  |    29|
|42    |      transform_calc            |transform                           |     5|
+------+--------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 853 ; free virtual = 6523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 2197.656 ; gain = 402.656 ; free physical = 910 ; free virtual = 6580
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2197.656 ; gain = 528.500 ; free physical = 910 ; free virtual = 6580
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2197.656 ; gain = 0.000 ; free physical = 983 ; free virtual = 6653
INFO: [Netlist 29-17] Analyzing 589 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/timing_artix7_100t.xdc]
Finished Parsing XDC File [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/timing_artix7_100t.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2207.656 ; gain = 0.000 ; free physical = 922 ; free virtual = 6592
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 482 instances were transformed.
  LD => LDCE: 38 instances
  RAM16X1S => RAM32X1S (RAMS32): 432 instances
  RAM64X1S => RAM64X1S (RAMS64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
327 Infos, 410 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:40 . Memory (MB): peak = 2207.656 ; gain = 807.352 ; free physical = 1058 ; free virtual = 6728
# read_xdc $constraints_pin
Parsing XDC File [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc]
WARNING: [Vivado 12-584] No ports matched 'lcd2'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd3'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd4'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd5'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd6'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd7'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd8'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_uart_tx'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_uart_rx'. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/james/Documents/IIS/FPGA/Cryto/ClassicMceliehw_FPGA/test/ClassicMceliehw_FPGA/modules/FPGA/Xilinx/pin_artix7_100t.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2271.688 ; gain = 64.031 ; free physical = 1058 ; free virtual = 6728

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a98b05b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2462.508 ; gain = 190.820 ; free physical = 763 ; free virtual = 6446

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a7ae556e

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2589.477 ; gain = 0.000 ; free physical = 629 ; free virtual = 6314
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22b65f170

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2589.477 ; gain = 0.000 ; free physical = 628 ; free virtual = 6312
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2394ec1eb

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2589.477 ; gain = 0.000 ; free physical = 628 ; free virtual = 6313
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2394ec1eb

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2589.477 ; gain = 0.000 ; free physical = 621 ; free virtual = 6306
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2394ec1eb

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2589.477 ; gain = 0.000 ; free physical = 621 ; free virtual = 6306
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2394ec1eb

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2589.477 ; gain = 0.000 ; free physical = 622 ; free virtual = 6307
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2589.477 ; gain = 0.000 ; free physical = 612 ; free virtual = 6297
Ending Logic Optimization Task | Checksum: 196bfaef4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2589.477 ; gain = 0.000 ; free physical = 620 ; free virtual = 6305

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.342 | TNS=-6423.739 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 196bfaef4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 606 ; free virtual = 6291
Ending Power Optimization Task | Checksum: 196bfaef4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2953.145 ; gain = 363.668 ; free physical = 611 ; free virtual = 6298

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 196bfaef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 613 ; free virtual = 6300

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 613 ; free virtual = 6300
Ending Netlist Obfuscation Task | Checksum: 196bfaef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 613 ; free virtual = 6300
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2953.145 ; gain = 745.488 ; free physical = 610 ; free virtual = 6297
# set ACTIVE_STEP opt_design
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 608 ; free virtual = 6294
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17ed28fde

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 606 ; free virtual = 6293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 601 ; free virtual = 6287

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e4b06e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 607 ; free virtual = 6293

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 3dec782a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 597 ; free virtual = 6284

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 3dec782a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 597 ; free virtual = 6284
Phase 1 Placer Initialization | Checksum: 3dec782a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 596 ; free virtual = 6283

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b982de1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 590 ; free virtual = 6277

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 11 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 139 nets or cells. Created 137 new cells, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 567 ; free virtual = 6251

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          137  |              2  |                   139  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          137  |              2  |                   139  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ada4eb86

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 567 ; free virtual = 6251
Phase 2.2 Global Placement Core | Checksum: fd6dd84a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 565 ; free virtual = 6249
Phase 2 Global Placement | Checksum: fd6dd84a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 566 ; free virtual = 6250

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce675d7b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 567 ; free virtual = 6251

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19718dbef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 564 ; free virtual = 6248

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 144496a4d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 564 ; free virtual = 6249

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1506bf6a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 567 ; free virtual = 6251

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12eeb5fb6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 550 ; free virtual = 6233

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ba9d3f86

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 554 ; free virtual = 6238

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: da6d607d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 553 ; free virtual = 6237

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ce420ef7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 551 ; free virtual = 6235

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: df893bef

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 571 ; free virtual = 6255
Phase 3 Detail Placement | Checksum: df893bef

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 567 ; free virtual = 6253

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13ff84e7b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13ff84e7b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 561 ; free virtual = 6248
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.136. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1df82dc14

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 549 ; free virtual = 6235
Phase 4.1 Post Commit Optimization | Checksum: 1df82dc14

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 551 ; free virtual = 6237

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1df82dc14

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 553 ; free virtual = 6239

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1df82dc14

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 545 ; free virtual = 6231

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 545 ; free virtual = 6231
Phase 4.4 Final Placement Cleanup | Checksum: 1768fea01

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 555 ; free virtual = 6241
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1768fea01

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 561 ; free virtual = 6248
Ending Placer Task | Checksum: a9f17a79

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 562 ; free virtual = 6248
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 575 ; free virtual = 6262
# set ACTIVE_STEP place_design
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 519 ; free virtual = 6221
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a9f17a79

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 506 ; free virtual = 6209

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130bfb7b2

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 504 ; free virtual = 6208

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183c7b51a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 493 ; free virtual = 6197

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183c7b51a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 490 ; free virtual = 6194
Phase 1 Placer Initialization | Checksum: 183c7b51a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 489 ; free virtual = 6193

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 490 ; free virtual = 6194
Phase 2 Final Placement Cleanup | Checksum: 183c7b51a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 485 ; free virtual = 6189
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 130bfb7b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 500 ; free virtual = 6204
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 506 ; free virtual = 6210

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.136 | TNS=-6717.513 |
Phase 1 Physical Synthesis Initialization | Checksum: 1454fcaa7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 481 ; free virtual = 6186
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.136 | TNS=-6717.513 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1454fcaa7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 496 ; free virtual = 6202

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.136 | TNS=-6717.513 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/ram_high_reg_0_3_11_11/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[331].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_3__1
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[331] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[331]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_5__0_n_0.  Re-placed instance shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_5__0
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.119 | TNS=-6717.480 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_5__0_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_5__0
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[331]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_3__1_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.041 | TNS=-6716.928 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_11_11/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[91].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_11_11_i_2__3
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[91] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[91]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[11].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_5
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_padded[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_8_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_8
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/din_padded[11]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_5_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.003 | TNS=-6714.628 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_high_reg_0_3_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/Q[0]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.000 | TNS=-6705.267 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[44].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__0
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_14[1]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_1__15_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.984 | TNS=-6705.205 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/ram_high_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/carry_reg_reg[1][2].  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[2]_i_1
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/carry_reg_reg[1][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/carry_reg_reg[1][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[0].  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_3
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/carry_reg_reg[1][2]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/temp_regs.z0_half_reg[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.979 | TNS=-6704.406 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4]_2[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_8_8_i_2__6
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[5].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_7
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_12_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_12
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_15_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_15
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_12_n_0. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_12_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.978 | TNS=-6703.991 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_11_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_11
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[5]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_7_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.973 | TNS=-6701.414 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_8_n_0_repN.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_8_comp
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/din_padded[11]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_5_comp_1.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.963 | TNS=-6698.882 |
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/Q[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/Q[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.958 | TNS=-6661.642 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_13_13/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[301].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_3__11
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[301] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[301]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.953 | TNS=-6661.184 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/ram_low_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[154].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_10_10_i_2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[154] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[154]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[10].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_7
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[154]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_10_10_i_2_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.953 | TNS=-6661.053 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[250].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_2__2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[250] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[250]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[10].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_7
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[250]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_2__2_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.948 | TNS=-6661.670 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_low_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[90].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_2__3
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[90] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[90]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[10].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_7
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_padded[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_11_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_11
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_13_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_13
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_11_n_0. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_11_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.947 | TNS=-6661.643 |
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_10_n_0.  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_10
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.946 | TNS=-6657.832 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_low_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[286].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_4_4_i_2__3
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[286] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[286]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_4__10_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_4__10
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[286]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_4_4_i_2__3_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_4__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.942 | TNS=-6657.406 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/ram_high_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[173].  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_3__12
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[173]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.933 | TNS=-6657.156 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[275].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_2__10
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_20[2]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_1__18_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[275]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.926 | TNS=-6657.123 |
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/to_be_read_reg[6].  Re-placed instance shake_instance/control_path_instance/to_be_read_reg_reg[6]
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/to_be_read_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.926 | TNS=-6650.487 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/ram_low_reg_0_3_12_12/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[172].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_12_12_i_3__0
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[172] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[172]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[12].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[172]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_12_12_i_3__0_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.922 | TNS=-6650.593 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/ram_low_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[99].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_3__8
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_13[3]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_1__12_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[99]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.920 | TNS=-6650.488 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_low_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/counter_reg[5]_1[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/counter_reg[5]_1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.917 | TNS=-6674.517 |
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/to_be_read_reg[2].  Re-placed instance shake_instance/control_path_instance/to_be_read_reg_reg[2]
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/to_be_read_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.915 | TNS=-6672.112 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_low_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[227].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__3
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[227] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[227]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[1].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_4
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_11_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_11
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[1]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_4_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.914 | TNS=-6668.570 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[217].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_2__12
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[217] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[217]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_5
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.913 | TNS=-6666.003 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/Q[0]_repN.  Did not re-place instance shake_instance/control_path_instance/FSM_sequential_current_state_reg[0]_replica
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[203].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_3__5
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[203] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[203]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4].  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_6_6_i_6
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.913 | TNS=-6665.756 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/ram_high_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[156].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_3__2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[156] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[156]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[12].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[156]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_3__2_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.912 | TNS=-6665.827 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_high_reg_0_3_13_13/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[77].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_13_13_i_2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[77] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[77]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.911 | TNS=-6665.696 |
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[44]_repN_1.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__0_comp_1
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[44]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[193].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_3__10
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[44]_repN_1. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__0_comp_2.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[193]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6665.411 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[316].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_2__2
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_1[4]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_4_4_i_1__1_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[316]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6664.814 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_high_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[307].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_2__6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_0[3]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_1__0_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[307]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6664.692 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/ram_low_reg_0_3_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[62].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_9_9_i_2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6664.438 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_12_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_12
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/din_padded[11]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_5_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6657.693 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_1_1_i_2__5
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/counter_reg[4]_2.  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_high_reg_0_3_1_1_i_5__1
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/counter_reg[4]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6657.488 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_low_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[226].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_0_0_i_3__10
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_2[2]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_1__2_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[226]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6657.282 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[55].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__14
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[55]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_9
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[55]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__14_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6657.368 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/ram_high_reg_0_3_7_7/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[151].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_2__1
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[151] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[151]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6656.961 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/ram_high_reg_0_3_13_13/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[333].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_3__0
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[333] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[333]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4_n_0.  Re-placed instance shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6656.853 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[14].ram/ram_low_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_3[1].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_5_5_i_3__4
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_3[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_2.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_5__1
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_3[1]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_5_5_i_3__4_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6656.321 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[130].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_2__0
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[130] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[130]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6656.035 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[281].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_9_9_i_2__3
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_20[8]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_1__9_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[281]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-6655.755 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/ram_high_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/carry_reg_reg[1][15].  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[17]_i_1
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/carry_reg_reg[1][15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/carry_reg_reg[1][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[0].  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_3
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_padded[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_6_n_0.  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_6
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6654.417 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[12]_repN.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5_comp
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[172]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_12_12_i_3__0_comp_1.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6654.203 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/ram_low_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[1].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_low_reg_0_3_0_0_i_3__9
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_1.  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_3_3_i_5__3
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6653.673 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_high_reg_reg[0]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/ram_low_reg_0_3_2_2_i_2__2
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_high_reg_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_high_reg_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/ram_high_reg_0_3_2_2_i_5__4
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_high_reg_reg[0]_0. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/ram_low_reg_0_3_2_2_i_2__2_comp.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6653.409 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/D[24].  Did not re-place instance shake_instance/control_path_instance/dout_reg[24]_i_1
INFO: [Physopt 32-710] Processed net DUT/hash_mem/mem_reg_i_25__1_n_0. Critical path length was reduced through logic transformation on cell DUT/hash_mem/mem_reg_i_25__1_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/D[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6652.846 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[7].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_9_9_i_6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4_n_0. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_13_13_i_4_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6652.434 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[2].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_2_2_i_3__10
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_9
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6652.414 |
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_9
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[2]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_2_2_i_3__10_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6652.331 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_low_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/temp_regs.z0_reg_reg[22].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_4_4_i_2__8
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/temp_regs.z0_reg_reg[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/temp_regs.z0_reg_reg[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_4_4_i_3__0_n_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_4_4_i_3__0
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/temp_regs.z0_reg_reg[22]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_4_4_i_2__8_comp.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_4_4_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6651.753 |
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_5
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_9_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_9
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_14_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_14
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_9_n_0. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_9_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6650.395 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/D[8].  Did not re-place instance shake_instance/control_path_instance/dout_reg[8]_i_1
INFO: [Physopt 32-710] Processed net DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg_1[8]. Critical path length was reduced through logic transformation on cell DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg_i_16__1_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/D[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6649.890 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/raddr_high_reg_reg[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/ram_low_reg_0_3_2_2_i_2__3
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/raddr_high_reg_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/raddr_high_reg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/ram_high_reg_0_3_2_2_i_5__3
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/raddr_high_reg_reg[0]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/ram_low_reg_0_3_2_2_i_2__3_comp.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6649.689 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_high_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[207].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_3__3
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_13[10]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_1__4_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[207]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6649.399 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4]_repN.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_9_comp
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[55]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__14_comp_1.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6649.279 |
INFO: [Physopt 32-601] Processed net shake_instance/control_path_instance/data_length_reg[6]. Net driver shake_instance/control_path_instance/data_length_reg_reg[6] was replaced.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6648.442 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[307]_repN_1.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_2__6_comp_1
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[307]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_2__5_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_2__5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[307]_repN_1. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_2__6_comp_2.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_2__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6648.169 |
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/carry_reg_reg[2].  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/temp_regs.z0_half_reg[24]_i_5
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/carry_reg_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6648.297 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_9_n_0.  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_9
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_13_n_0.  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_13
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_9_n_0. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_9_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6646.988 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/ram_high_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[133].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_2__0
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_15[5]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_1__12_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[133]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6646.761 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[306].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__15
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[306] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[306]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6646.737 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[297].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_9_9_i_3__3
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[297] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[297]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_9_9_i_6
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_8_8_i_3__0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_4_4_i_4__0
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_0. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_9_9_i_6_comp.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_8_8_i_3__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6646.580 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[194].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_3__7
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[194] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[194]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6646.578 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_8_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_8
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_5_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6642.922 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_high_reg_0_3_7_7/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[279].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_2__8
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[279] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[279]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6642.908 |
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_16_n_0.  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_16
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6640.894 |
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/data_length_reg_reg[2][0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_10_10_i_3__2
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/data_length_reg_reg[2][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/data_length_reg_reg[2][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6640.669 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/ram_high_reg_0_3_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[268].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_9_9_i_3__3
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[268] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[268]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6640.329 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_1[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_1_1_i_2__12
INFO: [Physopt 32-81] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_1[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.908 | TNS=-6641.438 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[252].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__11
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[252]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[12].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6640.760 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_low_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/Q[0]_repN.  Did not re-place instance shake_instance/control_path_instance/FSM_sequential_current_state_reg[0]_replica
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[270].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_11_11_i_3__2
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[270]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/counter_reg[4]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_10_10_i_5
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/counter_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_2_2_i_5__4.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_10_10_i_9
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_2_2_i_5__4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/temp_regs.z0_reg_reg[20].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/ram_high_reg_0_3_0_0_i_5__3
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/temp_regs.z0_reg_reg[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/temp_regs.z0_reg_reg[20]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/ram_low_reg_0_3_0_0_i_2__22
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/temp_regs.z0_reg_reg[20]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/absorb_data.  Did not re-place instance shake_instance/control_path_instance/generate_z0_mux[0].z0_mux[0]_i_2
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/absorb_data. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DUT/error_vector_gen/FSM_sequential_state_reg[0]_1.  Did not re-place instance DUT/error_vector_gen/to_be_read_reg[10]_i_3
INFO: [Physopt 32-702] Processed net DUT/error_vector_gen/FSM_sequential_state_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_ready_shake.  Did not re-place instance shake_instance/control_path_instance/din_save_reg[31]_i_4
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_ready_shake. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_save_reg[31]_i_7_n_0.  Did not re-place instance shake_instance/control_path_instance/din_save_reg[31]_i_7
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_save_reg[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_20[10].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_10_10_i_1__6
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_20[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_1[0]_repN.  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_1_1_i_2__12_replica
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_1[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6640.632 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[306].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__15
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[306]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[2].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_4
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_padded[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_10_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_10
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6638.709 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[300].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_3__8
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[300]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_6__2_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_6__2
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_6__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6637.209 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_1_1_i_2__5
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/counter_reg[4]_2.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_high_reg_0_3_1_1_i_5__1
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/counter_reg[4]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6637.054 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/ram_low_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[170].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_10_10_i_3__2
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[170]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[10].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_7
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_padded[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_10_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_10
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_13_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_13
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6633.008 |
INFO: [Physopt 32-663] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[1].  Re-placed instance DUT/error_vector_gen/wr_addr_ms_reg[1]
INFO: [Physopt 32-735] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.840 |
INFO: [Physopt 32-663] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[2].  Re-placed instance DUT/error_vector_gen/wr_addr_ms_reg[2]
INFO: [Physopt 32-735] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.731 |
INFO: [Physopt 32-663] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[3].  Re-placed instance DUT/error_vector_gen/wr_addr_ms_reg[3]
INFO: [Physopt 32-735] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.622 |
INFO: [Physopt 32-663] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[4].  Re-placed instance DUT/error_vector_gen/wr_addr_ms_reg[4]
INFO: [Physopt 32-735] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.513 |
INFO: [Physopt 32-663] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[5].  Re-placed instance DUT/error_vector_gen/wr_addr_ms_reg[5]
INFO: [Physopt 32-735] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.280 |
INFO: [Physopt 32-663] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[6].  Re-placed instance DUT/error_vector_gen/wr_addr_ms_reg[6]
INFO: [Physopt 32-735] Processed net DUT/error_vector_gen/wr_addr_ms_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.275 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.275 |
Phase 3 Critical Path Optimization | Checksum: 1454fcaa7

Time (s): cpu = 00:02:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 559 ; free virtual = 6247

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.275 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_low_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/Q[0]_repN.  Did not re-place instance shake_instance/control_path_instance/FSM_sequential_current_state_reg[0]_replica
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[270].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_11_11_i_3__2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[270] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[270]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/counter_reg[4]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_10_10_i_5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[270]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_11_11_i_3__2_comp.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/counter_reg[4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.901 | TNS=-6630.165 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/ram_low_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[307].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_2__6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_8[3]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_1__7_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[307]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.881 | TNS=-6630.047 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/ram_high_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[156].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_3__2_comp
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[156] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[156]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/ram_high_reg_0_3_10_10_i_5__2
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[156]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_3__2_comp_1.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.878 | TNS=-6629.652 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[252].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__11
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[252] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[252]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[12].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[252]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__11_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.876 | TNS=-6629.666 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_14_14/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[287].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[287] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[287]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/ram_high_reg_0_3_10_10_i_5__3
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/counter_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.864 | TNS=-6629.042 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[65].  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_2__2
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.863 | TNS=-6629.003 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_low_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[228].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__12
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[228] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[228]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[2].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_5
INFO: [Physopt 32-134] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_8_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_8
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_13_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_13
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.851 | TNS=-6627.307 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_high_reg_0_3_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[281].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_9_9_i_2__3
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[281]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6]_repN.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_5_replica
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[281]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_9_9_i_2__3_comp_2.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[6]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.851 | TNS=-6627.259 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[12].ram/ram_high_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[220].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_2__3
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_17[5]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_1__13_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[220]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.837 | TNS=-6626.843 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/ram_low_reg_0_3_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[191].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_9_9_i_2__2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[191] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[191]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/FSM_sequential_current_state_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/FSM_sequential_current_state_reg[0]_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_11_11_i_5__2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/FSM_sequential_current_state_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/FSM_sequential_current_state_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_11_11_i_7_n_0.  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_11_11_i_7
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_11_11_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.836 | TNS=-6623.978 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_high_reg_0_3_13_13/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[77].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_13_13_i_2
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[77] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[77]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[7].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_9_9_i_6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[77]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_13_13_i_2_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.835 | TNS=-6624.106 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/ram_low_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[216].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_2__6
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[216] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[216]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_low_reg_0_3_3_3_i_5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[216]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_2__6_comp.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.835 | TNS=-6623.260 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_low_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[263].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_3__10
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[263] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[263]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/temp_regs.z0_reg_reg[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/temp_regs.z0_reg_reg[22].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_3_3_i_8__0
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[263]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_3__10_comp.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/temp_regs.z0_reg_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.831 | TNS=-6623.246 |
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/ram_low_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[56].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_2__5
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[56]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.830 | TNS=-6623.174 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[8].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_6
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_10_n_0.  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_10
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/raddr_low_reg[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/raddr_low_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_low_reg_0_3_7_7/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[231].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__3
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_2[7]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_1__1_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[231]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[65].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_2__2
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/din_high[1]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_1_comp.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[65]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[12]_repN_2.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5_comp
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[252]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__11_comp_1.
INFO: [Physopt 32-735] Processed net shake_instance/control_path_instance/din_padded[12]_repN_2. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_high_reg_0_3_7_7/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[204].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_3__5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_13[7]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_1__8_comp.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_3.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_11_11_i_5
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/temp_regs.z0_reg_reg[8].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_low_reg_0_3_11_11_i_5
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_3. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_11_11_i_5_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[92].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_0_0_i_3__11
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[92] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[92]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[12].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/din_padded[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_padded[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_9_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_9
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/din_padded[12]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5_comp.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_7_7_i_2__7
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_9
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_17_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_17
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[4]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_9_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/raddr_high_reg_reg[0]_6.  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/ram_low_reg_0_3_1_1_i_3__11
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_low_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/data_length_reg[2]. Replicated 2 times.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_high_reg_0_3_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[280].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_2__1
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[280] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[280]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[1]_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_8_8_i_5__1
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[280]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_2__1_comp.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/din_padded[12]_repN_2.  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_5_comp_3
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/D[9].  Did not re-place instance shake_instance/control_path_instance/dout_reg[9]_i_1
INFO: [Physopt 32-710] Processed net DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg_1[9]. Critical path length was reduced through logic transformation on cell DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg_i_15__1_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/ram_high_reg_0_3_11_11/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[45].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__1
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/ram_low_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[105].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_3__5
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[105] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[105]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/counter_reg[4]_1.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_5_5_i_7__1
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[105]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_3__5_comp.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_9_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_9
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/ram_high_reg_0_3_10_10_i_5__3
INFO: [Physopt 32-572] Net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/counter_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/counter_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/temp_regs.z0_reg_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/ram_high_reg_0_3_10_10_i_6__0
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/counter_reg[4]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/ram_high_reg_0_3_10_10_i_5__3_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/data_length_reg[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/data_length_reg[2]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/data_length_reg[2]_repN_2. Replicated 1 times.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[291].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_3__6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_12[3]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_1__11_comp.
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/data_length_reg[2]_repN_4. Replicated 1 times.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_13_13/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[301].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_3__11
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_path_instance/din_ram[301] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[301]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/data_length_reg_reg[2]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[7].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_9_9_i_6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[301]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_3__11_comp.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/carry_reg_reg[1][18].  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[21]_i_1
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_4[0]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_0_0_i_1__5_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_low_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__6_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__6
INFO: [Physopt 32-572] Net shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Common 17-14] Message 'Physopt 32-572' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_7_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_8_8_i_7
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__6_n_0. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__6_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[79].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__2
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[79]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_13_13_i_5_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_13_13_i_5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[79]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__2_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/counter_reg[4]_3[1].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_high_reg_0_3_1_1_i_2__13
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_4[1]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_1__5_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_high_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[201].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_3__9
INFO: [Physopt 32-662] Processed net DUT/hash_mem/mem_reg_1.  Did not re-place instance DUT/hash_mem/mem_reg_i_55
INFO: [Physopt 32-702] Processed net DUT/hash_mem/mem_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/counter_reg[6]_19.  Did not re-place instance shake_instance/control_path_instance/dout_reg[25]_i_2
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[20].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/counter_reg[4]_0[1].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/ram_low_reg_0_3_1_1_i_3__12
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/counter_reg[4]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/force_done_shake_reg_3.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_5__4
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/counter_reg[4]_0[1]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/ram_low_reg_0_3_1_1_i_3__12_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/ram_high_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[173].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_3__12
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_low_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[227].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__3
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[227]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[1].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_4_comp
INFO: [Physopt 32-134] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/ram_high_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[149].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_2[5]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_1__2_comp.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/temp_regs.z0_reg_reg[1].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_8_8_i_12
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/ram_high_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/raddr_high_reg_reg[0]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[10].ram/ram_low_reg_0_3_2_2_i_2__2_comp
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/ram_low_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/temp_regs.z0_reg_reg[23].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_high_reg_0_3_1_1_i_2__7
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/temp_regs.z0_reg_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_9_9_i_6_comp
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/temp_regs.z0_reg_reg[23]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_high_reg_0_3_1_1_i_2__7_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/carry_reg_reg[1][13].  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[15]_i_1
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_7[0]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_0_0_i_1__8_comp.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_10_n_0.  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_10_10_i_10
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/ram_high_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[213].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__0
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[213]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_0_0_i_6__1
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[213]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_5_5_i_2__0_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[237].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_11_11_i_2
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_3[4]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_1__3_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[245].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_2__7
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[245]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[5].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_7
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/din_padded[5]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/ram_high_reg_0_3_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[134].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_2__2
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[134]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[3].  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_7
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/ram_low_reg_0_3_12_12/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[172].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_12_12_i_3__0_comp_1
INFO: [Physopt 32-81] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[172]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/raddr_low_reg_reg[0]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_7_7_i_2__3
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/raddr_low_reg_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_7_7_i_3_n_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_7_7_i_3
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/raddr_low_reg_reg[0]_0. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_7_7_i_2__3_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4]_2[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_8_8_i_2__6
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/temp_regs.z0_reg_reg[13].  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[23].ram/ram_high_reg_0_3_4_4_i_7__0
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/ram_low_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[1].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_low_reg_0_3_0_0_i_3__9
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[297].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_9_9_i_3__3
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[297]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/counter_reg[4]_0.  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[4].ram/ram_low_reg_0_3_9_9_i_6_comp
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/counter_reg[4]_1[0]_repN.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_low_reg_0_3_1_1_i_2__12_replica
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/ram_high_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/carry_reg_reg[1][15].  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[17]_i_1
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/carry_reg_reg[1][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[0].  Did not re-place instance shake_instance/control_path_instance/temp_regs.z0_half_reg[23]_i_3
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/carry_reg_reg[1][15]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/temp_regs.z0_half_reg[17]_i_1_comp.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[172]_repN.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_12_12_i_3__0_comp_1_replica
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[9].ram/ram_high_reg_0_3_7_7/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[151].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_2__1
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[151]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4]_1.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_5_5_i_5__3
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[151]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_2__1_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[260].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_3__6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_15[1]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_1__16_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[14].ram/ram_low_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[323].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_3__12
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[323]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_6_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[323]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_3__12_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/ram_low_reg_0_3_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[154].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_10_10_i_2_comp
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[154]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[13].ram/ram_high_reg_0_3_8_8_i_5__2
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[154]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_10_10_i_2_comp_1.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[56].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_2__5
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_10[4]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_1__9_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[317].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_2__11
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/carry_reg_reg[2].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/temp_regs.z0_half_reg[24]_i_5
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/carry_reg_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/temp_regs.z0_half_reg[24]_i_7_n_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/temp_regs.z0_half_reg[24]_i_7
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/carry_reg_reg[2]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/temp_regs.z0_half_reg[24]_i_5_comp.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/raddr_high_reg_reg[0]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_1_1_i_2__8
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_3[4]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_1__3_comp_1.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/temp_regs.z0_reg_reg[22].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_3_3_i_8__0
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/counter_reg[4]_2[0]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_8_8_i_2__6_comp.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/data_length_reg_reg[2][0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_10_10_i_3__2
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/data_length_reg_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/counter_reg[4]_0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_10_10_i_5
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/data_length_reg_reg[2][0]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_10_10_i_3__2_comp.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[3].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_2_2_i_7
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[134]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_6_6_i_2__2_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_low_reg_0_3_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[45].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__1
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/counter_reg[4].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/ram_high_reg_0_3_8_8_i_6__0
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[45]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__1_comp.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[5].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_7
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_high_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[275].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_2__10
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[275]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_6_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_6
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[275]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_2__10_comp_2.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[305].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__15
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[305]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[0].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_4
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[305]. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__15_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[44]_repN_1.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_1_1_i_2__0_comp_2
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[18].ram/ram_high_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[276].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_2__12
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[276]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/counter_reg[4]_1.  Re-placed instance shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_4_4_i_5__3
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_padded[5].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_7
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_padded[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_18_n_0.  Re-placed instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_18
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[1].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_low_reg_0_3_0_0_i_3__9
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_1.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_high_reg_0_3_3_3_i_5__3
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/counter_reg[4]_2[1]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[16].ram/ram_low_reg_0_3_0_0_i_3__9_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[1].ram/ram_high_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[17].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_1_1_i_2__1
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[8].ram/ram_low_reg_0_3_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[141].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_0_0_i_3__8
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_high_reg_0_3_7_7/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[279].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_7_7_i_2__8
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[279]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_16_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_3_3_i_16
INFO: [Physopt 32-710] Processed net shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_n_0. Critical path length was reduced through logic transformation on cell shake_instance/control_path_instance/ram_low_reg_0_3_7_7_i_5__0_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_1_1_i_2__5
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/counter_reg[4]_2.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_high_reg_0_3_1_1_i_5__1
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/raddr_high_reg_reg[0]. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_1_1_i_2__5_comp.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/counter_reg[4]_1.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_4_4_i_5__3
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/counter_reg[4]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_4_4_i_4__3.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_5_5_i_4
INFO: [Physopt 32-710] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/counter_reg[4]_1. Critical path length was reduced through logic transformation on cell shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_4_4_i_5__3_comp.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[24].ram/ram_low_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/Q[0]_repN.  Did not re-place instance shake_instance/control_path_instance/FSM_sequential_current_state_reg[0]_replica
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_2__9_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_2__9
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_4_4_i_2__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_7_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_7
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[0].ram/ram_low_reg_0_3_4_4_i_5__0.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[0].ram/ram_high_reg_0_3_0_0_i_12
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[0].ram/ram_low_reg_0_3_4_4_i_5__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/raddr_high_reg_reg[0]_2.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[5].ram/ram_high_reg_0_3_4_4_i_5
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_low_reg_0_3_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[228].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_2_2_i_2__12
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[228]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[2].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_5
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_length_reg_reg[2]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_8_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_8
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_13_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_13
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_9_n_0.  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_0_0_i_9
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[11].ram/ram_low_reg_0_3_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[185].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_2__1
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[185]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/counter_reg[4]_1.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_5_5_i_7__1
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/counter_reg[4]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/temp_regs.z0_reg_reg[13].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/ram_high_reg_0_3_5_5_i_10
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[22].ram/temp_regs.z0_reg_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_high_reg_0_3_8_8_i_3
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/raddr_high_reg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/temp_regs.z0_reg_reg[19][8].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/ram_low_reg_0_3_0_0_i_2__20
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/temp_regs.z0_reg_reg[19][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/counter_reg[5]_2.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_0_0_i_3__5
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/counter_reg[5]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/absorb_data.  Did not re-place instance shake_instance/control_path_instance/generate_z0_mux[0].z0_mux[0]_i_2
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/absorb_data. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DUT/error_vector_gen/FSM_sequential_state_reg[0]_1.  Did not re-place instance DUT/error_vector_gen/to_be_read_reg[10]_i_3
INFO: [Physopt 32-702] Processed net DUT/error_vector_gen/FSM_sequential_state_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_ready_shake.  Did not re-place instance shake_instance/control_path_instance/din_save_reg[31]_i_4
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_ready_shake. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/din_save_reg[31]_i_7_n_0.  Did not re-place instance shake_instance/control_path_instance/din_save_reg[31]_i_7
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/din_save_reg[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_9[3].  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_3_3_i_1__8
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/raddr_low_reg_reg[0]_9[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[15].ram/ram_high_reg_0_3_5_5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[245].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_2__7
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/data_path_instance/din_ram[245]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_4_4_i_4__3.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_5_5_i_4
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_4_4_i_4__3.  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_5_5_i_4
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[21].ram/ram_high_reg_0_3_4_4_i_4__3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_low_reg_reg[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/ram_high_reg_0_3_0_0_i_6
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[7].ram/raddr_low_reg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/temp_regs.z0_reg_reg[6].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/ram_low_reg_0_3_0_0_i_2__2
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[6].ram/temp_regs.z0_reg_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/dout_internal126_out.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_0_0_i_4__7
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/dout_internal126_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/raddr_high_reg_reg[0]_6[5].  Did not re-place instance shake_instance/control_path_instance/ram_high_reg_0_3_5_5_i_1__6
INFO: [Physopt 32-702] Processed net DUT/hash_mem/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/D[10].  Did not re-place instance shake_instance/control_path_instance/dout_reg[10]_i_1
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/D[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/counter_reg[6]_25.  Did not re-place instance shake_instance/control_path_instance/dout_reg[26]_i_2
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/counter_reg[6]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/counter_reg[4]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[19].ram/dout_reg[26]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/temp_regs.z0_reg_reg[17]_0[0].  Did not re-place instance shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_low_reg_0_3_0_0_i_2__18
INFO: [Physopt 32-702] Processed net shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/temp_regs.z0_reg_reg[17]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net shake_instance/control_path_instance/dout_internal152_out.  Did not re-place instance shake_instance/control_path_instance/ram_low_reg_0_3_0_0_i_3
INFO: [Physopt 32-702] Processed net shake_instance/control_path_instance/dout_internal152_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg_1[10].  Did not re-place instance DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg_i_14__1
INFO: [Physopt 32-702] Processed net DUT/error_vector_gen/onegen_instance/mem_dual_A/mem_reg_1[10]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1454fcaa7

Time (s): cpu = 00:04:27 ; elapsed = 00:01:18 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 532 ; free virtual = 6218
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 533 ; free virtual = 6219
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.690 | TNS=-6647.634 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.445  |         69.879  |           23  |              0  |                   174  |           0  |           2  |  00:01:17  |
|  Total          |          0.445  |         69.879  |           23  |              0  |                   174  |           0  |           3  |  00:01:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 532 ; free virtual = 6218
Ending Physical Synthesis Task | Checksum: 1454fcaa7

Time (s): cpu = 00:04:27 ; elapsed = 00:01:18 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 535 ; free virtual = 6221
INFO: [Common 17-83] Releasing license: Implementation
1016 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:28 ; elapsed = 00:01:19 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 537 ; free virtual = 6223
# set ACTIVE_STEP phys_opt_design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c82529a7 ConstDB: 0 ShapeSum: ed8b8141 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12bd5897a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 415 ; free virtual = 6099
Post Restoration Checksum: NetGraph: 75eb220d NumContArr: b5ea676d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12bd5897a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 379 ; free virtual = 6065

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12bd5897a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 353 ; free virtual = 6038

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12bd5897a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 351 ; free virtual = 6037
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21ed0b4cb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 341 ; free virtual = 6027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.654 | TNS=-6256.702| WHS=-0.389 | THS=-75.730|

Phase 2 Router Initialization | Checksum: 166c1e6cd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 341 ; free virtual = 6027

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0171041 %
  Global Horizontal Routing Utilization  = 0.014919 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3815
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3743
  Number of Partially Routed Nets     = 72
  Number of Node Overlaps             = 130


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a58690f0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 325 ; free virtual = 6011
INFO: [Route 35-580] Design has 853 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |                      clk |     shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/ram_low_reg_0_3_1_1/SP/ADR0|
|              sys_clk_pin |                      clk |   shake_instance/data_path_instance/state_ram_instance/ram_generator[17].ram/ram_high_reg_0_3_6_6/SP/ADR1|
|              sys_clk_pin |                      clk |     shake_instance/data_path_instance/state_ram_instance/ram_generator[3].ram/ram_low_reg_0_3_1_1/SP/ADR1|
|              sys_clk_pin |                      clk |    shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_high_reg_0_3_6_6/SP/ADR0|
|              sys_clk_pin |                      clk |    shake_instance/data_path_instance/state_ram_instance/ram_generator[2].ram/ram_high_reg_0_3_6_6/SP/ADR1|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1785
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.724 | TNS=-7846.632| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 150cf5e1c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 322 ; free virtual = 6011

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 428
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.250 | TNS=-7627.430| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fd695276

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 302 ; free virtual = 5989

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.298 | TNS=-7671.420| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26a3e531c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 295 ; free virtual = 5985
Phase 4 Rip-up And Reroute | Checksum: 26a3e531c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 295 ; free virtual = 5985

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24881ce32

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 302 ; free virtual = 5992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.170 | TNS=-7448.764| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 965c478a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 288 ; free virtual = 5978

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 965c478a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 284 ; free virtual = 5974
Phase 5 Delay and Skew Optimization | Checksum: 965c478a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 284 ; free virtual = 5974

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1627e7cc5

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 290 ; free virtual = 5979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.137 | TNS=-7430.479| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cca1a86e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 287 ; free virtual = 5975
Phase 6 Post Hold Fix | Checksum: cca1a86e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 288 ; free virtual = 5977

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.94381 %
  Global Horizontal Routing Utilization  = 1.86338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y126 -> INT_R_X39Y126
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 15d891a65

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 296 ; free virtual = 5984

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15d891a65

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 290 ; free virtual = 5979

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2267efd6f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 283 ; free virtual = 5973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.137 | TNS=-7430.479| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2267efd6f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 280 ; free virtual = 5970
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 323 ; free virtual = 6014

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2953.145 ; gain = 0.000 ; free physical = 323 ; free virtual = 6014
# set ACTIVE_STEP route_design
# report_utilization -file $file_utilization
# report_utilization -hierarchical -hierarchical_depth 6 -file $file_utilization_hierarchical
# report_timing -file $file_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
# report_timing_summary -file $file_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_clocks -file $file_clocks
# write_bitstream -force $top_module.bit
Command: write_bitstream -force encap_tb.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/dont_capture_C0__0 is a gated clock net sourced by a combinational pin DUT/dont_capture_C0_reg_i_1/O, cell DUT/dont_capture_C0_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/dont_capture_shake__0 is a gated clock net sourced by a combinational pin DUT/dont_capture_shake_reg_i_1/O, cell DUT/dont_capture_shake_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/encryption_unit/shift_e_bits_reg_i_2_n_0 is a gated clock net sourced by a combinational pin DUT/encryption_unit/shift_e_bits_reg_i_2/O, cell DUT/encryption_unit/shift_e_bits_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/encryption_unit/wren_0_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin DUT/encryption_unit/wren_0_reg_i_2__0/O, cell DUT/encryption_unit/wren_0_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/encryption_unit/wren_1_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin DUT/encryption_unit/wren_1_reg_i_2__0/O, cell DUT/encryption_unit/wren_1_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/initial_loading__0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/initial_loading_reg_i_2/O, cell DUT/error_vector_gen/initial_loading_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/onegen_instance/init_reg_i_2_n_0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/onegen_instance/init_reg_i_2/O, cell DUT/error_vector_gen/onegen_instance/init_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/onegen_instance/rd_en_reg_i_2_n_0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/onegen_instance/rd_en_reg_i_2/O, cell DUT/error_vector_gen/onegen_instance/rd_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/onegen_instance/reading_out_reg_i_2_n_0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/onegen_instance/reading_out_reg_i_2/O, cell DUT/error_vector_gen/onegen_instance/reading_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/onegen_instance/start_onegen__0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/onegen_instance/start_onegen_reg_i_2/O, cell DUT/error_vector_gen/onegen_instance/start_onegen_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/onegen_instance/wren_0_reg_i_2_n_0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/onegen_instance/wren_0_reg_i_2/O, cell DUT/error_vector_gen/onegen_instance/wren_0_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/onegen_instance/wren_1_reg_i_2_n_0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/onegen_instance/wren_1_reg_i_2/O, cell DUT/error_vector_gen/onegen_instance/wren_1_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/seed_wr_en__0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/seed_wr_en_reg_i_2/O, cell DUT/error_vector_gen/seed_wr_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/shake_input_type_reg[1]_i_1_n_0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/shake_input_type_reg[1]_i_1/O, cell DUT/error_vector_gen/shake_input_type_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/shake_out_capture_ready_reg_i_1_n_0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/shake_out_capture_ready_reg_i_1/O, cell DUT/error_vector_gen/shake_out_capture_ready_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/shift_shake_op__0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/shift_shake_op_reg_i_1/O, cell DUT/error_vector_gen/shift_shake_op_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/weight_counter_init__0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/weight_counter_init_reg_i_2/O, cell DUT/error_vector_gen/weight_counter_init_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/error_vector_gen/wr_en_ms__0 is a gated clock net sourced by a combinational pin DUT/error_vector_gen/wr_en_ms_reg_i_2/O, cell DUT/error_vector_gen/wr_en_ms_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/first_C0__0 is a gated clock net sourced by a combinational pin DUT/first_C0_reg_i_2/O, cell DUT/first_C0_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/first_C1__0 is a gated clock net sourced by a combinational pin DUT/first_C1_reg_i_2/O, cell DUT/first_C1_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/h_wren_1__0 is a gated clock net sourced by a combinational pin DUT/h_wren_1_reg_i_2/O, cell DUT/h_wren_1_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/last_C1__0 is a gated clock net sourced by a combinational pin DUT/last_C1_reg_i_1/O, cell DUT/last_C1_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/rd_e_1__0 is a gated clock net sourced by a combinational pin DUT/rd_e_1_reg_i_2/O, cell DUT/rd_e_1_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/rd_en_c__0 is a gated clock net sourced by a combinational pin DUT/rd_en_c_reg_i_2/O, cell DUT/rd_en_c_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/reg_en_er__0 is a gated clock net sourced by a combinational pin DUT/reg_en_er_reg_i_2/O, cell DUT/reg_en_er_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/sel_ec__0 is a gated clock net sourced by a combinational pin DUT/sel_ec_reg[1]_i_2/O, cell DUT/sel_ec_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/sel_hram__0 is a gated clock net sourced by a combinational pin DUT/sel_hram_reg[2]_i_2/O, cell DUT/sel_hram_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/sel_in_shake__0 is a gated clock net sourced by a combinational pin DUT/sel_in_shake_reg[0]_i_2/O, cell DUT/sel_in_shake_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/sel_k__0 is a gated clock net sourced by a combinational pin DUT/sel_k_reg_i_2/O, cell DUT/sel_k_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/start_hash__0 is a gated clock net sourced by a combinational pin DUT/start_hash_reg_i_2/O, cell DUT/start_hash_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DUT/total_contents__0 is a gated clock net sourced by a combinational pin DUT/total_contents_reg[7]_i_1/O, cell DUT/total_contents_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./encap_tb.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3193.078 ; gain = 239.934 ; free physical = 435 ; free virtual = 6003
# set ACTIVE_STEP write_bitstream
# open_hw_manager
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2.1
  **** Build date : Dec  5 2019 at 05:22:19
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B7CEE3A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 3906.926 ; gain = 691.176 ; free physical = 122 ; free virtual = 4888
# set_property PROGRAM.FILE $top_module.bit [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
# refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 15:15:28 2024...
