F_INT_CLR_BIT,VAR_0
F_MMU_FAULT_VA_LAYER_BIT,VAR_1
F_MMU_FAULT_VA_WRITE_BIT,VAR_2
F_MMU_INT_ID_LARB_ID,FUNC_0
F_MMU_INT_ID_PORT_ID,FUNC_1
F_REG_MMU0_FAULT_MASK,VAR_3
IOMMU_FAULT_READ,VAR_4
IOMMU_FAULT_WRITE,VAR_5
IRQ_HANDLED,VAR_6
REG_MMU0_FAULT_VA,VAR_7
REG_MMU0_INT_ID,VAR_8
REG_MMU0_INVLD_PA,VAR_9
REG_MMU1_FAULT_VA,VAR_10
REG_MMU1_INT_ID,VAR_11
REG_MMU1_INVLD_PA,VAR_12
REG_MMU_FAULT_ST1,VAR_13
REG_MMU_INT_CONTROL0,VAR_14
dev_err_ratelimited,FUNC_2
mtk_iommu_tlb_flush_all,FUNC_3
readl_relaxed,FUNC_4
report_iommu_fault,FUNC_5
writel_relaxed,FUNC_6
mtk_iommu_isr,FUNC_7
irq,VAR_15
dev_id,VAR_16
data,VAR_17
dom,VAR_18
int_state,VAR_19
regval,VAR_20
fault_iova,VAR_21
fault_pa,VAR_22
fault_larb,VAR_23
fault_port,VAR_24
layer,VAR_25
write,VAR_26
