<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.aarch64/src/org/graalvm/compiler/lir/aarch64/AArch64ArithmeticOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
    <script type="text/javascript" src="../../../../../../../../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
<a name="1" id="anc1"></a><span class="line-modified">  2  * Copyright (c) 2013, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  */
 23 
 24 
 25 package org.graalvm.compiler.lir.aarch64;
 26 
 27 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
 28 import static org.graalvm.compiler.lir.aarch64.AArch64ArithmeticOp.ARMv8ConstantCategory.ARITHMETIC;
 29 import static org.graalvm.compiler.lir.aarch64.AArch64ArithmeticOp.ARMv8ConstantCategory.LOGICAL;
 30 import static org.graalvm.compiler.lir.aarch64.AArch64ArithmeticOp.ARMv8ConstantCategory.NONE;
 31 import static org.graalvm.compiler.lir.aarch64.AArch64ArithmeticOp.ARMv8ConstantCategory.SHIFT;
 32 import static jdk.vm.ci.aarch64.AArch64.zr;
 33 import static jdk.vm.ci.code.ValueUtil.asRegister;
 34 
 35 import org.graalvm.compiler.asm.aarch64.AArch64Assembler;
 36 import org.graalvm.compiler.asm.aarch64.AArch64Assembler.ConditionFlag;
 37 import org.graalvm.compiler.debug.GraalError;
 38 import org.graalvm.compiler.asm.aarch64.AArch64MacroAssembler;
 39 import org.graalvm.compiler.lir.LIRInstructionClass;
 40 import org.graalvm.compiler.lir.Opcode;
 41 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 42 
 43 import jdk.vm.ci.code.Register;
 44 import jdk.vm.ci.meta.AllocatableValue;
 45 import jdk.vm.ci.meta.JavaConstant;
 46 
 47 public enum AArch64ArithmeticOp {
 48     // TODO At least add and sub *can* be used with SP, so this should be supported
 49     NEG,
 50     NOT,
 51     ADD(ARITHMETIC),
 52     ADDS(ARITHMETIC),
 53     SUB(ARITHMETIC),
 54     SUBS(ARITHMETIC),
 55     MUL,
 56     MULVS,
 57     MNEG,
 58     DIV,
 59     SMULH,
 60     UMULH,
 61     SMULL,
 62     SMNEGL,
 63     MADD,
 64     MSUB,
 65     FMADD,
 66     SMADDL,
 67     SMSUBL,
 68     REM,
 69     UDIV,
 70     UREM,
 71     AND(LOGICAL),
 72     ANDS(LOGICAL),
 73     OR(LOGICAL),
 74     XOR(LOGICAL),
<a name="2" id="anc2"></a><span class="line-added"> 75     BIC,</span>
<span class="line-added"> 76     ORN,</span>
<span class="line-added"> 77     EON,</span>
 78     SHL(SHIFT),
 79     LSHR(SHIFT),
 80     ASHR(SHIFT),
<a name="3" id="anc3"></a><span class="line-added"> 81     ROR(SHIFT),</span>
<span class="line-added"> 82     RORV(SHIFT),</span>
 83     ABS,
<a name="4" id="anc4"></a>
 84     FADD,
 85     FSUB,
 86     FMUL,
 87     FDIV,
 88     FREM,
 89     FNEG,
 90     FABS,
 91     FRINTM,
 92     FRINTN,
 93     FRINTP,
 94     SQRT;
 95 
 96     /**
 97      * Specifies what constants can be used directly without having to be loaded into a register
 98      * with the given instruction.
 99      */
100     public enum ARMv8ConstantCategory {
101         NONE,
102         LOGICAL,
103         ARITHMETIC,
104         SHIFT
105     }
106 
107     public final ARMv8ConstantCategory category;
108 
109     AArch64ArithmeticOp(ARMv8ConstantCategory category) {
110         this.category = category;
111     }
112 
113     AArch64ArithmeticOp() {
114         this(NONE);
115     }
116 
117     public static class UnaryOp extends AArch64LIRInstruction {
118         private static final LIRInstructionClass&lt;UnaryOp&gt; TYPE = LIRInstructionClass.create(UnaryOp.class);
119 
120         @Opcode private final AArch64ArithmeticOp opcode;
121         @Def({REG}) protected AllocatableValue result;
122         @Use({REG}) protected AllocatableValue x;
123 
124         public UnaryOp(AArch64ArithmeticOp opcode, AllocatableValue result, AllocatableValue x) {
125             super(TYPE);
126             this.opcode = opcode;
127             this.result = result;
128             this.x = x;
129         }
130 
131         @Override
132         public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
133             Register dst = asRegister(result);
134             Register src = asRegister(x);
135             int size = result.getPlatformKind().getSizeInBytes() * Byte.SIZE;
136             switch (opcode) {
137                 case NEG:
138                     masm.sub(size, dst, zr, src);
139                     break;
140                 case FNEG:
141                     masm.fneg(size, dst, src);
142                     break;
143                 case NOT:
144                     masm.not(size, dst, src);
145                     break;
146                 case ABS:
147                     masm.cmp(size, src, 0);
148                     masm.csneg(size, dst, src, ConditionFlag.LT);
149                     break;
150                 case FABS:
151                     masm.fabs(size, dst, src);
152                     break;
153                 case FRINTM:
154                     masm.frintm(size, dst, src);
155                     break;
156                 case FRINTN:
157                     masm.frintn(size, dst, src);
158                     break;
159                 case FRINTP:
160                     masm.frintp(size, dst, src);
161                     break;
162                 case SQRT:
163                     masm.fsqrt(size, dst, src);
164                     break;
165                 default:
166                     throw GraalError.shouldNotReachHere(&quot;op=&quot; + opcode.name());
167             }
168         }
169     }
170 
171     public static class BinaryConstOp extends AArch64LIRInstruction {
172         private static final LIRInstructionClass&lt;BinaryConstOp&gt; TYPE = LIRInstructionClass.create(BinaryConstOp.class);
173 
174         @Opcode private final AArch64ArithmeticOp op;
175         @Def({REG}) protected AllocatableValue result;
176         @Use({REG}) protected AllocatableValue a;
177         private final JavaConstant b;
178 
179         public BinaryConstOp(AArch64ArithmeticOp op, AllocatableValue result, AllocatableValue a, JavaConstant b) {
180             super(TYPE);
181             this.op = op;
182             this.result = result;
183             this.a = a;
184             this.b = b;
185         }
186 
187         @Override
188         public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
189             assert op.category != NONE;
190             Register dst = asRegister(result);
191             Register src = asRegister(a);
192             int size = result.getPlatformKind().getSizeInBytes() * Byte.SIZE;
193             switch (op) {
194                 case ADD:
195                     // Don&#39;t use asInt() here, since we can&#39;t use asInt on a long variable, even
196                     // if the constant easily fits as an int.
197                     assert AArch64MacroAssembler.isArithmeticImmediate(b.asLong());
198                     masm.add(size, dst, src, (int) b.asLong());
199                     break;
200                 case SUB:
201                     // Don&#39;t use asInt() here, since we can&#39;t use asInt on a long variable, even
202                     // if the constant easily fits as an int.
203                     assert AArch64MacroAssembler.isArithmeticImmediate(b.asLong());
204                     masm.sub(size, dst, src, (int) b.asLong());
205                     break;
206                 case ADDS:
207                     assert AArch64MacroAssembler.isArithmeticImmediate(b.asLong());
208                     masm.adds(size, dst, src, (int) b.asLong());
209                     break;
210                 case SUBS:
211                     assert AArch64MacroAssembler.isArithmeticImmediate(b.asLong());
212                     masm.subs(size, dst, src, (int) b.asLong());
213                     break;
214                 case AND:
215                     // XXX Should this be handled somewhere else?
216                     if (size == 32 &amp;&amp; b.asLong() == 0xFFFF_FFFFL) {
217                         masm.mov(size, dst, src);
218                     } else {
219                         masm.and(size, dst, src, b.asLong());
220                     }
221                     break;
222                 case ANDS:
223                     masm.ands(size, dst, src, b.asLong());
224                     break;
225                 case OR:
226                     masm.or(size, dst, src, b.asLong());
227                     break;
228                 case XOR:
229                     masm.eor(size, dst, src, b.asLong());
230                     break;
231                 case SHL:
232                     masm.shl(size, dst, src, b.asLong());
233                     break;
234                 case LSHR:
235                     masm.lshr(size, dst, src, b.asLong());
236                     break;
237                 case ASHR:
238                     masm.ashr(size, dst, src, b.asLong());
239                     break;
<a name="5" id="anc5"></a><span class="line-added">240                 case ROR:</span>
<span class="line-added">241                     masm.ror(size, dst, src, (int) b.asLong());</span>
<span class="line-added">242                     break;</span>
243                 default:
244                     throw GraalError.shouldNotReachHere(&quot;op=&quot; + op.name());
245             }
246         }
247     }
248 
249     public static class BinaryOp extends AArch64LIRInstruction {
250         private static final LIRInstructionClass&lt;BinaryOp&gt; TYPE = LIRInstructionClass.create(BinaryOp.class);
251 
252         @Opcode private final AArch64ArithmeticOp op;
253         @Def({REG}) protected AllocatableValue result;
254         @Use({REG}) protected AllocatableValue a;
255         @Use({REG}) protected AllocatableValue b;
256 
257         public BinaryOp(AArch64ArithmeticOp op, AllocatableValue result, AllocatableValue a, AllocatableValue b) {
258             super(TYPE);
259             this.op = op;
260             this.result = result;
261             this.a = a;
262             this.b = b;
263         }
264 
265         @Override
266         public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
267             Register dst = asRegister(result);
268             Register src1 = asRegister(a);
269             Register src2 = asRegister(b);
270             int size = result.getPlatformKind().getSizeInBytes() * Byte.SIZE;
271             switch (op) {
272                 case ADD:
273                     masm.add(size, dst, src1, src2);
274                     break;
275                 case ADDS:
276                     masm.adds(size, dst, src1, src2);
277                     break;
278                 case SUB:
279                     masm.sub(size, dst, src1, src2);
280                     break;
281                 case SUBS:
282                     masm.subs(size, dst, src1, src2);
283                     break;
284                 case MUL:
285                     masm.mul(size, dst, src1, src2);
286                     break;
287                 case UMULH:
288                     masm.umulh(size, dst, src1, src2);
289                     break;
290                 case SMULH:
291                     masm.smulh(size, dst, src1, src2);
292                     break;
293                 case MNEG:
294                     masm.mneg(size, dst, src1, src2);
295                     break;
296                 case SMULL:
297                     masm.smull(size, dst, src1, src2);
298                     break;
299                 case SMNEGL:
300                     masm.smnegl(size, dst, src1, src2);
301                     break;
302                 case DIV:
303                     masm.sdiv(size, dst, src1, src2);
304                     break;
305                 case UDIV:
306                     masm.udiv(size, dst, src1, src2);
307                     break;
308                 case AND:
309                     masm.and(size, dst, src1, src2);
310                     break;
311                 case ANDS:
312                     masm.ands(size, dst, src1, src2);
313                     break;
314                 case OR:
315                     masm.or(size, dst, src1, src2);
316                     break;
317                 case XOR:
318                     masm.eor(size, dst, src1, src2);
319                     break;
<a name="6" id="anc6"></a><span class="line-added">320                 case BIC:</span>
<span class="line-added">321                     masm.bic(size, dst, src1, src2);</span>
<span class="line-added">322                     break;</span>
<span class="line-added">323                 case ORN:</span>
<span class="line-added">324                     masm.orn(size, dst, src1, src2);</span>
<span class="line-added">325                     break;</span>
<span class="line-added">326                 case EON:</span>
<span class="line-added">327                     masm.eon(size, dst, src1, src2);</span>
<span class="line-added">328                     break;</span>
329                 case SHL:
330                     masm.shl(size, dst, src1, src2);
331                     break;
332                 case LSHR:
333                     masm.lshr(size, dst, src1, src2);
334                     break;
335                 case ASHR:
336                     masm.ashr(size, dst, src1, src2);
337                     break;
<a name="7" id="anc7"></a><span class="line-added">338                 case RORV:</span>
<span class="line-added">339                     masm.rorv(size, dst, src1, src2);</span>
<span class="line-added">340                     break;</span>
341                 case FADD:
342                     masm.fadd(size, dst, src1, src2);
343                     break;
344                 case FSUB:
345                     masm.fsub(size, dst, src1, src2);
346                     break;
347                 case FMUL:
348                     masm.fmul(size, dst, src1, src2);
349                     break;
350                 case FDIV:
351                     masm.fdiv(size, dst, src1, src2);
352                     break;
353                 case MULVS:
354                     masm.mulvs(size, dst, src1, src2);
355                     break;
356                 default:
357                     throw GraalError.shouldNotReachHere(&quot;op=&quot; + op.name());
358             }
359         }
360     }
361 
362     /**
363      * Class used for instructions that have to reuse one of their arguments. This only applies to
364      * the remainder instructions at the moment, since we have to compute n % d using rem = n -
365      * TruncatingDivision(n, d) * d
366      *
367      * TODO (das) Replace the remainder nodes in the LIR.
368      */
369     public static class BinaryCompositeOp extends AArch64LIRInstruction {
370         private static final LIRInstructionClass&lt;BinaryCompositeOp&gt; TYPE = LIRInstructionClass.create(BinaryCompositeOp.class);
371         @Opcode private final AArch64ArithmeticOp op;
372         @Def({REG}) protected AllocatableValue result;
373         @Alive({REG}) protected AllocatableValue a;
374         @Alive({REG}) protected AllocatableValue b;
375 
376         public BinaryCompositeOp(AArch64ArithmeticOp op, AllocatableValue result, AllocatableValue a, AllocatableValue b) {
377             super(TYPE);
378             this.op = op;
379             this.result = result;
380             this.a = a;
381             this.b = b;
382         }
383 
384         @Override
385         public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
386             Register dst = asRegister(result);
387             Register src1 = asRegister(a);
388             Register src2 = asRegister(b);
389             int size = result.getPlatformKind().getSizeInBytes() * Byte.SIZE;
390             switch (op) {
391                 case REM:
392                     masm.rem(size, dst, src1, src2);
393                     break;
394                 case UREM:
395                     masm.urem(size, dst, src1, src2);
396                     break;
397                 case FREM:
398                     masm.frem(size, dst, src1, src2);
399                     break;
400                 default:
401                     throw GraalError.shouldNotReachHere();
402             }
403         }
404     }
405 
406     public static class BinaryShiftOp extends AArch64LIRInstruction {
407         private static final LIRInstructionClass&lt;BinaryShiftOp&gt; TYPE = LIRInstructionClass.create(BinaryShiftOp.class);
408 
409         @Opcode private final AArch64ArithmeticOp op;
410         @Def(REG) protected AllocatableValue result;
411         @Use(REG) protected AllocatableValue src1;
412         @Use(REG) protected AllocatableValue src2;
413         private final AArch64MacroAssembler.ShiftType shiftType;
414         private final int shiftAmt;
<a name="8" id="anc8"></a>
415 
416         /**
<a name="9" id="anc9"></a>

417          * &lt;code&gt;result = src1 &lt;op&gt; src2 &lt;shiftType&gt; &lt;shiftAmt&gt;&lt;/code&gt;.
418          */
419         public BinaryShiftOp(AArch64ArithmeticOp op, AllocatableValue result, AllocatableValue src1, AllocatableValue src2,
<a name="10" id="anc10"></a><span class="line-modified">420                         AArch64MacroAssembler.ShiftType shiftType, int shiftAmt) {</span>
421             super(TYPE);
<a name="11" id="anc11"></a>
422             this.op = op;
423             this.result = result;
424             this.src1 = src1;
425             this.src2 = src2;
426             this.shiftType = shiftType;
427             this.shiftAmt = shiftAmt;
<a name="12" id="anc12"></a>
428         }
429 
430         @Override
431         public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
432             int size = result.getPlatformKind().getSizeInBytes() * Byte.SIZE;
433             switch (op) {
434                 case ADD:
435                     masm.add(size, asRegister(result), asRegister(src1), asRegister(src2), shiftType, shiftAmt);
436                     break;
437                 case SUB:
438                     masm.sub(size, asRegister(result), asRegister(src1), asRegister(src2), shiftType, shiftAmt);
439                     break;
440                 case AND:
<a name="13" id="anc13"></a><span class="line-modified">441                     masm.and(size, asRegister(result), asRegister(src1), asRegister(src2), shiftType, shiftAmt);</span>




442                     break;
443                 case OR:
<a name="14" id="anc14"></a><span class="line-modified">444                     masm.or(size, asRegister(result), asRegister(src1), asRegister(src2), shiftType, shiftAmt);</span>




445                     break;
446                 case XOR:
<a name="15" id="anc15"></a><span class="line-modified">447                     masm.eor(size, asRegister(result), asRegister(src1), asRegister(src2), shiftType, shiftAmt);</span>
<span class="line-modified">448                     break;</span>
<span class="line-modified">449                 case BIC:</span>
<span class="line-modified">450                     masm.bic(size, asRegister(result), asRegister(src1), asRegister(src2), shiftType, shiftAmt);</span>
<span class="line-modified">451                     break;</span>
<span class="line-added">452                 case ORN:</span>
<span class="line-added">453                     masm.orn(size, asRegister(result), asRegister(src1), asRegister(src2), shiftType, shiftAmt);</span>
<span class="line-added">454                     break;</span>
<span class="line-added">455                 case EON:</span>
<span class="line-added">456                     masm.eon(size, asRegister(result), asRegister(src1), asRegister(src2), shiftType, shiftAmt);</span>
457                     break;
458                 default:
<a name="16" id="anc16"></a><span class="line-modified">459                     throw GraalError.shouldNotReachHere(&quot;op=&quot; + op.name());</span>
460             }
461         }
462     }
463 
464     public static class ExtendedAddShiftOp extends AArch64LIRInstruction {
465         private static final LIRInstructionClass&lt;ExtendedAddShiftOp&gt; TYPE = LIRInstructionClass.create(ExtendedAddShiftOp.class);
466         @Def(REG) protected AllocatableValue result;
467         @Use(REG) protected AllocatableValue src1;
468         @Use(REG) protected AllocatableValue src2;
469         private final AArch64Assembler.ExtendType extendType;
470         private final int shiftAmt;
471 
472         /**
473          * Computes &lt;code&gt;result = src1 + extendType(src2) &lt;&lt; shiftAmt&lt;/code&gt;.
474          *
475          * @param extendType defines how src2 is extended to the same size as src1.
476          * @param shiftAmt must be in range 0 to 4.
477          */
478         public ExtendedAddShiftOp(AllocatableValue result, AllocatableValue src1, AllocatableValue src2, AArch64Assembler.ExtendType extendType, int shiftAmt) {
479             super(TYPE);
480             this.result = result;
481             this.src1 = src1;
482             this.src2 = src2;
483             this.extendType = extendType;
484             this.shiftAmt = shiftAmt;
485         }
486 
487         @Override
488         public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
489             int size = result.getPlatformKind().getSizeInBytes() * Byte.SIZE;
490             masm.add(size, asRegister(result), asRegister(src1), asRegister(src2), extendType, shiftAmt);
491         }
492     }
493 
494     public static class MultiplyAddSubOp extends AArch64LIRInstruction {
495         private static final LIRInstructionClass&lt;MultiplyAddSubOp&gt; TYPE = LIRInstructionClass.create(MultiplyAddSubOp.class);
496 
497         @Opcode private final AArch64ArithmeticOp op;
498         @Def(REG) protected AllocatableValue result;
499         @Use(REG) protected AllocatableValue src1;
500         @Use(REG) protected AllocatableValue src2;
501         @Use(REG) protected AllocatableValue src3;
502 
503         /**
504          * Computes &lt;code&gt;result = src3 +/- src1 * src2&lt;/code&gt;.
505          */
506         public MultiplyAddSubOp(AArch64ArithmeticOp op, AllocatableValue result, AllocatableValue src1, AllocatableValue src2, AllocatableValue src3) {
507             super(TYPE);
508             this.op = op;
509             this.result = result;
510             this.src1 = src1;
511             this.src2 = src2;
512             this.src3 = src3;
513         }
514 
515         @Override
516         public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
517             int size = result.getPlatformKind().getSizeInBytes() * Byte.SIZE;
518             switch (op) {
519                 case MADD:
520                     masm.madd(size, asRegister(result), asRegister(src1), asRegister(src2), asRegister(src3));
521                     break;
522                 case MSUB:
523                     masm.msub(size, asRegister(result), asRegister(src1), asRegister(src2), asRegister(src3));
524                     break;
525                 case FMADD:
526                     masm.fmadd(size, asRegister(result), asRegister(src1), asRegister(src2), asRegister(src3));
527                     break;
528                 case SMADDL:
529                     assert size == 64;
530                     masm.smaddl(size, asRegister(result), asRegister(src1), asRegister(src2), asRegister(src3));
531                     break;
532                 case SMSUBL:
533                     assert size == 64;
534                     masm.smsubl(size, asRegister(result), asRegister(src1), asRegister(src2), asRegister(src3));
535                     break;
536                 default:
537                     throw GraalError.shouldNotReachHere();
538             }
539         }
540     }
541 
542 }
<a name="17" id="anc17"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="17" type="hidden" />
</body>
</html>