read -sv run_verilog_mid/adder_32b_27_56_0be3acbb480addcba63eb269c24357c5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_27_56_0be3acbb480addcba63eb269c24357c5_yosys.v
