Classic Timing Analyzer report for part4
Sun Dec 09 09:22:20 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.971 ns    ; D       ; Qa$latch ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.381 ns    ; Qc~reg0 ; Qc       ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.140 ns    ; D       ; Qc~reg0  ; --         ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 0.971 ns   ; D    ; Qa$latch ; Clk      ;
; N/A   ; None         ; 0.091 ns   ; D    ; Qb~reg0  ; Clk      ;
; N/A   ; None         ; 0.090 ns   ; D    ; Qc~reg0  ; Clk      ;
+-------+--------------+------------+------+----------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+----------+----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To ; From Clock ;
+-------+--------------+------------+----------+----+------------+
; N/A   ; None         ; 6.381 ns   ; Qc~reg0  ; Qc ; Clk        ;
; N/A   ; None         ; 6.368 ns   ; Qb~reg0  ; Qb ; Clk        ;
; N/A   ; None         ; 6.021 ns   ; Qa$latch ; Qa ; Clk        ;
+-------+--------------+------------+----------+----+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 0.140 ns  ; D    ; Qc~reg0  ; Clk      ;
; N/A           ; None        ; 0.139 ns  ; D    ; Qb~reg0  ; Clk      ;
; N/A           ; None        ; -0.120 ns ; D    ; Qa$latch ; Clk      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 09 09:22:20 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Qa$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: tsu for register "Qa$latch" (data pin = "D", clock pin = "Clk") is 0.971 ns
    Info: + Longest pin to register delay is 2.728 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'
        Info: 2: + IC(1.478 ns) + CELL(0.271 ns) = 2.728 ns; Loc. = LCCOMB_X16_Y35_N12; Fanout = 1; REG Node = 'Qa$latch'
        Info: Total cell delay = 1.250 ns ( 45.82 % )
        Info: Total interconnect delay = 1.478 ns ( 54.18 % )
    Info: + Micro setup delay of destination is 0.851 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.341 ns) + CELL(0.150 ns) = 2.608 ns; Loc. = LCCOMB_X16_Y35_N12; Fanout = 1; REG Node = 'Qa$latch'
        Info: Total cell delay = 1.149 ns ( 44.06 % )
        Info: Total interconnect delay = 1.459 ns ( 55.94 % )
Info: tco from clock "Clk" to destination pin "Qc" through register "Qc~reg0" is 6.381 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X16_Y35_N3; Fanout = 1; REG Node = 'Qc~reg0'
        Info: Total cell delay = 1.536 ns ( 56.89 % )
        Info: Total interconnect delay = 1.164 ns ( 43.11 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.431 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y35_N3; Fanout = 1; REG Node = 'Qc~reg0'
        Info: 2: + IC(0.633 ns) + CELL(2.798 ns) = 3.431 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'Qc'
        Info: Total cell delay = 2.798 ns ( 81.55 % )
        Info: Total interconnect delay = 0.633 ns ( 18.45 % )
Info: th for register "Qc~reg0" (data pin = "D", clock pin = "Clk") is 0.140 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X16_Y35_N3; Fanout = 1; REG Node = 'Qc~reg0'
        Info: Total cell delay = 1.536 ns ( 56.89 % )
        Info: Total interconnect delay = 1.164 ns ( 43.11 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'
        Info: 2: + IC(1.481 ns) + CELL(0.366 ns) = 2.826 ns; Loc. = LCFF_X16_Y35_N3; Fanout = 1; REG Node = 'Qc~reg0'
        Info: Total cell delay = 1.345 ns ( 47.59 % )
        Info: Total interconnect delay = 1.481 ns ( 52.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Sun Dec 09 09:22:20 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


