%-------------------------
% Resume in Latex
% Author : Aras Gungore
% License : MIT
%------------------------

\documentclass[letterpaper,11pt]{article}

\usepackage{latexsym}
\usepackage[empty]{fullpage}
\usepackage{titlesec}
\usepackage{marvosym}
\usepackage[usenames,dvipsnames]{color}
\usepackage{verbatim}
\usepackage{enumitem}
\usepackage[hidelinks]{hyperref}
\usepackage{fancyhdr}
\usepackage[english]{babel}
\usepackage{tabularx}
\usepackage{hyphenat}
\usepackage{fontawesome}
\usepackage[a4paper, left=1cm, right=1cm, top=1.5cm, bottom=1cm]{geometry}
\usepackage{multicol}
\usepackage{lmodern}
\usepackage{tgadventor}

\input{glyphtounicode}

\pagestyle{fancy}
\fancyhf{} % clear all header and footer fields
\fancyfoot{}
\renewcommand{\headrulewidth}{0pt}
\renewcommand{\footrulewidth}{0pt}

\urlstyle{same}

\raggedbottom
\raggedright
\setlength{\tabcolsep}{0in}

% Sections formatting
\titleformat{\section}{
\sffamily\fontfamily{qag}\selectfont
  \vspace{-3pt}\scshape\raggedright\large
}{}{0em}{}[\color{black}\titlerule \vspace{-6pt}]

% Ensure that generate pdf is machine readable/ATS parsable
\pdfgentounicode=1

%-------------------------
% Custom commands

\newcommand{\resumeItem}[1]{
  \item\small{
    {#1 \vspace{-1pt}}
  }
}


\newcommand{\resumeSubheading}[3]{
  \vspace{-2pt}\item
    \begin{tabular*}{0.97\textwidth}[t]{l@{\extracolsep{\fill}}r}
      \textbf{#1} & {\small #3} {\small #2} 
    \end{tabular*}\vspace{-6pt}
}

\newcommand{\resumeProjectHeading}[2]{
  \vspace{-2pt}\item
    \begin{tabular*}{0.97\textwidth}[t]{l@{\extracolsep{\fill}}r}
      \textbf{#1} & {\small #2}
    \end{tabular*}\vspace{-5pt}
}

\newcommand{\resumeEducationHeading}[2]{
  \vspace{-2pt}\item
    \begin{tabular*}{0.97\textwidth}[t]{l@{\extracolsep{\fill}}r}
      \textbf{#1} & {\small #2}
    \end{tabular*}\vspace{-5pt}
}

\newcommand{\resumeSubHeadingListStart}{\begin{itemize}[leftmargin=0pt, label={}]}
\newcommand{\resumeSubHeadingListEnd}{\end{itemize}}
\newcommand{\resumeItemListStart}{\begin{itemize}[leftmargin=0.2in, label={-}]}
\newcommand{\resumeItemListEnd}{\end{itemize}\vspace{-5pt}}
\newcommand{\resumeSectionName}[1]{\section{#1}\vspace{2pt}}

%----- unused commands ------
\renewcommand\labelitemii{$\vcenter{\hbox{\tiny$\bullet$}}$}
\newcommand{\resumeSubItem}[1]{\resumeItem{#1}\vspace{-4pt}}
\newcommand{\resumeSubSubheading}[2]{
    \vspace{-2pt}\item
    \begin{tabular*}{0.97\textwidth}{l@{\extracolsep{\fill}}r}
      \textit{\small#1} & \textit{\small #2} \\
    \end{tabular*}\vspace{-7pt}
}
%-------------------------------------------
%%%%%%  RESUME STARTS HERE  %%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{document}
\fontfamily{lmss}\selectfont

%---------- HEADING ----------

\begin{center}
    \textbf{\Huge \scshape Anderson Hsieh} \\ \vspace{6pt}
    \small
    \faMobile \hspace{.5pt} \href{tel:6472360919}{(415) 505-3560}
    $|$
    \faAt \hspace{.5pt} \href{mailto:h2hsieh@uwaterloo.ca}{h2hsieh@uwaterloo.ca}
    $|$
    \faLinkedinSquare \hspace{.5pt} \href{https://www.linkedin.com/in/anderson-hsieh-6003a41ba/}{LinkedIn}
    $|$
    \faGithub \hspace{.5pt} \href{https://github.com/AndersonHsieh0330}{GitHub}
    $|$
    \faPictureO \hspace{.5pt} \href{https://docs.google.com/presentation/d/1Au0XCNEH63rdX4fkEn1Miv1jgYVPYybsGhhVmXHV-4A/edit?usp=sharing}{Portfolio}
    $|$
    \faMapMarker \hspace{.5pt} {San Francisco, CA}
\end{center}


%----------- SKILLS -----------

\resumeSectionName{Skills}
  \resumeSubHeadingListStart
    \small{\item{
            \textbf{Languages: }{Verilog, VHDL, Python, C/C++, SPICE, Makefile, Java, Kotlin, JavaScript, HTML, CSS } \\ \vspace{2pt}

        \textbf{Tools: }{Yosys, Vivado, Verilator, Cocotb, Magic VLSI, Ngspice, Virtuoso, KiCad, Quartus, OpenLane, OpenROAD, XSchem} \\ \vspace{2pt}

        \textbf{FPGAs \& PDKs: }{Xilinx Spartan 7, Lattice ECP5, TSMC 5nm, Skywater 130nm} 
        }\\ \vspace{2pt}
    }
  \resumeSubHeadingListEnd
  
%----------- Projects -----------
\resumeSectionName{Projects}
  \resumeSubHeadingListStart
    \resumeProjectHeading
      {WF8 : 8-bit Microprocessor}{\color{blue}\href{https://github.com/AndersonHsieh0330/WF8/tree/master}{Github} $\:|\:$ \color{blue}\href{https://github.com/AndersonHsieh0330/WF8/blob/master/info/WF8_doc.pdf}{Whitepaper}}
      \resumeItemListStart
            \resumeItem{Designed 8-bit integer \textbf{accumulator-based} processor in Verilog and a \color{blue}\href{https://github.com/AndersonHsieh0330/WF8?tab=readme-ov-file\#instruction-set-architecture}{custom ISA}}
            \resumeItem{Implemented two versions of the microprocessor with \textbf{4-staged pipelined} datapath and single data bus architecture for FPGA and ASIC application Respectively}
        \resumeItemListEnd
    \resumeProjectHeading
      {RISC-V Processor
      }{}{}
    \resumeItemListStart
            \resumeItem{Implemented \textbf{5 staged pipe-lined} processor implementing the RISC-V ISA with data-bypassing across stages}
            \resumeItem{Tested with benchmark programs like Bubble Sort and GCD in Verilator simulation and on PYNQ-Z1 board using Vivado}
    \resumeItemListEnd

    \resumeSubHeadingListEnd
    
%----------- Professional EXPERIENCE -----------
\resumeSectionName{Professional Experience}
  \resumeSubHeadingListStart
    \resumeSubheading
      {Hardware Engineer @ Atomic Semi}
      {San Francisco, CA}{Jan 2024 \textbf{--} Apr 2024 $\:|\:$}
        \resumeItemListStart
            \resumeItem{Designed \textbf{90nm node PDK} from scratch, including standard cells and their GDS layouts, spice, and Verilog models}
            \resumeItem{Created mask pattern data transfer system from scratch with \textbf{Butterstick FPGA} and \textbf{FT60x} USB 3.o to FIFO bridge, including \textbf{C++ firmware} with D3xx driver, \textbf{PCB} connector with KiCad, \textbf{Verilog} FIFO master on ECP5, and \textbf{C++ simulation tests} with Verilator. The system streams out data at 100Mhz and can handle clock domain crossing.}
            \resumeItem{Implemented \textbf{mask-making workflow} from scratch by working with the process team to define Atomic Semi's 90nm node layer stack-up, implementing Magic VLSI technology file, design rule checks, device circuit extraction, and \textbf{scalable GDSII to BMP python script}, sped up the mask-making process by over 50\%}
            \resumeItem{Designed and drew test mask for process team with Magic VLSI}
        \resumeItemListEnd
        
    \resumeSubheading
      {AI Hardware Architecture Engineer @ UntetherAI}
      {Toronto, ON}{May 2023 \textbf{--} Aug 2023 $\:|\:$}
        \resumeItemListStart
            \resumeItem{Implemented \textbf{core IPs with SystemVerilog}, including the matrix multiplication processing element, architecture-specific and
            number format datapath control, 2s complement to floating point conversion block, and custom SRAM control logic}
            \resumeItem{Created VCD generation test benches with \textbf{Cocotb} and Python for MACC and number format conversion operations}
            \resumeItem{Developed Python and Google app scripts for parsing hierarchical power/area data generated from Synopsys Design
            Compiler and ICC2 into readable dropdown list, eliminate 80\% time needed for copying and pasting analytical data}
            \resumeItem{Characterized TSMC 5nm library transistors by creating test benches in \textbf{Cadence Virtuoso} and simulating them using \textbf{Synopsys PrimeSim HSPICE}} 
            \resumeItem{Proposed new architectural ideas and reviewed design decisions in regular meetings with the CTO team} 
        \resumeItemListEnd

    \resumeSubheading
      {Full Stack Software Developer @ FleetComplete}
      {Waterloo, ON}{Apr 2022 \textbf{--} Aug 2022 $\:|\:$}
        \resumeItemListStart
            \resumeItem{Designed and implemented data mapping across microservices, feature shipped to over 35000 subscribers globally}
            \resumeItem{Implemented searching, filtering, sorting, and pagination of database entities with JDBC, SQL, and Protobuf with unit tests}
            \resumeItem{Refactored error code mapping and Kafka connection between services, eliminated 70\%+ code redundancy}
        \resumeItemListEnd
    \resumeSubHeadingListEnd

%----------- Other Experiences -----------
\resumeSectionName{Other Experiences}
  \resumeSubHeadingListStart
    \resumeEducationHeading
      {President @ WLOOSERVE
      }{Sep 2023 - Present}
      \resumeItemListStart
            \resumeItem{Led 15 execs to run a 550+ member volleyball club, including regular drop-in sessions, tournaments, social media, merch, skill clinic, and social events}
        \resumeItemListEnd
      
    \resumeSubHeadingListEnd

%----------- EDUCATION -----------
\resumeSectionName{Education}
  \resumeSubHeadingListStart
    \resumeEducationHeading
      {University of Waterloo, Candidate for BASc in Computer Engineering
      }{Sep 2020 - Apr 2025}
      \vspace{-4pt}
    \begin{multicols}{2}
    \begin{itemize}[label={-}]
    \setlength\itemsep{-1pt}
    \item ECE 320 - Computer Architecture (RISC-V)
    \item ECE 327 - Digital Hardware Systems (Verilog)
    \end{itemize}
    \columnbreak
    \begin{itemize}[label={-}]
    \setlength\itemsep{-1pt}
    \item ECE 331 - Electronic Devices Physics 
    \item Average \textbf{84.77\%}
    \end{itemize}
    \end{multicols}
    \vspace{-13pt}

    \resumeEducationHeading
      {Zero to Asic Course : Open-source ASIC EDA tools and Skywater 130nm technology
      }{}
    \resumeItemListStart
        \resumeItem{Introduced to Skywater 130nm PDK, OpenLane flow, simulating standard cells with ngspice, CMOS layout with Magic VLSI, and formal verification with SymbiYosys}
    \resumeItemListEnd
\resumeSubHeadingListEnd
\end{document}
