{
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 197.568,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 1145.89,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 254.016,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 45.1584,
	"finish__design__instance__count__class:sequential_cell": 34,
	"finish__design__instance__area__class:sequential_cell": 3302.21,
	"finish__design__instance__count__class:multi_input_combinational_cell": 98,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3920.31,
	"finish__design__instance__count": 179,
	"finish__design__instance__area": 8865.16,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.30229,
	"finish__clock__skew__setup": 0.00535669,
	"finish__clock__skew__hold": 0.00535669,
	"finish__timing__drv__max_slew_limit": 0.794171,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.896459,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.019052,
	"finish__power__switching__total": 0.00744199,
	"finish__power__leakage__total": 7.83608e-08,
	"finish__power__total": 0.026494,
	"finish__design__io": 25,
	"finish__design__die__area": 19162.9,
	"finish__design__core__area": 17831.9,
	"finish__design__instance__count": 245,
	"finish__design__instance__area": 9237.72,
	"finish__design__instance__count__stdcell": 245,
	"finish__design__instance__area__stdcell": 9237.72,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.518044,
	"finish__design__instance__utilization__stdcell": 0.518044,
	"finish__design__rows": 26,
	"finish__design__rows:GF018hv5v_green_sc9": 26,
	"finish__design__sites": 6318,
	"finish__design__sites:GF018hv5v_green_sc9": 6318,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}