// Seed: 1537205550
module module_0;
  assign id_1 = 1'd0;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output tri   id_3,
    output logic id_4,
    input  tri   id_5,
    input  wire  id_6
);
  wire  id_8;
  logic id_9;
  assign id_4 = id_9;
  module_0();
  always id_4 <= id_0 && id_5;
  wire id_10;
  always_latch begin
    id_4 = 1'h0;
  end
endmodule
module module_2 (
    output logic id_0,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    input tri id_4,
    output supply1 id_5,
    inout logic id_6,
    input wor id_7,
    input wand id_8,
    input wand id_9
);
  always id_0 <= id_6;
  module_0();
endmodule
