# Hardware Design

- [Hardware Design](#hardware-design)
  - [Chip Design (ASIC/FPGA/SoC)](#chip-design-asicfpgasoc)
    - [Projects](#projects)
      - [FPGA](#fpga)
    - [Tools & Utilities](#tools--utilities)
    - [Articles & Resources](#articles--resources)
    - [Course & Tutorials](#course--tutorials)
    - [Analog Design](#analog-design)
    - [Books](#books)
  - [Board Level Design](#board-level-design)
    - [Projects](#projects-1)
    - [Tools](#tools)
    - [Articles & Resources](#articles--resources-1)

## Chip Design (ASIC/FPGA/SoC)

### Projects

#### FPGA

- [FPGA Design Elements](https://github.com/laforest/FPGADesignElements) - A self-contained online book containing a library of FPGA design modules and related coding/design guides.
- [Blinky on every FPGA](https://github.com/fusesoc/blinky)

### Tools & Utilities

- [SystemVerilog Unit Test (SVUT)](https://github.com/damofthemoon/svut) - SVUT is a very simple flow to create a Verilog/SystemVerilog unit test.
- [AirHDL](https://airhdl.com) - Create register maps and headers
- [BitBench](http://triq.net/bitbench) - Visually dissect and analyze bit strings.
- [Bitfield](https://github.com/drom/bitfield) - BitField diagram Renderer
- [Diagrammer](https://github.com/freechipsproject/diagrammer) - Provides dot visualizations of chisel/firrtl circuites
- [VCD2Wavedrom](https://github.com/Toroid-io/vcd2wavedrom) - Handy for getting from simulation to spec quickly.
- [ipyxact](https://github.com/olofk/ipyxact) - Python-based IP-XACT parser
- [sv2v](https://github.com/zachjs/sv2v) - SystemVerilog to Verilog conversion
- [svint](https://github.com/dalance/svlint) - System Verilog lint using rust
- [Wavedrom to Verilog](https://github.com/wavedrom/verilog)
- [HDL Checker](https://github.com/suoto/hdl_checker/blob/master/README.md) - HDL Checker is a language server that wraps VHDL/Verilg/SystemVerilog tools that aims to reduce the boilerplate code needed to set things up.

### Articles & Resources

- [SystemVerilog 2007 changelog explained](http://www.verilab.com/blog/2018/02/ieee-std1800-2017-for-systemverilog-what-changed/)
- Blogs on Physical Design
  - [Informative blog. A good starting point.](https://gogul.dev/hardware/physical-design)
  - [Good info on Clock Tree aspects](http://88physicaldesign.blogspot.com/)
  - [All about Timing Analysis](http://www.vlsi-expert.com/p/static-timing-analysis.html?m=1)
- [UPF Commands and options](https://semiengineering.com/empowering-upf-commands-with-effective-elements-lists/)

### Course & Tutorials

- [Verilog, Formal Verification and Verilator Beginner's Tutorial](http://zipcpu.com/tutorial/#training)
- [ASIC Verilog](http://asic-world.com/verilog/veritut.html)
- [NANDLand Verilog](https://www.nandland.com/verilog/tutorials/tutorial-introduction-to-verilog-for-beginners.html)
- [FPGA Tutorial](https://www.fpga4fun.com/)

### Analog Design

- [The Designer's GuideÂ® Community](https://designers-guide.org/) Analog, mixed-signal and RF circuit designers come to learn about simulation, modeling and design.
- [Using gm/Id methodology](https://eesurgeon.wordpress.com/2016/07/06/using-the-gmid-methodology-in-analog-circuit-design/)

### Books

- Constraining Designs for Synthesis and Timing Analysis | A Practical Guide to Synopsys Design Constraints (SDC) - Gangadharan, Sridhar, Churiwala, Sanjay.
- Static Timing Analysis for Nanometer Designs: A Practical Approach - Jayaram Bhasker and Rakesh Chadha.

## Board Level Design

### Projects

### Tools

### Articles & Resources
