# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab_3/Lab_3.srcs/sources_1/new/Register.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/Xilinx/Lab_3/Lab_3.srcs/sources_1/new/ShiftReg.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/Xilinx/Lab_3/Lab_3.srcs/sources_1/new/addsub.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/Xilinx/Lab_3/Lab_3.srcs/sources_1/new/full_adder.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/Xilinx/Lab_3/Lab_3.srcs/sources_1/new/Control.vhd" \

# Do not sort compile order
nosort
