Introduction
     This report is a final submission of 5-day workshop from VLSI Sytem Design-IAT on RTL design and synthesis using open source tools, in particular iVerilog, GTKWave, Yosy and Skywater 130nm Standard Cell Libraries
