{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647610997080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647610997082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 07:43:16 2022 " "Processing started: Fri Mar 18 07:43:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647610997082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647610997082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gato -c gato " "Command: quartus_map --read_settings_files=on --write_settings_files=off gato -c gato" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647610997082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647610998238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647610998238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-A1 " "Found design unit 1: logic-A1" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611022974 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611022974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611022974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(88) " "Verilog HDL information at spi.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "spi.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/spi.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647611022979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(21) " "Verilog HDL Declaration information at spi.sv(21): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "spi.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/spi.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647611022980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/spi.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611022981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611022981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "gsensor.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611022987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611022987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sq-RTL " "Found design unit 1: sq-RTL" {  } { { "sq.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/sq.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611022991 ""} { "Info" "ISGN_ENTITY_NAME" "1 sq " "Found entity 1: sq" {  } { { "sq.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/sq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611022991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611022991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "ADXL345_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/ADXL345_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611022996 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "ADXL345_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/ADXL345_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611022996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611022996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023002 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023007 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gato-A1 " "Found design unit 1: gato-A1" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023014 ""} { "Info" "ISGN_ENTITY_NAME" "1 gato " "Found entity 1: gato" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_entity-behavior " "Found design unit 1: top_entity-behavior" {  } { { "top_entity.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023019 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "top_entity.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_entity " "Elaborating entity \"top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647611023254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gato gato:U0 " "Elaborating entity \"gato\" for hierarchy \"gato:U0\"" {  } { { "top_entity.vhd" "U0" { Text "C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sx1 gato.vhd(102) " "VHDL Process Statement warning at gato.vhd(102): signal \"sx1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023268 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sy1 gato.vhd(104) " "VHDL Process Statement warning at gato.vhd(104): signal \"sy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023268 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "disp_en gato.vhd(106) " "VHDL Process Statement warning at gato.vhd(106): signal \"disp_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023268 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(108) " "VHDL Process Statement warning at gato.vhd(108): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(109) " "VHDL Process Statement warning at gato.vhd(109): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(110) " "VHDL Process Statement warning at gato.vhd(110): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(111) " "VHDL Process Statement warning at gato.vhd(111): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sx1 gato.vhd(115) " "VHDL Process Statement warning at gato.vhd(115): signal \"sx1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(115) " "VHDL Process Statement warning at gato.vhd(115): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sy1 gato.vhd(115) " "VHDL Process Statement warning at gato.vhd(115): signal \"sy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(115) " "VHDL Process Statement warning at gato.vhd(115): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sy2 gato.vhd(115) " "VHDL Process Statement warning at gato.vhd(115): signal \"sy2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sx1 gato.vhd(116) " "VHDL Process Statement warning at gato.vhd(116): signal \"sx1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023269 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(116) " "VHDL Process Statement warning at gato.vhd(116): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sx2 gato.vhd(116) " "VHDL Process Statement warning at gato.vhd(116): signal \"sx2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sy1 gato.vhd(116) " "VHDL Process Statement warning at gato.vhd(116): signal \"sy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(116) " "VHDL Process Statement warning at gato.vhd(116): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sx2 gato.vhd(117) " "VHDL Process Statement warning at gato.vhd(117): signal \"sx2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(117) " "VHDL Process Statement warning at gato.vhd(117): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sy1 gato.vhd(117) " "VHDL Process Statement warning at gato.vhd(117): signal \"sy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(117) " "VHDL Process Statement warning at gato.vhd(117): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sy2 gato.vhd(117) " "VHDL Process Statement warning at gato.vhd(117): signal \"sy2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sx1 gato.vhd(118) " "VHDL Process Statement warning at gato.vhd(118): signal \"sx1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(118) " "VHDL Process Statement warning at gato.vhd(118): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023270 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sx2 gato.vhd(118) " "VHDL Process Statement warning at gato.vhd(118): signal \"sx2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sy2 gato.vhd(118) " "VHDL Process Statement warning at gato.vhd(118): signal \"sy2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(118) " "VHDL Process Statement warning at gato.vhd(118): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(123) " "VHDL Process Statement warning at gato.vhd(123): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(123) " "VHDL Process Statement warning at gato.vhd(123): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(129) " "VHDL Process Statement warning at gato.vhd(129): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(129) " "VHDL Process Statement warning at gato.vhd(129): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(129) " "VHDL Process Statement warning at gato.vhd(129): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(130) " "VHDL Process Statement warning at gato.vhd(130): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023271 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(130) " "VHDL Process Statement warning at gato.vhd(130): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(130) " "VHDL Process Statement warning at gato.vhd(130): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(131) " "VHDL Process Statement warning at gato.vhd(131): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(131) " "VHDL Process Statement warning at gato.vhd(131): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(131) " "VHDL Process Statement warning at gato.vhd(131): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(132) " "VHDL Process Statement warning at gato.vhd(132): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(132) " "VHDL Process Statement warning at gato.vhd(132): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(132) " "VHDL Process Statement warning at gato.vhd(132): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(133) " "VHDL Process Statement warning at gato.vhd(133): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023272 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(133) " "VHDL Process Statement warning at gato.vhd(133): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(133) " "VHDL Process Statement warning at gato.vhd(133): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(133) " "VHDL Process Statement warning at gato.vhd(133): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(133) " "VHDL Process Statement warning at gato.vhd(133): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(133) " "VHDL Process Statement warning at gato.vhd(133): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(139) " "VHDL Process Statement warning at gato.vhd(139): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(140) " "VHDL Process Statement warning at gato.vhd(140): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(141) " "VHDL Process Statement warning at gato.vhd(141): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(142) " "VHDL Process Statement warning at gato.vhd(142): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(143) " "VHDL Process Statement warning at gato.vhd(143): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(143) " "VHDL Process Statement warning at gato.vhd(143): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023273 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(143) " "VHDL Process Statement warning at gato.vhd(143): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(143) " "VHDL Process Statement warning at gato.vhd(143): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(143) " "VHDL Process Statement warning at gato.vhd(143): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(143) " "VHDL Process Statement warning at gato.vhd(143): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(150) " "VHDL Process Statement warning at gato.vhd(150): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(150) " "VHDL Process Statement warning at gato.vhd(150): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(156) " "VHDL Process Statement warning at gato.vhd(156): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(156) " "VHDL Process Statement warning at gato.vhd(156): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(156) " "VHDL Process Statement warning at gato.vhd(156): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(157) " "VHDL Process Statement warning at gato.vhd(157): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(157) " "VHDL Process Statement warning at gato.vhd(157): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023274 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(157) " "VHDL Process Statement warning at gato.vhd(157): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(158) " "VHDL Process Statement warning at gato.vhd(158): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(158) " "VHDL Process Statement warning at gato.vhd(158): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(158) " "VHDL Process Statement warning at gato.vhd(158): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(159) " "VHDL Process Statement warning at gato.vhd(159): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(159) " "VHDL Process Statement warning at gato.vhd(159): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(159) " "VHDL Process Statement warning at gato.vhd(159): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(160) " "VHDL Process Statement warning at gato.vhd(160): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(160) " "VHDL Process Statement warning at gato.vhd(160): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(160) " "VHDL Process Statement warning at gato.vhd(160): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(160) " "VHDL Process Statement warning at gato.vhd(160): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023275 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(160) " "VHDL Process Statement warning at gato.vhd(160): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(160) " "VHDL Process Statement warning at gato.vhd(160): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(166) " "VHDL Process Statement warning at gato.vhd(166): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(167) " "VHDL Process Statement warning at gato.vhd(167): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(168) " "VHDL Process Statement warning at gato.vhd(168): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(169) " "VHDL Process Statement warning at gato.vhd(169): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(170) " "VHDL Process Statement warning at gato.vhd(170): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(170) " "VHDL Process Statement warning at gato.vhd(170): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(170) " "VHDL Process Statement warning at gato.vhd(170): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(170) " "VHDL Process Statement warning at gato.vhd(170): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(170) " "VHDL Process Statement warning at gato.vhd(170): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023276 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(170) " "VHDL Process Statement warning at gato.vhd(170): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(177) " "VHDL Process Statement warning at gato.vhd(177): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(177) " "VHDL Process Statement warning at gato.vhd(177): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(183) " "VHDL Process Statement warning at gato.vhd(183): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(183) " "VHDL Process Statement warning at gato.vhd(183): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(183) " "VHDL Process Statement warning at gato.vhd(183): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(184) " "VHDL Process Statement warning at gato.vhd(184): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(184) " "VHDL Process Statement warning at gato.vhd(184): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(184) " "VHDL Process Statement warning at gato.vhd(184): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(185) " "VHDL Process Statement warning at gato.vhd(185): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(185) " "VHDL Process Statement warning at gato.vhd(185): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023277 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(185) " "VHDL Process Statement warning at gato.vhd(185): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(186) " "VHDL Process Statement warning at gato.vhd(186): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(186) " "VHDL Process Statement warning at gato.vhd(186): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(186) " "VHDL Process Statement warning at gato.vhd(186): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(187) " "VHDL Process Statement warning at gato.vhd(187): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(187) " "VHDL Process Statement warning at gato.vhd(187): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(187) " "VHDL Process Statement warning at gato.vhd(187): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(187) " "VHDL Process Statement warning at gato.vhd(187): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(187) " "VHDL Process Statement warning at gato.vhd(187): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(187) " "VHDL Process Statement warning at gato.vhd(187): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(193) " "VHDL Process Statement warning at gato.vhd(193): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023278 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(194) " "VHDL Process Statement warning at gato.vhd(194): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(195) " "VHDL Process Statement warning at gato.vhd(195): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(196) " "VHDL Process Statement warning at gato.vhd(196): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(197) " "VHDL Process Statement warning at gato.vhd(197): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(197) " "VHDL Process Statement warning at gato.vhd(197): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(197) " "VHDL Process Statement warning at gato.vhd(197): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(197) " "VHDL Process Statement warning at gato.vhd(197): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(197) " "VHDL Process Statement warning at gato.vhd(197): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(197) " "VHDL Process Statement warning at gato.vhd(197): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(204) " "VHDL Process Statement warning at gato.vhd(204): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023279 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(204) " "VHDL Process Statement warning at gato.vhd(204): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(210) " "VHDL Process Statement warning at gato.vhd(210): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(210) " "VHDL Process Statement warning at gato.vhd(210): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(210) " "VHDL Process Statement warning at gato.vhd(210): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(211) " "VHDL Process Statement warning at gato.vhd(211): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(211) " "VHDL Process Statement warning at gato.vhd(211): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(211) " "VHDL Process Statement warning at gato.vhd(211): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(212) " "VHDL Process Statement warning at gato.vhd(212): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(212) " "VHDL Process Statement warning at gato.vhd(212): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(212) " "VHDL Process Statement warning at gato.vhd(212): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(213) " "VHDL Process Statement warning at gato.vhd(213): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023280 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(213) " "VHDL Process Statement warning at gato.vhd(213): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(213) " "VHDL Process Statement warning at gato.vhd(213): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(214) " "VHDL Process Statement warning at gato.vhd(214): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(214) " "VHDL Process Statement warning at gato.vhd(214): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(214) " "VHDL Process Statement warning at gato.vhd(214): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(214) " "VHDL Process Statement warning at gato.vhd(214): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(214) " "VHDL Process Statement warning at gato.vhd(214): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(214) " "VHDL Process Statement warning at gato.vhd(214): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(220) " "VHDL Process Statement warning at gato.vhd(220): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(221) " "VHDL Process Statement warning at gato.vhd(221): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(222) " "VHDL Process Statement warning at gato.vhd(222): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023281 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(223) " "VHDL Process Statement warning at gato.vhd(223): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(224) " "VHDL Process Statement warning at gato.vhd(224): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(224) " "VHDL Process Statement warning at gato.vhd(224): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(224) " "VHDL Process Statement warning at gato.vhd(224): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(224) " "VHDL Process Statement warning at gato.vhd(224): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(224) " "VHDL Process Statement warning at gato.vhd(224): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(224) " "VHDL Process Statement warning at gato.vhd(224): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(231) " "VHDL Process Statement warning at gato.vhd(231): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(231) " "VHDL Process Statement warning at gato.vhd(231): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(237) " "VHDL Process Statement warning at gato.vhd(237): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023282 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(237) " "VHDL Process Statement warning at gato.vhd(237): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(237) " "VHDL Process Statement warning at gato.vhd(237): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(238) " "VHDL Process Statement warning at gato.vhd(238): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(238) " "VHDL Process Statement warning at gato.vhd(238): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(238) " "VHDL Process Statement warning at gato.vhd(238): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(239) " "VHDL Process Statement warning at gato.vhd(239): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(239) " "VHDL Process Statement warning at gato.vhd(239): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(239) " "VHDL Process Statement warning at gato.vhd(239): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(240) " "VHDL Process Statement warning at gato.vhd(240): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(240) " "VHDL Process Statement warning at gato.vhd(240): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(240) " "VHDL Process Statement warning at gato.vhd(240): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023283 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(241) " "VHDL Process Statement warning at gato.vhd(241): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(241) " "VHDL Process Statement warning at gato.vhd(241): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(241) " "VHDL Process Statement warning at gato.vhd(241): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(241) " "VHDL Process Statement warning at gato.vhd(241): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(241) " "VHDL Process Statement warning at gato.vhd(241): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(241) " "VHDL Process Statement warning at gato.vhd(241): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(247) " "VHDL Process Statement warning at gato.vhd(247): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(248) " "VHDL Process Statement warning at gato.vhd(248): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(249) " "VHDL Process Statement warning at gato.vhd(249): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(250) " "VHDL Process Statement warning at gato.vhd(250): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023284 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(251) " "VHDL Process Statement warning at gato.vhd(251): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(251) " "VHDL Process Statement warning at gato.vhd(251): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(251) " "VHDL Process Statement warning at gato.vhd(251): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(251) " "VHDL Process Statement warning at gato.vhd(251): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(251) " "VHDL Process Statement warning at gato.vhd(251): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(251) " "VHDL Process Statement warning at gato.vhd(251): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(258) " "VHDL Process Statement warning at gato.vhd(258): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(258) " "VHDL Process Statement warning at gato.vhd(258): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(264) " "VHDL Process Statement warning at gato.vhd(264): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(264) " "VHDL Process Statement warning at gato.vhd(264): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(264) " "VHDL Process Statement warning at gato.vhd(264): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023285 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(265) " "VHDL Process Statement warning at gato.vhd(265): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(265) " "VHDL Process Statement warning at gato.vhd(265): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(265) " "VHDL Process Statement warning at gato.vhd(265): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(266) " "VHDL Process Statement warning at gato.vhd(266): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(266) " "VHDL Process Statement warning at gato.vhd(266): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(266) " "VHDL Process Statement warning at gato.vhd(266): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(267) " "VHDL Process Statement warning at gato.vhd(267): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(267) " "VHDL Process Statement warning at gato.vhd(267): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(267) " "VHDL Process Statement warning at gato.vhd(267): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(268) " "VHDL Process Statement warning at gato.vhd(268): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(268) " "VHDL Process Statement warning at gato.vhd(268): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023286 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(268) " "VHDL Process Statement warning at gato.vhd(268): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(268) " "VHDL Process Statement warning at gato.vhd(268): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(268) " "VHDL Process Statement warning at gato.vhd(268): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(268) " "VHDL Process Statement warning at gato.vhd(268): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(274) " "VHDL Process Statement warning at gato.vhd(274): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(275) " "VHDL Process Statement warning at gato.vhd(275): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(276) " "VHDL Process Statement warning at gato.vhd(276): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(277) " "VHDL Process Statement warning at gato.vhd(277): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(278) " "VHDL Process Statement warning at gato.vhd(278): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(278) " "VHDL Process Statement warning at gato.vhd(278): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(278) " "VHDL Process Statement warning at gato.vhd(278): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023287 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(278) " "VHDL Process Statement warning at gato.vhd(278): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(278) " "VHDL Process Statement warning at gato.vhd(278): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(278) " "VHDL Process Statement warning at gato.vhd(278): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(285) " "VHDL Process Statement warning at gato.vhd(285): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(285) " "VHDL Process Statement warning at gato.vhd(285): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(291) " "VHDL Process Statement warning at gato.vhd(291): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(291) " "VHDL Process Statement warning at gato.vhd(291): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(291) " "VHDL Process Statement warning at gato.vhd(291): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(292) " "VHDL Process Statement warning at gato.vhd(292): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023288 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(292) " "VHDL Process Statement warning at gato.vhd(292): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(292) " "VHDL Process Statement warning at gato.vhd(292): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(293) " "VHDL Process Statement warning at gato.vhd(293): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(293) " "VHDL Process Statement warning at gato.vhd(293): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(293) " "VHDL Process Statement warning at gato.vhd(293): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(294) " "VHDL Process Statement warning at gato.vhd(294): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(294) " "VHDL Process Statement warning at gato.vhd(294): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(294) " "VHDL Process Statement warning at gato.vhd(294): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(295) " "VHDL Process Statement warning at gato.vhd(295): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(295) " "VHDL Process Statement warning at gato.vhd(295): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(295) " "VHDL Process Statement warning at gato.vhd(295): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023289 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(295) " "VHDL Process Statement warning at gato.vhd(295): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(295) " "VHDL Process Statement warning at gato.vhd(295): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(295) " "VHDL Process Statement warning at gato.vhd(295): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(301) " "VHDL Process Statement warning at gato.vhd(301): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(302) " "VHDL Process Statement warning at gato.vhd(302): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(303) " "VHDL Process Statement warning at gato.vhd(303): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(304) " "VHDL Process Statement warning at gato.vhd(304): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(305) " "VHDL Process Statement warning at gato.vhd(305): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(305) " "VHDL Process Statement warning at gato.vhd(305): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023290 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(305) " "VHDL Process Statement warning at gato.vhd(305): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(305) " "VHDL Process Statement warning at gato.vhd(305): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(305) " "VHDL Process Statement warning at gato.vhd(305): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(305) " "VHDL Process Statement warning at gato.vhd(305): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(312) " "VHDL Process Statement warning at gato.vhd(312): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(312) " "VHDL Process Statement warning at gato.vhd(312): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(318) " "VHDL Process Statement warning at gato.vhd(318): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(318) " "VHDL Process Statement warning at gato.vhd(318): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(318) " "VHDL Process Statement warning at gato.vhd(318): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(319) " "VHDL Process Statement warning at gato.vhd(319): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(319) " "VHDL Process Statement warning at gato.vhd(319): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023291 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(319) " "VHDL Process Statement warning at gato.vhd(319): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(320) " "VHDL Process Statement warning at gato.vhd(320): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(320) " "VHDL Process Statement warning at gato.vhd(320): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(320) " "VHDL Process Statement warning at gato.vhd(320): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(321) " "VHDL Process Statement warning at gato.vhd(321): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(321) " "VHDL Process Statement warning at gato.vhd(321): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(321) " "VHDL Process Statement warning at gato.vhd(321): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(322) " "VHDL Process Statement warning at gato.vhd(322): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(322) " "VHDL Process Statement warning at gato.vhd(322): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(322) " "VHDL Process Statement warning at gato.vhd(322): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023292 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(322) " "VHDL Process Statement warning at gato.vhd(322): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(322) " "VHDL Process Statement warning at gato.vhd(322): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(322) " "VHDL Process Statement warning at gato.vhd(322): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(328) " "VHDL Process Statement warning at gato.vhd(328): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(329) " "VHDL Process Statement warning at gato.vhd(329): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(330) " "VHDL Process Statement warning at gato.vhd(330): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(331) " "VHDL Process Statement warning at gato.vhd(331): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(332) " "VHDL Process Statement warning at gato.vhd(332): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(332) " "VHDL Process Statement warning at gato.vhd(332): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023293 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(332) " "VHDL Process Statement warning at gato.vhd(332): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(332) " "VHDL Process Statement warning at gato.vhd(332): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(332) " "VHDL Process Statement warning at gato.vhd(332): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(332) " "VHDL Process Statement warning at gato.vhd(332): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(339) " "VHDL Process Statement warning at gato.vhd(339): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(339) " "VHDL Process Statement warning at gato.vhd(339): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(345) " "VHDL Process Statement warning at gato.vhd(345): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(345) " "VHDL Process Statement warning at gato.vhd(345): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(345) " "VHDL Process Statement warning at gato.vhd(345): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(346) " "VHDL Process Statement warning at gato.vhd(346): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(346) " "VHDL Process Statement warning at gato.vhd(346): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023294 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(346) " "VHDL Process Statement warning at gato.vhd(346): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(347) " "VHDL Process Statement warning at gato.vhd(347): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(347) " "VHDL Process Statement warning at gato.vhd(347): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(347) " "VHDL Process Statement warning at gato.vhd(347): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(348) " "VHDL Process Statement warning at gato.vhd(348): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(348) " "VHDL Process Statement warning at gato.vhd(348): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(348) " "VHDL Process Statement warning at gato.vhd(348): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 gato.vhd(349) " "VHDL Process Statement warning at gato.vhd(349): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(349) " "VHDL Process Statement warning at gato.vhd(349): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023295 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 gato.vhd(349) " "VHDL Process Statement warning at gato.vhd(349): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y1 gato.vhd(349) " "VHDL Process Statement warning at gato.vhd(349): signal \"y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y2 gato.vhd(349) " "VHDL Process Statement warning at gato.vhd(349): signal \"y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(349) " "VHDL Process Statement warning at gato.vhd(349): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_xShift gato.vhd(355) " "VHDL Process Statement warning at gato.vhd(355): signal \"fig_xShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(356) " "VHDL Process Statement warning at gato.vhd(356): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fig_yShift gato.vhd(357) " "VHDL Process Statement warning at gato.vhd(357): signal \"fig_yShift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(358) " "VHDL Process Statement warning at gato.vhd(358): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x1 gato.vhd(359) " "VHDL Process Statement warning at gato.vhd(359): signal \"f2x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column gato.vhd(359) " "VHDL Process Statement warning at gato.vhd(359): signal \"column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2x2 gato.vhd(359) " "VHDL Process Statement warning at gato.vhd(359): signal \"f2x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023296 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y1 gato.vhd(359) " "VHDL Process Statement warning at gato.vhd(359): signal \"f2y1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row gato.vhd(359) " "VHDL Process Statement warning at gato.vhd(359): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f2y2 gato.vhd(359) " "VHDL Process Statement warning at gato.vhd(359): signal \"f2y2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fig_yShift gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"fig_yShift\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fig_xShift gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"fig_xShift\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x1 gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"x1\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x2 gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"x2\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y1 gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"y1\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y2 gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"y2\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f2x1 gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"f2x1\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f2x2 gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"f2x2\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023297 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f2y1 gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"f2y1\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f2y2 gato.vhd(93) " "VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable \"f2y2\", which holds its previous value in one or more paths through the process" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[0\] gato.vhd(93) " "Inferred latch for \"f2y2\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[1\] gato.vhd(93) " "Inferred latch for \"f2y2\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[2\] gato.vhd(93) " "Inferred latch for \"f2y2\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[3\] gato.vhd(93) " "Inferred latch for \"f2y2\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[4\] gato.vhd(93) " "Inferred latch for \"f2y2\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[5\] gato.vhd(93) " "Inferred latch for \"f2y2\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[6\] gato.vhd(93) " "Inferred latch for \"f2y2\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[7\] gato.vhd(93) " "Inferred latch for \"f2y2\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[8\] gato.vhd(93) " "Inferred latch for \"f2y2\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[9\] gato.vhd(93) " "Inferred latch for \"f2y2\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[10\] gato.vhd(93) " "Inferred latch for \"f2y2\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023298 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[11\] gato.vhd(93) " "Inferred latch for \"f2y2\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[12\] gato.vhd(93) " "Inferred latch for \"f2y2\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[13\] gato.vhd(93) " "Inferred latch for \"f2y2\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[14\] gato.vhd(93) " "Inferred latch for \"f2y2\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[15\] gato.vhd(93) " "Inferred latch for \"f2y2\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[16\] gato.vhd(93) " "Inferred latch for \"f2y2\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[17\] gato.vhd(93) " "Inferred latch for \"f2y2\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[18\] gato.vhd(93) " "Inferred latch for \"f2y2\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[19\] gato.vhd(93) " "Inferred latch for \"f2y2\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[20\] gato.vhd(93) " "Inferred latch for \"f2y2\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[21\] gato.vhd(93) " "Inferred latch for \"f2y2\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[22\] gato.vhd(93) " "Inferred latch for \"f2y2\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[23\] gato.vhd(93) " "Inferred latch for \"f2y2\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023299 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[24\] gato.vhd(93) " "Inferred latch for \"f2y2\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[25\] gato.vhd(93) " "Inferred latch for \"f2y2\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[26\] gato.vhd(93) " "Inferred latch for \"f2y2\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[27\] gato.vhd(93) " "Inferred latch for \"f2y2\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[28\] gato.vhd(93) " "Inferred latch for \"f2y2\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[29\] gato.vhd(93) " "Inferred latch for \"f2y2\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[30\] gato.vhd(93) " "Inferred latch for \"f2y2\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y2\[31\] gato.vhd(93) " "Inferred latch for \"f2y2\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[0\] gato.vhd(93) " "Inferred latch for \"f2y1\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[1\] gato.vhd(93) " "Inferred latch for \"f2y1\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[2\] gato.vhd(93) " "Inferred latch for \"f2y1\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[3\] gato.vhd(93) " "Inferred latch for \"f2y1\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[4\] gato.vhd(93) " "Inferred latch for \"f2y1\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[5\] gato.vhd(93) " "Inferred latch for \"f2y1\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023300 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[6\] gato.vhd(93) " "Inferred latch for \"f2y1\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[7\] gato.vhd(93) " "Inferred latch for \"f2y1\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[8\] gato.vhd(93) " "Inferred latch for \"f2y1\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[9\] gato.vhd(93) " "Inferred latch for \"f2y1\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[10\] gato.vhd(93) " "Inferred latch for \"f2y1\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[11\] gato.vhd(93) " "Inferred latch for \"f2y1\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[12\] gato.vhd(93) " "Inferred latch for \"f2y1\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[13\] gato.vhd(93) " "Inferred latch for \"f2y1\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[14\] gato.vhd(93) " "Inferred latch for \"f2y1\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[15\] gato.vhd(93) " "Inferred latch for \"f2y1\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[16\] gato.vhd(93) " "Inferred latch for \"f2y1\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[17\] gato.vhd(93) " "Inferred latch for \"f2y1\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[18\] gato.vhd(93) " "Inferred latch for \"f2y1\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023301 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[19\] gato.vhd(93) " "Inferred latch for \"f2y1\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[20\] gato.vhd(93) " "Inferred latch for \"f2y1\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[21\] gato.vhd(93) " "Inferred latch for \"f2y1\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[22\] gato.vhd(93) " "Inferred latch for \"f2y1\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[23\] gato.vhd(93) " "Inferred latch for \"f2y1\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[24\] gato.vhd(93) " "Inferred latch for \"f2y1\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[25\] gato.vhd(93) " "Inferred latch for \"f2y1\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[26\] gato.vhd(93) " "Inferred latch for \"f2y1\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[27\] gato.vhd(93) " "Inferred latch for \"f2y1\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[28\] gato.vhd(93) " "Inferred latch for \"f2y1\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[29\] gato.vhd(93) " "Inferred latch for \"f2y1\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[30\] gato.vhd(93) " "Inferred latch for \"f2y1\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2y1\[31\] gato.vhd(93) " "Inferred latch for \"f2y1\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[0\] gato.vhd(93) " "Inferred latch for \"f2x2\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023302 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[1\] gato.vhd(93) " "Inferred latch for \"f2x2\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[2\] gato.vhd(93) " "Inferred latch for \"f2x2\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[3\] gato.vhd(93) " "Inferred latch for \"f2x2\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[4\] gato.vhd(93) " "Inferred latch for \"f2x2\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[5\] gato.vhd(93) " "Inferred latch for \"f2x2\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[6\] gato.vhd(93) " "Inferred latch for \"f2x2\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[7\] gato.vhd(93) " "Inferred latch for \"f2x2\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[8\] gato.vhd(93) " "Inferred latch for \"f2x2\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[9\] gato.vhd(93) " "Inferred latch for \"f2x2\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[10\] gato.vhd(93) " "Inferred latch for \"f2x2\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[11\] gato.vhd(93) " "Inferred latch for \"f2x2\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[12\] gato.vhd(93) " "Inferred latch for \"f2x2\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[13\] gato.vhd(93) " "Inferred latch for \"f2x2\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023303 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[14\] gato.vhd(93) " "Inferred latch for \"f2x2\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[15\] gato.vhd(93) " "Inferred latch for \"f2x2\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[16\] gato.vhd(93) " "Inferred latch for \"f2x2\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[17\] gato.vhd(93) " "Inferred latch for \"f2x2\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[18\] gato.vhd(93) " "Inferred latch for \"f2x2\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[19\] gato.vhd(93) " "Inferred latch for \"f2x2\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[20\] gato.vhd(93) " "Inferred latch for \"f2x2\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[21\] gato.vhd(93) " "Inferred latch for \"f2x2\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[22\] gato.vhd(93) " "Inferred latch for \"f2x2\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[23\] gato.vhd(93) " "Inferred latch for \"f2x2\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[24\] gato.vhd(93) " "Inferred latch for \"f2x2\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[25\] gato.vhd(93) " "Inferred latch for \"f2x2\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[26\] gato.vhd(93) " "Inferred latch for \"f2x2\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023304 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[27\] gato.vhd(93) " "Inferred latch for \"f2x2\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[28\] gato.vhd(93) " "Inferred latch for \"f2x2\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[29\] gato.vhd(93) " "Inferred latch for \"f2x2\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[30\] gato.vhd(93) " "Inferred latch for \"f2x2\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x2\[31\] gato.vhd(93) " "Inferred latch for \"f2x2\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[0\] gato.vhd(93) " "Inferred latch for \"f2x1\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[1\] gato.vhd(93) " "Inferred latch for \"f2x1\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[2\] gato.vhd(93) " "Inferred latch for \"f2x1\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[3\] gato.vhd(93) " "Inferred latch for \"f2x1\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023305 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[4\] gato.vhd(93) " "Inferred latch for \"f2x1\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023306 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[5\] gato.vhd(93) " "Inferred latch for \"f2x1\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023306 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[6\] gato.vhd(93) " "Inferred latch for \"f2x1\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023306 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[7\] gato.vhd(93) " "Inferred latch for \"f2x1\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023306 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[8\] gato.vhd(93) " "Inferred latch for \"f2x1\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023306 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[9\] gato.vhd(93) " "Inferred latch for \"f2x1\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023306 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[10\] gato.vhd(93) " "Inferred latch for \"f2x1\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023306 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[11\] gato.vhd(93) " "Inferred latch for \"f2x1\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023306 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[12\] gato.vhd(93) " "Inferred latch for \"f2x1\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[13\] gato.vhd(93) " "Inferred latch for \"f2x1\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[14\] gato.vhd(93) " "Inferred latch for \"f2x1\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[15\] gato.vhd(93) " "Inferred latch for \"f2x1\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[16\] gato.vhd(93) " "Inferred latch for \"f2x1\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[17\] gato.vhd(93) " "Inferred latch for \"f2x1\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[18\] gato.vhd(93) " "Inferred latch for \"f2x1\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[19\] gato.vhd(93) " "Inferred latch for \"f2x1\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[20\] gato.vhd(93) " "Inferred latch for \"f2x1\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[21\] gato.vhd(93) " "Inferred latch for \"f2x1\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[22\] gato.vhd(93) " "Inferred latch for \"f2x1\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[23\] gato.vhd(93) " "Inferred latch for \"f2x1\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023307 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[24\] gato.vhd(93) " "Inferred latch for \"f2x1\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[25\] gato.vhd(93) " "Inferred latch for \"f2x1\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[26\] gato.vhd(93) " "Inferred latch for \"f2x1\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[27\] gato.vhd(93) " "Inferred latch for \"f2x1\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[28\] gato.vhd(93) " "Inferred latch for \"f2x1\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[29\] gato.vhd(93) " "Inferred latch for \"f2x1\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[30\] gato.vhd(93) " "Inferred latch for \"f2x1\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f2x1\[31\] gato.vhd(93) " "Inferred latch for \"f2x1\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[0\] gato.vhd(93) " "Inferred latch for \"y2\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[1\] gato.vhd(93) " "Inferred latch for \"y2\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[2\] gato.vhd(93) " "Inferred latch for \"y2\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[3\] gato.vhd(93) " "Inferred latch for \"y2\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[4\] gato.vhd(93) " "Inferred latch for \"y2\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[5\] gato.vhd(93) " "Inferred latch for \"y2\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023308 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[6\] gato.vhd(93) " "Inferred latch for \"y2\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[7\] gato.vhd(93) " "Inferred latch for \"y2\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[8\] gato.vhd(93) " "Inferred latch for \"y2\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[9\] gato.vhd(93) " "Inferred latch for \"y2\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[10\] gato.vhd(93) " "Inferred latch for \"y2\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[11\] gato.vhd(93) " "Inferred latch for \"y2\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[12\] gato.vhd(93) " "Inferred latch for \"y2\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[13\] gato.vhd(93) " "Inferred latch for \"y2\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[14\] gato.vhd(93) " "Inferred latch for \"y2\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[15\] gato.vhd(93) " "Inferred latch for \"y2\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[16\] gato.vhd(93) " "Inferred latch for \"y2\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[17\] gato.vhd(93) " "Inferred latch for \"y2\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[18\] gato.vhd(93) " "Inferred latch for \"y2\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[19\] gato.vhd(93) " "Inferred latch for \"y2\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023309 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[20\] gato.vhd(93) " "Inferred latch for \"y2\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[21\] gato.vhd(93) " "Inferred latch for \"y2\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[22\] gato.vhd(93) " "Inferred latch for \"y2\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[23\] gato.vhd(93) " "Inferred latch for \"y2\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[24\] gato.vhd(93) " "Inferred latch for \"y2\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[25\] gato.vhd(93) " "Inferred latch for \"y2\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[26\] gato.vhd(93) " "Inferred latch for \"y2\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[27\] gato.vhd(93) " "Inferred latch for \"y2\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[28\] gato.vhd(93) " "Inferred latch for \"y2\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[29\] gato.vhd(93) " "Inferred latch for \"y2\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[30\] gato.vhd(93) " "Inferred latch for \"y2\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[31\] gato.vhd(93) " "Inferred latch for \"y2\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[0\] gato.vhd(93) " "Inferred latch for \"y1\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[1\] gato.vhd(93) " "Inferred latch for \"y1\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023310 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[2\] gato.vhd(93) " "Inferred latch for \"y1\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[3\] gato.vhd(93) " "Inferred latch for \"y1\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[4\] gato.vhd(93) " "Inferred latch for \"y1\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[5\] gato.vhd(93) " "Inferred latch for \"y1\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[6\] gato.vhd(93) " "Inferred latch for \"y1\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[7\] gato.vhd(93) " "Inferred latch for \"y1\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[8\] gato.vhd(93) " "Inferred latch for \"y1\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[9\] gato.vhd(93) " "Inferred latch for \"y1\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[10\] gato.vhd(93) " "Inferred latch for \"y1\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[11\] gato.vhd(93) " "Inferred latch for \"y1\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[12\] gato.vhd(93) " "Inferred latch for \"y1\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[13\] gato.vhd(93) " "Inferred latch for \"y1\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[14\] gato.vhd(93) " "Inferred latch for \"y1\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[15\] gato.vhd(93) " "Inferred latch for \"y1\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023311 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[16\] gato.vhd(93) " "Inferred latch for \"y1\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[17\] gato.vhd(93) " "Inferred latch for \"y1\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[18\] gato.vhd(93) " "Inferred latch for \"y1\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[19\] gato.vhd(93) " "Inferred latch for \"y1\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[20\] gato.vhd(93) " "Inferred latch for \"y1\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[21\] gato.vhd(93) " "Inferred latch for \"y1\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[22\] gato.vhd(93) " "Inferred latch for \"y1\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[23\] gato.vhd(93) " "Inferred latch for \"y1\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[24\] gato.vhd(93) " "Inferred latch for \"y1\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[25\] gato.vhd(93) " "Inferred latch for \"y1\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[26\] gato.vhd(93) " "Inferred latch for \"y1\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[27\] gato.vhd(93) " "Inferred latch for \"y1\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[28\] gato.vhd(93) " "Inferred latch for \"y1\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[29\] gato.vhd(93) " "Inferred latch for \"y1\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023312 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[30\] gato.vhd(93) " "Inferred latch for \"y1\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[31\] gato.vhd(93) " "Inferred latch for \"y1\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[0\] gato.vhd(93) " "Inferred latch for \"x2\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[1\] gato.vhd(93) " "Inferred latch for \"x2\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[2\] gato.vhd(93) " "Inferred latch for \"x2\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[3\] gato.vhd(93) " "Inferred latch for \"x2\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[4\] gato.vhd(93) " "Inferred latch for \"x2\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[5\] gato.vhd(93) " "Inferred latch for \"x2\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[6\] gato.vhd(93) " "Inferred latch for \"x2\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[7\] gato.vhd(93) " "Inferred latch for \"x2\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[8\] gato.vhd(93) " "Inferred latch for \"x2\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[9\] gato.vhd(93) " "Inferred latch for \"x2\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[10\] gato.vhd(93) " "Inferred latch for \"x2\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[11\] gato.vhd(93) " "Inferred latch for \"x2\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023313 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[12\] gato.vhd(93) " "Inferred latch for \"x2\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[13\] gato.vhd(93) " "Inferred latch for \"x2\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[14\] gato.vhd(93) " "Inferred latch for \"x2\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[15\] gato.vhd(93) " "Inferred latch for \"x2\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[16\] gato.vhd(93) " "Inferred latch for \"x2\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[17\] gato.vhd(93) " "Inferred latch for \"x2\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[18\] gato.vhd(93) " "Inferred latch for \"x2\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[19\] gato.vhd(93) " "Inferred latch for \"x2\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[20\] gato.vhd(93) " "Inferred latch for \"x2\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[21\] gato.vhd(93) " "Inferred latch for \"x2\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[22\] gato.vhd(93) " "Inferred latch for \"x2\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[23\] gato.vhd(93) " "Inferred latch for \"x2\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[24\] gato.vhd(93) " "Inferred latch for \"x2\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[25\] gato.vhd(93) " "Inferred latch for \"x2\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023314 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[26\] gato.vhd(93) " "Inferred latch for \"x2\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[27\] gato.vhd(93) " "Inferred latch for \"x2\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[28\] gato.vhd(93) " "Inferred latch for \"x2\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[29\] gato.vhd(93) " "Inferred latch for \"x2\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[30\] gato.vhd(93) " "Inferred latch for \"x2\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2\[31\] gato.vhd(93) " "Inferred latch for \"x2\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[0\] gato.vhd(93) " "Inferred latch for \"x1\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[1\] gato.vhd(93) " "Inferred latch for \"x1\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[2\] gato.vhd(93) " "Inferred latch for \"x1\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[3\] gato.vhd(93) " "Inferred latch for \"x1\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[4\] gato.vhd(93) " "Inferred latch for \"x1\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[5\] gato.vhd(93) " "Inferred latch for \"x1\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[6\] gato.vhd(93) " "Inferred latch for \"x1\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[7\] gato.vhd(93) " "Inferred latch for \"x1\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023315 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[8\] gato.vhd(93) " "Inferred latch for \"x1\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[9\] gato.vhd(93) " "Inferred latch for \"x1\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[10\] gato.vhd(93) " "Inferred latch for \"x1\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[11\] gato.vhd(93) " "Inferred latch for \"x1\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[12\] gato.vhd(93) " "Inferred latch for \"x1\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[13\] gato.vhd(93) " "Inferred latch for \"x1\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[14\] gato.vhd(93) " "Inferred latch for \"x1\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[15\] gato.vhd(93) " "Inferred latch for \"x1\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[16\] gato.vhd(93) " "Inferred latch for \"x1\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[17\] gato.vhd(93) " "Inferred latch for \"x1\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[18\] gato.vhd(93) " "Inferred latch for \"x1\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[19\] gato.vhd(93) " "Inferred latch for \"x1\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023316 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[20\] gato.vhd(93) " "Inferred latch for \"x1\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[21\] gato.vhd(93) " "Inferred latch for \"x1\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[22\] gato.vhd(93) " "Inferred latch for \"x1\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[23\] gato.vhd(93) " "Inferred latch for \"x1\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[24\] gato.vhd(93) " "Inferred latch for \"x1\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[25\] gato.vhd(93) " "Inferred latch for \"x1\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[26\] gato.vhd(93) " "Inferred latch for \"x1\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[27\] gato.vhd(93) " "Inferred latch for \"x1\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[28\] gato.vhd(93) " "Inferred latch for \"x1\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[29\] gato.vhd(93) " "Inferred latch for \"x1\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[30\] gato.vhd(93) " "Inferred latch for \"x1\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[31\] gato.vhd(93) " "Inferred latch for \"x1\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[0\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023317 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[1\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[2\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[3\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[4\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[5\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[6\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[7\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[8\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[9\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[10\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[11\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[12\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[13\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023318 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[14\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[15\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[16\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[17\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[18\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[19\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[20\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[21\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[22\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[23\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[24\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[25\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[26\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023319 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[27\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023320 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[28\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023320 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[29\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023320 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[30\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023320 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_xShift\[31\] gato.vhd(93) " "Inferred latch for \"fig_xShift\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023320 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[0\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[0\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023320 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[1\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[1\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023320 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[2\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[2\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023320 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[3\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[3\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023321 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[4\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[4\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023321 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[5\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[5\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023321 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[6\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[6\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023321 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[7\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[7\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023321 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[8\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[8\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023321 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[9\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[9\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023321 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[10\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[10\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023321 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[11\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[11\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023322 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[12\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[12\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023322 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[13\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[13\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023322 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[14\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[14\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023322 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[15\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[15\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023322 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[16\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[16\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023322 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[17\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[17\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023322 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[18\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[18\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023322 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[19\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[19\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023323 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[20\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[20\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023323 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[21\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[21\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023323 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[22\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[22\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023323 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[23\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[23\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023323 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[24\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[24\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023323 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[25\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[25\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023323 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[26\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[26\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023323 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[27\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[27\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023324 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[28\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[28\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023324 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[29\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[29\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023324 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[30\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[30\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023324 "|top_entity|gato:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fig_yShift\[31\] gato.vhd(93) " "Inferred latch for \"fig_yShift\[31\]\" at gato.vhd(93)" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023324 "|top_entity|gato:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 gato:U0\|vga_pll_25_175:U0 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"gato:U0\|vga_pll_25_175:U0\"" {  } { { "gato.vhd" "U0" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll gato:U0\|vga_pll_25_175:U0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"gato:U0\|vga_pll_25_175:U0\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gato:U0\|vga_pll_25_175:U0\|altpll:altpll_component " "Elaborated megafunction instantiation \"gato:U0\|vga_pll_25_175:U0\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gato:U0\|vga_pll_25_175:U0\|altpll:altpll_component " "Instantiated megafunction \"gato:U0\|vga_pll_25_175:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611023442 ""}  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647611023442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/josem/Documents/Quartus/VGA/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611023587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll gato:U0\|vga_pll_25_175:U0\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"gato:U0\|vga_pll_25_175:U0\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller gato:U0\|vga_controller:U1 " "Elaborating entity \"vga_controller\" for hierarchy \"gato:U0\|vga_controller:U1\"" {  } { { "gato.vhd" "U1" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic logic:U1 " "Elaborating entity \"logic\" for hierarchy \"logic:U1\"" {  } { { "top_entity.vhd" "U1" { Text "C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023600 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_zac logic.vhd(56) " "Verilog HDL or VHDL warning at logic.vhd(56): object \"data_zac\" assigned a value but never read" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647611023604 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_validac logic.vhd(69) " "VHDL Process Statement warning at logic.vhd(69): signal \"data_validac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023605 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_value logic.vhd(73) " "VHDL Process Statement warning at logic.vhd(73): signal \"x_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023606 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_value logic.vhd(76) " "VHDL Process Statement warning at logic.vhd(76): signal \"x_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023606 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_value logic.vhd(84) " "VHDL Process Statement warning at logic.vhd(84): signal \"y_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023606 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_value logic.vhd(87) " "VHDL Process Statement warning at logic.vhd(87): signal \"y_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647611023606 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_value logic.vhd(67) " "VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable \"x_value\", which holds its previous value in one or more paths through the process" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023607 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_value logic.vhd(67) " "VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable \"y_value\", which holds its previous value in one or more paths through the process" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023607 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "izquierda logic.vhd(67) " "VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable \"izquierda\", which holds its previous value in one or more paths through the process" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023607 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "derecha logic.vhd(67) " "VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable \"derecha\", which holds its previous value in one or more paths through the process" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023608 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arriba logic.vhd(67) " "VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable \"arriba\", which holds its previous value in one or more paths through the process" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023608 "|top_entity|logic:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "abajo logic.vhd(67) " "VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable \"abajo\", which holds its previous value in one or more paths through the process" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647611023608 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abajo logic.vhd(67) " "Inferred latch for \"abajo\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023631 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arriba logic.vhd(67) " "Inferred latch for \"arriba\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023631 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "derecha logic.vhd(67) " "Inferred latch for \"derecha\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023631 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "izquierda logic.vhd(67) " "Inferred latch for \"izquierda\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023632 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[0\] logic.vhd(67) " "Inferred latch for \"y_value\[0\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023632 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[1\] logic.vhd(67) " "Inferred latch for \"y_value\[1\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023632 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[2\] logic.vhd(67) " "Inferred latch for \"y_value\[2\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023632 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[3\] logic.vhd(67) " "Inferred latch for \"y_value\[3\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023632 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[4\] logic.vhd(67) " "Inferred latch for \"y_value\[4\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023633 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[5\] logic.vhd(67) " "Inferred latch for \"y_value\[5\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023633 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[6\] logic.vhd(67) " "Inferred latch for \"y_value\[6\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023633 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[7\] logic.vhd(67) " "Inferred latch for \"y_value\[7\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023633 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[8\] logic.vhd(67) " "Inferred latch for \"y_value\[8\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023633 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[9\] logic.vhd(67) " "Inferred latch for \"y_value\[9\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023634 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[10\] logic.vhd(67) " "Inferred latch for \"y_value\[10\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023634 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[11\] logic.vhd(67) " "Inferred latch for \"y_value\[11\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023634 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[12\] logic.vhd(67) " "Inferred latch for \"y_value\[12\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023634 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[13\] logic.vhd(67) " "Inferred latch for \"y_value\[13\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023634 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[14\] logic.vhd(67) " "Inferred latch for \"y_value\[14\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023635 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[15\] logic.vhd(67) " "Inferred latch for \"y_value\[15\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023635 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[16\] logic.vhd(67) " "Inferred latch for \"y_value\[16\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023635 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[17\] logic.vhd(67) " "Inferred latch for \"y_value\[17\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023635 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[18\] logic.vhd(67) " "Inferred latch for \"y_value\[18\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023636 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[19\] logic.vhd(67) " "Inferred latch for \"y_value\[19\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023636 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[20\] logic.vhd(67) " "Inferred latch for \"y_value\[20\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023636 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[21\] logic.vhd(67) " "Inferred latch for \"y_value\[21\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023636 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[22\] logic.vhd(67) " "Inferred latch for \"y_value\[22\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023636 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[23\] logic.vhd(67) " "Inferred latch for \"y_value\[23\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023637 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[24\] logic.vhd(67) " "Inferred latch for \"y_value\[24\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023637 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[25\] logic.vhd(67) " "Inferred latch for \"y_value\[25\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023637 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[26\] logic.vhd(67) " "Inferred latch for \"y_value\[26\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023637 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[27\] logic.vhd(67) " "Inferred latch for \"y_value\[27\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023637 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[28\] logic.vhd(67) " "Inferred latch for \"y_value\[28\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023638 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[29\] logic.vhd(67) " "Inferred latch for \"y_value\[29\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023638 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[30\] logic.vhd(67) " "Inferred latch for \"y_value\[30\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023638 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_value\[31\] logic.vhd(67) " "Inferred latch for \"y_value\[31\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023638 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[0\] logic.vhd(67) " "Inferred latch for \"x_value\[0\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023638 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[1\] logic.vhd(67) " "Inferred latch for \"x_value\[1\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023639 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[2\] logic.vhd(67) " "Inferred latch for \"x_value\[2\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023639 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[3\] logic.vhd(67) " "Inferred latch for \"x_value\[3\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023639 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[4\] logic.vhd(67) " "Inferred latch for \"x_value\[4\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023639 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[5\] logic.vhd(67) " "Inferred latch for \"x_value\[5\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023639 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[6\] logic.vhd(67) " "Inferred latch for \"x_value\[6\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023640 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[7\] logic.vhd(67) " "Inferred latch for \"x_value\[7\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023640 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[8\] logic.vhd(67) " "Inferred latch for \"x_value\[8\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023640 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[9\] logic.vhd(67) " "Inferred latch for \"x_value\[9\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023641 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[10\] logic.vhd(67) " "Inferred latch for \"x_value\[10\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023641 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[11\] logic.vhd(67) " "Inferred latch for \"x_value\[11\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023641 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[12\] logic.vhd(67) " "Inferred latch for \"x_value\[12\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023641 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[13\] logic.vhd(67) " "Inferred latch for \"x_value\[13\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023642 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[14\] logic.vhd(67) " "Inferred latch for \"x_value\[14\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023642 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[15\] logic.vhd(67) " "Inferred latch for \"x_value\[15\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023642 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[16\] logic.vhd(67) " "Inferred latch for \"x_value\[16\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023642 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[17\] logic.vhd(67) " "Inferred latch for \"x_value\[17\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023643 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[18\] logic.vhd(67) " "Inferred latch for \"x_value\[18\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023643 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[19\] logic.vhd(67) " "Inferred latch for \"x_value\[19\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023643 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[20\] logic.vhd(67) " "Inferred latch for \"x_value\[20\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023643 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[21\] logic.vhd(67) " "Inferred latch for \"x_value\[21\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023643 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[22\] logic.vhd(67) " "Inferred latch for \"x_value\[22\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023643 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[23\] logic.vhd(67) " "Inferred latch for \"x_value\[23\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023644 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[24\] logic.vhd(67) " "Inferred latch for \"x_value\[24\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023644 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[25\] logic.vhd(67) " "Inferred latch for \"x_value\[25\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023644 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[26\] logic.vhd(67) " "Inferred latch for \"x_value\[26\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023644 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[27\] logic.vhd(67) " "Inferred latch for \"x_value\[27\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023644 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[28\] logic.vhd(67) " "Inferred latch for \"x_value\[28\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023644 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[29\] logic.vhd(67) " "Inferred latch for \"x_value\[29\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023644 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[30\] logic.vhd(67) " "Inferred latch for \"x_value\[30\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023645 "|top_entity|logic:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_value\[31\] logic.vhd(67) " "Inferred latch for \"x_value\[31\]\" at logic.vhd(67)" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611023645 "|top_entity|logic:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller logic:U1\|ADXL345_controller:U0 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"logic:U1\|ADXL345_controller:U0\"" {  } { { "logic.vhd" "U0" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor logic:U1\|ADXL345_controller:U0\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"logic:U1\|ADXL345_controller:U0\|gsensor:U0\"" {  } { { "ADXL345_controller.vhd" "U0" { Text "C:/Users/josem/Documents/Quartus/VGA/ADXL345_controller.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(30) " "Verilog HDL assignment warning at gsensor.sv(30): truncated value with size 32 to match size of target (20)" {  } { { "gsensor.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647611023707 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(268) " "Verilog HDL assignment warning at gsensor.sv(268): truncated value with size 8 to match size of target (6)" {  } { { "gsensor.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647611023707 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(86) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "gsensor.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647611023707 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(86) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "gsensor.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647611023707 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(86) " "Net \"spi_program.waddr_a\" at gsensor.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "gsensor.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647611023708 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(86) " "Net \"spi_program.we_a\" at gsensor.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "gsensor.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647611023708 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi logic:U1\|ADXL345_controller:U0\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"logic:U1\|ADXL345_controller:U0\|gsensor:U0\|spi:u0\"" {  } { { "gsensor.sv" "u0" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611023710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(49) " "Verilog HDL assignment warning at spi.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "spi.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/spi.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647611023713 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(158) " "Verilog HDL assignment warning at spi.sv(158): truncated value with size 32 to match size of target (3)" {  } { { "spi.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/spi.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647611023713 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(206) " "Verilog HDL assignment warning at spi.sv(206): truncated value with size 64 to match size of target (4)" {  } { { "spi.sv" "" { Text "C:/Users/josem/Documents/Quartus/VGA/spi.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647611023714 "|top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 C:/Users/josem/Documents/Quartus/VGA/db/gato.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"C:/Users/josem/Documents/Quartus/VGA/db/gato.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1647611024721 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "logic:U1\|ADXL345_controller:U0\|gsensor:U0\|spi_program " "RAM logic \"logic:U1\|ADXL345_controller:U0\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "gsensor.sv" "spi_program" { Text "C:/Users/josem/Documents/Quartus/VGA/gsensor.sv" 86 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647611024771 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647611024771 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "gato:U0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gato:U0\|Mult0\"" {  } { { "gato.vhd" "Mult0" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647611025928 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gato:U0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gato:U0\|Mult1\"" {  } { { "gato.vhd" "Mult1" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 355 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647611025928 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647611025928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gato:U0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gato:U0\|lpm_mult:Mult0\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611026041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gato:U0\|lpm_mult:Mult0 " "Instantiated megafunction \"gato:U0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026042 ""}  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647611026042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tis.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tis.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tis " "Found entity 1: mult_tis" {  } { { "db/mult_tis.tdf" "" { Text "C:/Users/josem/Documents/Quartus/VGA/db/mult_tis.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647611026166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611026166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gato:U0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"gato:U0\|lpm_mult:Mult1\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 355 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611026188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gato:U0\|lpm_mult:Mult1 " "Instantiated megafunction \"gato:U0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611026188 ""}  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 355 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647611026188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gato:U0\|lpm_mult:Mult1\|multcore:mult_core gato:U0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"gato:U0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"gato:U0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 355 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611026298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gato:U0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder gato:U0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"gato:U0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"gato:U0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 355 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611026353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gato:U0\|lpm_mult:Mult1\|altshift:external_latency_ffs gato:U0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"gato:U0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"gato:U0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 355 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611026400 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "49 " "Ignored 49 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "49 " "Ignored 49 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1647611027133 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1647611027133 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI_f " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI_f\" and its non-tri-state driver." {  } { { "top_entity.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1647611027148 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1647611027148 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO_f " "bidirectional pin \"GSENSOR_SDO_f\" has no driver" {  } { { "top_entity.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647611027148 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1647611027148 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[14\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[14\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[15\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[15\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[16\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[16\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[17\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[17\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[18\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[18\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[19\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[19\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[20\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[20\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[21\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[21\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[22\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[22\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[23\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[23\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[24\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[24\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[25\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[25\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[26\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[26\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[27\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[27\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[28\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[28\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[29\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[29\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x1\[30\] gato:U0\|x1\[31\] " "Duplicate LATCH primitive \"gato:U0\|x1\[30\]\" merged with LATCH primitive \"gato:U0\|x1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[0\] gato:U0\|x1\[0\] " "Duplicate LATCH primitive \"gato:U0\|x2\[0\]\" merged with LATCH primitive \"gato:U0\|x1\[0\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[0\] gato:U0\|x1\[0\] " "Duplicate LATCH primitive \"gato:U0\|y1\[0\]\" merged with LATCH primitive \"gato:U0\|x1\[0\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[0\] gato:U0\|x1\[0\] " "Duplicate LATCH primitive \"gato:U0\|y2\[0\]\" merged with LATCH primitive \"gato:U0\|x1\[0\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[14\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[14\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[15\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[15\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[16\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[16\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[17\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[17\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[18\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[18\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[19\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[19\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[20\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[20\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[21\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[21\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[22\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[22\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[23\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[23\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[24\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[24\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[25\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[25\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[26\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[26\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[27\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[27\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[28\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[28\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[29\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[29\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|x2\[30\] gato:U0\|x2\[31\] " "Duplicate LATCH primitive \"gato:U0\|x2\[30\]\" merged with LATCH primitive \"gato:U0\|x2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[14\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[14\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[15\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[15\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[16\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[16\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[17\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[17\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[18\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[18\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[19\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[19\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[20\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[20\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[21\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[21\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[22\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[22\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[23\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[23\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[24\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[24\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[25\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[25\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[26\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[26\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[27\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[27\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[28\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[28\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[29\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[29\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y1\[30\] gato:U0\|y1\[31\] " "Duplicate LATCH primitive \"gato:U0\|y1\[30\]\" merged with LATCH primitive \"gato:U0\|y1\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[14\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[14\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[15\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[15\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[16\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[16\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[17\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[17\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[18\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[18\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[19\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[19\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[20\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[20\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[21\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[21\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[22\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[22\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[23\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[23\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[24\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[24\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[25\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[25\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[26\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[26\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[27\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[27\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[28\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[28\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[29\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[29\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "gato:U0\|y2\[30\] gato:U0\|y2\[31\] " "Duplicate LATCH primitive \"gato:U0\|y2\[30\]\" merged with LATCH primitive \"gato:U0\|y2\[31\]\"" {  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[15\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[15\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[16\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[16\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[17\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[17\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[18\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[18\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[19\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[19\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[20\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[20\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[21\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[21\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[22\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[22\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[23\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[23\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[24\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[24\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[25\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[25\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[26\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[26\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[27\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[27\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[28\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[28\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[29\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[29\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|x_value\[30\] logic:U1\|x_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|x_value\[30\]\" merged with LATCH primitive \"logic:U1\|x_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[15\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[15\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[16\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[16\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[17\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[17\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[18\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[18\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[19\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[19\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[20\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[20\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[21\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[21\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[22\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[22\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[23\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[23\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[24\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[24\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[25\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[25\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[26\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[26\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[27\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[27\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[28\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[28\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[29\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[29\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "logic:U1\|y_value\[30\] logic:U1\|y_value\[31\] " "Duplicate LATCH primitive \"logic:U1\|y_value\[30\]\" merged with LATCH primitive \"logic:U1\|y_value\[31\]\"" {  } { { "logic.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/logic.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647611027159 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1647611027159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gato:U0\|x1\[0\] " "Latch gato:U0\|x1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gato:U0\|vga_controller:U1\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal gato:U0\|vga_controller:U1\|column\[0\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647611027172 ""}  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647611027172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gato:U0\|fig_yShift\[0\] " "Latch gato:U0\|fig_yShift\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gato:U0\|vga_controller:U1\|column\[9\] " "Ports D and ENA on the latch are fed by the same signal gato:U0\|vga_controller:U1\|column\[9\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647611027175 ""}  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647611027175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gato:U0\|fig_yShift\[1\] " "Latch gato:U0\|fig_yShift\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gato:U0\|vga_controller:U1\|column\[9\] " "Ports D and ENA on the latch are fed by the same signal gato:U0\|vga_controller:U1\|column\[9\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647611027176 ""}  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647611027176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gato:U0\|fig_xShift\[0\] " "Latch gato:U0\|fig_xShift\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gato:U0\|vga_controller:U1\|column\[9\] " "Ports D and ENA on the latch are fed by the same signal gato:U0\|vga_controller:U1\|column\[9\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647611027176 ""}  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647611027176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gato:U0\|fig_xShift\[1\] " "Latch gato:U0\|fig_xShift\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gato:U0\|vga_controller:U1\|column\[9\] " "Ports D and ENA on the latch are fed by the same signal gato:U0\|vga_controller:U1\|column\[9\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647611027177 ""}  } { { "gato.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/gato.vhd" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647611027177 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI_f~synth " "Node \"GSENSOR_SDI_f~synth\"" {  } { { "top_entity.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647611028548 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647611028548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647611028760 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647611032302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josem/Documents/Quartus/VGA/output_files/gato.map.smsg " "Generated suppressed messages file C:/Users/josem/Documents/Quartus/VGA/output_files/gato.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611032588 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647611032927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647611032927 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUT2 " "No output dependent on input pin \"BUT2\"" {  } { { "top_entity.vhd" "" { Text "C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647611033231 "|top_entity|BUT2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647611033231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1421 " "Implemented 1421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647611033232 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647611033232 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647611033232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1395 " "Implemented 1395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647611033232 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1647611033232 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647611033232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647611033232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 348 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 348 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647611033421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 07:43:53 2022 " "Processing ended: Fri Mar 18 07:43:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647611033421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647611033421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647611033421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647611033421 ""}
