#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Sat Feb  7 23:21:04 2026
# Process ID         : 3779943
# Current directory  : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On         : ece-linlabsrv01
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz
# CPU Frequency      : 2299.998 MHz
# CPU Physical cores : 56
# CPU Logical cores  : 112
# Host memory        : 201166 MB
# Swap memory        : 68719 MB
# Total Virtual      : 269885 MB
# Available Virtual  : 36956 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 38437
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xczu3eg-sbva484-1-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3803258
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.203 ; gain = 137.578 ; free physical = 14134 ; free virtual = 33513
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_kernel' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_internal_RAM_AUTO_1R1W' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_internal_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_internal_RAM_AUTO_1R1W' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_internal_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_col_sums_RAM_AUTO_1R1W' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_col_sums_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_col_sums_RAM_AUTO_1R1W' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_col_sums_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_row_buffer_RAM_AUTO_1R1W' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_row_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_row_buffer_RAM_AUTO_1R1W' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_row_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_192_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_192_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_flow_control_loop_pipe_sequential_init' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_flow_control_loop_pipe_sequential_init' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_192_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_192_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_205_3' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_205_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_205_3' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_205_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_215_4' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_215_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sparsemux_65_5_24_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sparsemux_65_5_24_1_1.v:8]
INFO: [Synth 8-226] default block is never used [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sparsemux_65_5_24_1_1.v:222]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sparsemux_65_5_24_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sparsemux_65_5_24_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sdiv_38ns_24s_38_42_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sdiv_38ns_24s_38_42_1_divider' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sdiv_38ns_24s_38_42_1_divider' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sdiv_38ns_24s_38_42_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_215_4' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_215_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_24s_17s_41_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_mul_24s_17s_41_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_24s_17s_41_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_mul_24s_17s_41_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_control_s_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_control_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_control_s_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_load' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_fifo' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_srl' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_srl' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_fifo' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_fifo__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_mem' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_mem' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_fifo__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2101]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_load' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_read' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:782]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_fifo__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_srl__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_srl__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_fifo__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_burst_converter' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:1036]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_burst_sequential' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:1642]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_reg_slice' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_reg_slice' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_burst_sequential' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:1642]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_burst_converter' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:1036]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_A_m_axi_reg_slice__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_reg_slice__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi_read' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:782]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_A_m_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_A_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_store' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_fifo' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_srl' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_srl' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_fifo' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_fifo__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_srl__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_srl__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_fifo__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_fifo__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_srl__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_srl__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_fifo__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_fifo__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_srl__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_srl__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_fifo__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_fifo__parameterized3' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_srl__parameterized3' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_srl__parameterized3' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_fifo__parameterized3' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_store' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_write' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:1099]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_burst_converter' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:1394]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_burst_sequential' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2000]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_reg_slice' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_reg_slice' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_burst_sequential' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2000]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_burst_converter' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:1394]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_throttle' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2353]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_fifo__parameterized4' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_srl__parameterized4' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_srl__parameterized4' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_fifo__parameterized4' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_reg_slice__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_reg_slice__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2622]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_reg_slice__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_reg_slice__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_throttle' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2353]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_C_m_axi_reg_slice__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_reg_slice__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi_write' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:1099]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_C_m_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[37].divisor_tmp_reg[38] was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:146]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_control_s_axi.v:288]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[7] in module top_kernel_C_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[6] in module top_kernel_C_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[5] in module top_kernel_C_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[4] in module top_kernel_C_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[3] in module top_kernel_C_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[2] in module top_kernel_C_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[1] in module top_kernel_C_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[0] in module top_kernel_C_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module top_kernel_C_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module top_kernel_C_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module top_kernel_C_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module top_kernel_C_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARREADY in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RID[0] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[31] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[30] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[29] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[28] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[27] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[26] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[25] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[24] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[23] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[22] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[21] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[20] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[19] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[18] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[17] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[16] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[15] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[14] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[13] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[12] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[11] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[10] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[9] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[8] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[7] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[6] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[5] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[4] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[3] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[2] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[1] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[0] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRESP[1] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRESP[0] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RLAST in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RUSER[0] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RVALID in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[63] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[62] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[61] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[60] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[59] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[58] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[57] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[56] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[55] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[54] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[53] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[52] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[51] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[50] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[49] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[48] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[47] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[46] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[45] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[44] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[43] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[42] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[41] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[40] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[39] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[38] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[37] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[36] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[35] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[34] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[33] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[32] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[31] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[30] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[29] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[28] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[27] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[26] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[25] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[24] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[23] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[22] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[21] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[20] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[19] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[18] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[17] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[16] in module top_kernel_C_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[15] in module top_kernel_C_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3081.172 ; gain = 304.547 ; free physical = 12640 ; free virtual = 31906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3090.078 ; gain = 313.453 ; free physical = 12448 ; free virtual = 31690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3090.078 ; gain = 313.453 ; free physical = 12447 ; free virtual = 31689
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3090.078 ; gain = 0.000 ; free physical = 11679 ; free virtual = 30957
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_kernel_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3202.145 ; gain = 6.234 ; free physical = 6272 ; free virtual = 25033
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3202.145 ; gain = 0.000 ; free physical = 6209 ; free virtual = 24976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3202.180 ; gain = 0.000 ; free physical = 6016 ; free virtual = 24788
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3202.180 ; gain = 425.555 ; free physical = 8574 ; free virtual = 27324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3210.148 ; gain = 433.523 ; free physical = 8564 ; free virtual = 27315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3210.148 ; gain = 433.523 ; free physical = 8558 ; free virtual = 27306
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '38' to '37' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v:56]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_A_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_A_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_C_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_C_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_C_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_C_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "top_kernel_col_sums_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "top_kernel_row_buffer_RAM_AUTO_1R1W:/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_A_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_A_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_C_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_C_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_C_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_C_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3210.148 ; gain = 433.523 ; free physical = 7510 ; free virtual = 26435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   52 Bit       Adders := 2     
	   3 Input   39 Bit       Adders := 38    
	   2 Input   38 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 15    
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               97 Bit    Registers := 4     
	               96 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               64 Bit    Registers := 8     
	               62 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               38 Bit    Registers := 44    
	               37 Bit    Registers := 37    
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 174   
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 369   
+---RAMs : 
	              12K Bit	(512 X 24 bit)          RAMs := 32    
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               48 Bit	(2 X 24 bit)          RAMs := 64    
+---Muxes : 
	   2 Input   97 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   38 Bit        Muxes := 3     
	   2 Input   37 Bit        Muxes := 37    
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 34    
	   3 Input   24 Bit        Muxes := 34    
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 35    
	   4 Input    9 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 92    
	   3 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 438   
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i343_cast_reg_2661_reg' and it is trimmed from '38' to '24' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_215_4.v:3078]
DSP Report: Generating DSP mul_24s_17s_41_1_1_U173/tmp_product, operation Mode is: A2*B.
DSP Report: register tmp_6_reg_2292_reg is absorbed into DSP mul_24s_17s_41_1_1_U173/tmp_product.
DSP Report: operator mul_24s_17s_41_1_1_U173/tmp_product is absorbed into DSP mul_24s_17s_41_1_1_U173/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2655]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ccf9/hdl/verilog/top_kernel_C_m_axi.v:2676]
INFO: [Synth 8-6904] The RAM "inst/row_buffer_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_1_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_2_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_3_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_4_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_5_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_6_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_7_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_8_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_9_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_10_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_11_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_12_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_13_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_14_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_15_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_16_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_17_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_18_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_19_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_20_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_21_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_22_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_23_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_24_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_25_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_26_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_27_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_28_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_29_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_30_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_31_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "inst/col_sums_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_5_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_6_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_7_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_8_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_9_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_10_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_11_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_12_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_13_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_14_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_15_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_16_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_17_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_18_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_19_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_20_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_21_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_22_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_23_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_24_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_25_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_26_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_27_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_28_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_29_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_30_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/col_sums_31_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst/row_buffer_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_1_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_2_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_3_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_4_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_5_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_6_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_7_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_8_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_9_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_10_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_11_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_12_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_13_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_14_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_15_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_16_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_17_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_18_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_19_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_20_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_21_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_22_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_23_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_24_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_25_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_26_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_27_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_28_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_29_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_30_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/row_buffer_31_U/ram_reg" of size (depth=2 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module top_kernel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module top_kernel_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 3210.148 ; gain = 433.523 ; free physical = 28259 ; free virtual = 46741
---------------------------------------------------------------------------------
 Sort Area is  mul_24s_17s_41_1_1_U173/tmp_product_0 : 0 0 : 2991 2991 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst           | A_internal_U/ram_reg                      | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_1_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_2_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_3_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_4_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_5_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_6_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_7_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_8_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_9_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_10_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_11_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_12_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_13_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_14_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_15_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_16_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_17_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_18_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_19_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_20_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_21_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_22_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_23_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_24_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_25_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_26_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_27_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_28_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_29_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_30_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_31_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | col_sums_U/ram_reg                        | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_1_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_2_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_3_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_4_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_5_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_6_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_7_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_8_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_9_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_10_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_11_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_12_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_13_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_14_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_15_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_16_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_17_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_18_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_19_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_20_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_21_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_22_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_23_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_24_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_25_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_26_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_27_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_28_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_29_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_30_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_31_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/A_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------+-----------+----------------------+----------------+
|inst        | row_buffer_U/ram_reg    | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_1_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_2_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_3_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_4_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_5_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_6_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_7_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_8_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_9_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_10_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_11_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_12_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_13_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_14_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_15_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_16_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_17_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_18_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_19_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_20_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_21_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_22_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_23_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_24_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_25_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_26_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_27_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_28_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_29_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_30_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_31_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
+------------+-------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6 | A2*B        | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 3793.113 ; gain = 1016.488 ; free physical = 29722 ; free virtual = 48463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 3855.996 ; gain = 1079.371 ; free physical = 27775 ; free virtual = 46558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name    | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst           | A_internal_U/ram_reg                      | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_1_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_2_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_3_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_4_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_5_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_6_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_7_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_8_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_9_U/ram_reg                    | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_10_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_11_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_12_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_13_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_14_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_15_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_16_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_17_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_18_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_19_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_20_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_21_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_22_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_23_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_24_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_25_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_26_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_27_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_28_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_29_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_30_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | A_internal_31_U/ram_reg                   | 512 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst           | col_sums_U/ram_reg                        | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_1_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_2_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_3_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_4_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_5_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_6_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_7_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_8_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_9_U/ram_reg                      | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_10_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_11_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_12_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_13_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_14_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_15_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_16_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_17_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_18_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_19_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_20_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_21_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_22_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_23_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_24_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_25_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_26_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_27_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_28_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_29_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_30_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst           | col_sums_31_U/ram_reg                     | 2 x 24(READ_FIRST)     | W | R | 2 x 24(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/A_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+---------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+-------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------+-----------+----------------------+----------------+
|inst        | row_buffer_U/ram_reg    | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_1_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_2_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_3_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_4_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_5_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_6_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_7_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_8_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_9_U/ram_reg  | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_10_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_11_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_12_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_13_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_14_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_15_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_16_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_17_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_18_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_19_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_20_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_21_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_22_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_23_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_24_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_25_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_26_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_27_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_28_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_29_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_30_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
|inst        | row_buffer_31_U/ram_reg | Implied   | 2 x 24               | RAM16X1S x 24  | 
+------------+-------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_17_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_17_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_18_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_18_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_19_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_19_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_20_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_20_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_21_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_21_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_22_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_22_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_23_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_23_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_24_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_24_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_25_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_25_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_26_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_26_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_27_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_27_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_28_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_28_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_29_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_29_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_30_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_30_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_31_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_internal_31_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/col_sums_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:08 . Memory (MB): peak = 3872.012 ; gain = 1095.387 ; free physical = 24997 ; free virtual = 43785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 4002.824 ; gain = 1226.199 ; free physical = 22828 ; free virtual = 41432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 4002.824 ; gain = 1226.199 ; free physical = 22837 ; free virtual = 41442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:17 . Memory (MB): peak = 4002.824 ; gain = 1226.199 ; free physical = 22366 ; free virtual = 40965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:17 . Memory (MB): peak = 4002.824 ; gain = 1226.199 ; free physical = 22386 ; free virtual = 40995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 4002.824 ; gain = 1226.199 ; free physical = 22327 ; free virtual = 40918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 4002.824 ; gain = 1226.199 ; free physical = 22323 ; free virtual = 40897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[1].dividend_tmp_reg[2][37]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[2].dividend_tmp_reg[3][37]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[3].dividend_tmp_reg[4][37]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[4].dividend_tmp_reg[5][37]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].dividend_tmp_reg[6][37]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].dividend_tmp_reg[7][37]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[7].dividend_tmp_reg[8][37]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[8].dividend_tmp_reg[9][37]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].dividend_tmp_reg[10][37]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].dividend_tmp_reg[11][37] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].dividend_tmp_reg[12][37] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[12].dividend_tmp_reg[13][37] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[13].dividend_tmp_reg[14][37] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].dividend_tmp_reg[15][37] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].dividend_tmp_reg[16][37] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[16].dividend_tmp_reg[17][37] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[17].dividend_tmp_reg[18][37] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[18].dividend_tmp_reg[19][37] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[19].dividend_tmp_reg[20][37] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[20].dividend_tmp_reg[21][37] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[21].dividend_tmp_reg[22][37] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[22].dividend_tmp_reg[23][37] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][37] | 38     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][36] | 37     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][35] | 36     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][34] | 35     | 1     | NO           | YES                | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][33] | 34     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][32] | 33     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][31] | 32     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][30] | 31     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][29] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][28] | 29     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][27] | 28     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][26] | 27     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][25] | 26     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][24] | 25     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][23] | 24     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][22] | 23     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][21] | 22     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][20] | 21     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][19] | 20     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][18] | 19     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][17] | 18     | 1     | NO           | YES                | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][16] | 17     | 1     | NO           | YES                | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][15] | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].dividend_tmp_reg[38][14] | 15     | 1     | NO           | YES                | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/sdiv_38ns_24s_38_42_1_U69/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[37].sign_tmp_reg[38][1]      | 39     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/trunc_ln215_reg_2670_pp0_iter20_reg_reg[4]                                                             | 20     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/col_sums_10_addr_reg_2945_pp0_iter19_reg_reg[0]                                                        | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/tmp_reg_2679_pp0_iter20_reg_reg[0]                                                                     | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_215_4_fu_631/ap_loop_exit_ready_pp0_iter21_reg_reg                                                                  | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[2]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[30] | 36     | 36         | 0      | 36      | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6 | A'*B        | 30     | 18     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   267|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |   589|
|11    |LUT2            |  1145|
|12    |LUT3            |  1971|
|13    |LUT4            |   695|
|14    |LUT5            |   332|
|15    |LUT6            |  1244|
|16    |MUXF7           |   384|
|17    |RAM16X1S        |   768|
|18    |RAMB18E2        |    33|
|20    |RAMB36E2        |    32|
|21    |SRL16E          |   226|
|22    |SRLC32E         |    69|
|23    |FDRE            |  5696|
|24    |FDSE            |    65|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:18 . Memory (MB): peak = 4002.824 ; gain = 1226.199 ; free physical = 22298 ; free virtual = 40869
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 541 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 4002.824 ; gain = 1114.098 ; free physical = 21881 ; free virtual = 40464
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:02:19 . Memory (MB): peak = 4002.824 ; gain = 1226.199 ; free physical = 21870 ; free virtual = 40453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4002.824 ; gain = 0.000 ; free physical = 21042 ; free virtual = 39561
INFO: [Netlist 29-17] Analyzing 1420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_10_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_11_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_12_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_13_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_14_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_15_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_16_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_17_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_18_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_19_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_1_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_20_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_21_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_22_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_23_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_24_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_25_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_26_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_27_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_28_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_29_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_2_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_30_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_31_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_3_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_4_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_5_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_6_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_7_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_8_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_9_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/A_internal_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4002.824 ; gain = 0.000 ; free physical = 19612 ; free virtual = 37945
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 769 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 768 instances

Synth Design complete | Checksum: 2e296d23
INFO: [Common 17-83] Releasing license: Synthesis
375 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:31 ; elapsed = 00:02:34 . Memory (MB): peak = 4002.824 ; gain = 2099.340 ; free physical = 19308 ; free virtual = 37633
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2680.092; main = 2577.391; forked = 173.753
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5505.250; main = 3985.062; forked = 1598.234
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4009.070 ; gain = 0.000 ; free physical = 19672 ; free virtual = 37995
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = da620802fbfbceed
INFO: [Coretcl 2-1174] Renamed 146 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4009.070 ; gain = 0.000 ; free physical = 22398 ; free virtual = 40740
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  7 23:24:06 2026...
