{
    "description": "dsp and bram suite of benchmarks to run with Vivado",
    "tool": "vivado",
    "vivado": 
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_bram_dsp_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "bitonic_mesh",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bitonic_mesh/rtl",
            "top_module": "system100"
        },
        {
            "name": "cf_fft_256_8",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl",
            "top_module": "cf_fft_256_8"
        },
        {
            "name": "des90",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/des90/rtl", 
            "top_module": "system90"
        },
        {
            "name": "stereovision2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/stereovision2/rtl",
            "top_module": "sv_chip2_hierarchy_no_mem"
        }
    ]
}
