

================================================================
== Vivado HLS Report for 'vector_multiply_hw'
================================================================
* Date:           Sun Dec 11 17:08:41 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Acceleration_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8625|  8625|  8625|  8625|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8624|  8624|        11|          -|          -|   784|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     27|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      5|    348|    711|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     83|
|Register         |        -|      -|    192|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|    540|    821|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      7|      1|      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |mult_accel_core_cbkb_U8  |mult_accel_core_cbkb  |        0|      2|  205|  390|
    |mult_accel_core_ccud_U9  |mult_accel_core_ccud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_82_p2       |     +    |      0|  0|  14|          10|           1|
    |exitcond_fu_76_p2  |   icmp   |      0|  0|  13|          10|           9|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  27|          20|          10|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  56|         13|    1|         13|
    |ap_return                |   9|          2|   32|         64|
    |i_reg_56                 |   9|          2|   10|         20|
    |out_write_assign_reg_44  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         19|   75|        161|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_load_reg_112           |  32|   0|   32|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_return_preg           |  32|   0|   32|          0|
    |b_load_reg_117           |  32|   0|   32|          0|
    |i_1_reg_97               |  10|   0|   10|          0|
    |i_reg_56                 |  10|   0|   10|          0|
    |out_write_assign_reg_44  |  32|   0|   32|          0|
    |tmp_1_reg_122            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 192|   0|  192|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------+-----+-----+------------+--------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | vector_multiply_hw | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | vector_multiply_hw | return value |
|ap_start    |  in |    1| ap_ctrl_hs | vector_multiply_hw | return value |
|ap_done     | out |    1| ap_ctrl_hs | vector_multiply_hw | return value |
|ap_idle     | out |    1| ap_ctrl_hs | vector_multiply_hw | return value |
|ap_ready    | out |    1| ap_ctrl_hs | vector_multiply_hw | return value |
|ap_return   | out |   32| ap_ctrl_hs | vector_multiply_hw | return value |
|a_address0  | out |   10|  ap_memory |          a         |     array    |
|a_ce0       | out |    1|  ap_memory |          a         |     array    |
|a_q0        |  in |   32|  ap_memory |          a         |     array    |
|b_address0  | out |   10|  ap_memory |          b         |     array    |
|b_ce0       | out |    1|  ap_memory |          b         |     array    |
|b_q0        |  in |   32|  ap_memory |          b         |     array    |
+------------+-----+-----+------------+--------------------+--------------+

