High-level design verification of microprocessors via error modeling