#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17c1070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17c1200 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17b22d0 .functor NOT 1, L_0x181ef60, C4<0>, C4<0>, C4<0>;
L_0x181ed40 .functor XOR 2, L_0x181ec00, L_0x181eca0, C4<00>, C4<00>;
L_0x181ee50 .functor XOR 2, L_0x181ed40, L_0x181edb0, C4<00>, C4<00>;
v0x18165a0_0 .net *"_ivl_10", 1 0, L_0x181edb0;  1 drivers
v0x18166a0_0 .net *"_ivl_12", 1 0, L_0x181ee50;  1 drivers
v0x1816780_0 .net *"_ivl_2", 1 0, L_0x1819960;  1 drivers
v0x1816840_0 .net *"_ivl_4", 1 0, L_0x181ec00;  1 drivers
v0x1816920_0 .net *"_ivl_6", 1 0, L_0x181eca0;  1 drivers
v0x1816a50_0 .net *"_ivl_8", 1 0, L_0x181ed40;  1 drivers
v0x1816b30_0 .net "a", 0 0, v0x1810fc0_0;  1 drivers
v0x1816bd0_0 .net "b", 0 0, v0x1811060_0;  1 drivers
v0x1816c70_0 .net "c", 0 0, v0x1811100_0;  1 drivers
v0x1816d10_0 .var "clk", 0 0;
v0x1816db0_0 .net "d", 0 0, v0x1811240_0;  1 drivers
v0x1816e50_0 .net "out_pos_dut", 0 0, L_0x181eaa0;  1 drivers
v0x1816ef0_0 .net "out_pos_ref", 0 0, L_0x1818420;  1 drivers
v0x1816f90_0 .net "out_sop_dut", 0 0, L_0x1819380;  1 drivers
v0x1817030_0 .net "out_sop_ref", 0 0, L_0x17eb770;  1 drivers
v0x18170d0_0 .var/2u "stats1", 223 0;
v0x1817170_0 .var/2u "strobe", 0 0;
v0x1817210_0 .net "tb_match", 0 0, L_0x181ef60;  1 drivers
v0x18172e0_0 .net "tb_mismatch", 0 0, L_0x17b22d0;  1 drivers
v0x1817380_0 .net "wavedrom_enable", 0 0, v0x1811510_0;  1 drivers
v0x1817450_0 .net "wavedrom_title", 511 0, v0x18115b0_0;  1 drivers
L_0x1819960 .concat [ 1 1 0 0], L_0x1818420, L_0x17eb770;
L_0x181ec00 .concat [ 1 1 0 0], L_0x1818420, L_0x17eb770;
L_0x181eca0 .concat [ 1 1 0 0], L_0x181eaa0, L_0x1819380;
L_0x181edb0 .concat [ 1 1 0 0], L_0x1818420, L_0x17eb770;
L_0x181ef60 .cmp/eeq 2, L_0x1819960, L_0x181ee50;
S_0x17c1390 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17c1200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17b26b0 .functor AND 1, v0x1811100_0, v0x1811240_0, C4<1>, C4<1>;
L_0x17b2a90 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x17b2e70 .functor NOT 1, v0x1811060_0, C4<0>, C4<0>, C4<0>;
L_0x17b30f0 .functor AND 1, L_0x17b2a90, L_0x17b2e70, C4<1>, C4<1>;
L_0x17cbc90 .functor AND 1, L_0x17b30f0, v0x1811100_0, C4<1>, C4<1>;
L_0x17eb770 .functor OR 1, L_0x17b26b0, L_0x17cbc90, C4<0>, C4<0>;
L_0x18178a0 .functor NOT 1, v0x1811060_0, C4<0>, C4<0>, C4<0>;
L_0x1817910 .functor OR 1, L_0x18178a0, v0x1811240_0, C4<0>, C4<0>;
L_0x1817a20 .functor AND 1, v0x1811100_0, L_0x1817910, C4<1>, C4<1>;
L_0x1817ae0 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1817bb0 .functor OR 1, L_0x1817ae0, v0x1811060_0, C4<0>, C4<0>;
L_0x1817c20 .functor AND 1, L_0x1817a20, L_0x1817bb0, C4<1>, C4<1>;
L_0x1817da0 .functor NOT 1, v0x1811060_0, C4<0>, C4<0>, C4<0>;
L_0x1817e10 .functor OR 1, L_0x1817da0, v0x1811240_0, C4<0>, C4<0>;
L_0x1817d30 .functor AND 1, v0x1811100_0, L_0x1817e10, C4<1>, C4<1>;
L_0x1817fa0 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x18180a0 .functor OR 1, L_0x1817fa0, v0x1811240_0, C4<0>, C4<0>;
L_0x1818160 .functor AND 1, L_0x1817d30, L_0x18180a0, C4<1>, C4<1>;
L_0x1818310 .functor XNOR 1, L_0x1817c20, L_0x1818160, C4<0>, C4<0>;
v0x17b1c00_0 .net *"_ivl_0", 0 0, L_0x17b26b0;  1 drivers
v0x17b2000_0 .net *"_ivl_12", 0 0, L_0x18178a0;  1 drivers
v0x17b23e0_0 .net *"_ivl_14", 0 0, L_0x1817910;  1 drivers
v0x17b27c0_0 .net *"_ivl_16", 0 0, L_0x1817a20;  1 drivers
v0x17b2ba0_0 .net *"_ivl_18", 0 0, L_0x1817ae0;  1 drivers
v0x17b2f80_0 .net *"_ivl_2", 0 0, L_0x17b2a90;  1 drivers
v0x17b3200_0 .net *"_ivl_20", 0 0, L_0x1817bb0;  1 drivers
v0x180f530_0 .net *"_ivl_24", 0 0, L_0x1817da0;  1 drivers
v0x180f610_0 .net *"_ivl_26", 0 0, L_0x1817e10;  1 drivers
v0x180f6f0_0 .net *"_ivl_28", 0 0, L_0x1817d30;  1 drivers
v0x180f7d0_0 .net *"_ivl_30", 0 0, L_0x1817fa0;  1 drivers
v0x180f8b0_0 .net *"_ivl_32", 0 0, L_0x18180a0;  1 drivers
v0x180f990_0 .net *"_ivl_36", 0 0, L_0x1818310;  1 drivers
L_0x7f7a366a5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x180fa50_0 .net *"_ivl_38", 0 0, L_0x7f7a366a5018;  1 drivers
v0x180fb30_0 .net *"_ivl_4", 0 0, L_0x17b2e70;  1 drivers
v0x180fc10_0 .net *"_ivl_6", 0 0, L_0x17b30f0;  1 drivers
v0x180fcf0_0 .net *"_ivl_8", 0 0, L_0x17cbc90;  1 drivers
v0x180fdd0_0 .net "a", 0 0, v0x1810fc0_0;  alias, 1 drivers
v0x180fe90_0 .net "b", 0 0, v0x1811060_0;  alias, 1 drivers
v0x180ff50_0 .net "c", 0 0, v0x1811100_0;  alias, 1 drivers
v0x1810010_0 .net "d", 0 0, v0x1811240_0;  alias, 1 drivers
v0x18100d0_0 .net "out_pos", 0 0, L_0x1818420;  alias, 1 drivers
v0x1810190_0 .net "out_sop", 0 0, L_0x17eb770;  alias, 1 drivers
v0x1810250_0 .net "pos0", 0 0, L_0x1817c20;  1 drivers
v0x1810310_0 .net "pos1", 0 0, L_0x1818160;  1 drivers
L_0x1818420 .functor MUXZ 1, L_0x7f7a366a5018, L_0x1817c20, L_0x1818310, C4<>;
S_0x1810490 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17c1200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1810fc0_0 .var "a", 0 0;
v0x1811060_0 .var "b", 0 0;
v0x1811100_0 .var "c", 0 0;
v0x18111a0_0 .net "clk", 0 0, v0x1816d10_0;  1 drivers
v0x1811240_0 .var "d", 0 0;
v0x1811330_0 .var/2u "fail", 0 0;
v0x18113d0_0 .var/2u "fail1", 0 0;
v0x1811470_0 .net "tb_match", 0 0, L_0x181ef60;  alias, 1 drivers
v0x1811510_0 .var "wavedrom_enable", 0 0;
v0x18115b0_0 .var "wavedrom_title", 511 0;
E_0x17bf9e0/0 .event negedge, v0x18111a0_0;
E_0x17bf9e0/1 .event posedge, v0x18111a0_0;
E_0x17bf9e0 .event/or E_0x17bf9e0/0, E_0x17bf9e0/1;
S_0x18107c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1810490;
 .timescale -12 -12;
v0x1810a00_0 .var/2s "i", 31 0;
E_0x17bf880 .event posedge, v0x18111a0_0;
S_0x1810b00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1810490;
 .timescale -12 -12;
v0x1810d00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1810de0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1810490;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1811790 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17c1200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18185d0 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1818660 .functor NOT 1, v0x1811060_0, C4<0>, C4<0>, C4<0>;
L_0x1818800 .functor AND 1, L_0x18185d0, L_0x1818660, C4<1>, C4<1>;
L_0x1818910 .functor AND 1, L_0x1818800, v0x1811100_0, C4<1>, C4<1>;
L_0x1818b10 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x1818c90 .functor AND 1, L_0x1818910, L_0x1818b10, C4<1>, C4<1>;
L_0x1818de0 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1818f60 .functor AND 1, L_0x1818de0, v0x1811060_0, C4<1>, C4<1>;
L_0x1819070 .functor AND 1, L_0x1818f60, v0x1811100_0, C4<1>, C4<1>;
L_0x1819130 .functor AND 1, L_0x1819070, v0x1811240_0, C4<1>, C4<1>;
L_0x1819250 .functor OR 1, L_0x1818c90, L_0x1819130, C4<0>, C4<0>;
L_0x1819310 .functor AND 1, v0x1810fc0_0, v0x1811060_0, C4<1>, C4<1>;
L_0x18193f0 .functor AND 1, L_0x1819310, v0x1811100_0, C4<1>, C4<1>;
L_0x18194b0 .functor AND 1, L_0x18193f0, v0x1811240_0, C4<1>, C4<1>;
L_0x1819380 .functor OR 1, L_0x1819250, L_0x18194b0, C4<0>, C4<0>;
L_0x18196e0 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x18197e0 .functor NOT 1, v0x1811060_0, C4<0>, C4<0>, C4<0>;
L_0x1819850 .functor OR 1, L_0x18196e0, L_0x18197e0, C4<0>, C4<0>;
L_0x1819a00 .functor NOT 1, v0x1811100_0, C4<0>, C4<0>, C4<0>;
L_0x1819a70 .functor OR 1, L_0x1819850, L_0x1819a00, C4<0>, C4<0>;
L_0x1819c30 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x1819ca0 .functor OR 1, L_0x1819a70, L_0x1819c30, C4<0>, C4<0>;
L_0x1819e70 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1819ee0 .functor NOT 1, v0x1811060_0, C4<0>, C4<0>, C4<0>;
L_0x181a020 .functor OR 1, L_0x1819e70, L_0x1819ee0, C4<0>, C4<0>;
L_0x181a130 .functor OR 1, L_0x181a020, v0x1811100_0, C4<0>, C4<0>;
L_0x181a2d0 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x181a340 .functor OR 1, L_0x181a130, L_0x181a2d0, C4<0>, C4<0>;
L_0x181a540 .functor AND 1, L_0x1819ca0, L_0x181a340, C4<1>, C4<1>;
L_0x181a650 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x181a7c0 .functor OR 1, L_0x181a650, v0x1811060_0, C4<0>, C4<0>;
L_0x181a880 .functor NOT 1, v0x1811100_0, C4<0>, C4<0>, C4<0>;
L_0x181aa00 .functor OR 1, L_0x181a7c0, L_0x181a880, C4<0>, C4<0>;
L_0x181ab10 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x181aca0 .functor OR 1, L_0x181aa00, L_0x181ab10, C4<0>, C4<0>;
L_0x181adb0 .functor AND 1, L_0x181a540, L_0x181aca0, C4<1>, C4<1>;
L_0x181aff0 .functor NOT 1, v0x1810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x181b060 .functor OR 1, L_0x181aff0, v0x1811060_0, C4<0>, C4<0>;
L_0x181aec0 .functor OR 1, L_0x181b060, v0x1811100_0, C4<0>, C4<0>;
L_0x181af80 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x181b270 .functor OR 1, L_0x181aec0, L_0x181af80, C4<0>, C4<0>;
L_0x181b380 .functor AND 1, L_0x181adb0, L_0x181b270, C4<1>, C4<1>;
L_0x181b5f0 .functor NOT 1, v0x1811060_0, C4<0>, C4<0>, C4<0>;
L_0x181b660 .functor OR 1, v0x1810fc0_0, L_0x181b5f0, C4<0>, C4<0>;
L_0x181b890 .functor NOT 1, v0x1811100_0, C4<0>, C4<0>, C4<0>;
L_0x181b900 .functor OR 1, L_0x181b660, L_0x181b890, C4<0>, C4<0>;
L_0x181bb90 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x181bc00 .functor OR 1, L_0x181b900, L_0x181bb90, C4<0>, C4<0>;
L_0x181bea0 .functor AND 1, L_0x181b380, L_0x181bc00, C4<1>, C4<1>;
L_0x181bfb0 .functor NOT 1, v0x1811060_0, C4<0>, C4<0>, C4<0>;
L_0x181c1c0 .functor OR 1, v0x1810fc0_0, L_0x181bfb0, C4<0>, C4<0>;
L_0x181c280 .functor OR 1, L_0x181c1c0, v0x1811100_0, C4<0>, C4<0>;
L_0x181c700 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x181c980 .functor OR 1, L_0x181c280, L_0x181c700, C4<0>, C4<0>;
L_0x181cc50 .functor AND 1, L_0x181bea0, L_0x181c980, C4<1>, C4<1>;
L_0x181cd60 .functor OR 1, v0x1810fc0_0, v0x1811060_0, C4<0>, C4<0>;
L_0x181d1b0 .functor NOT 1, v0x1811100_0, C4<0>, C4<0>, C4<0>;
L_0x181d220 .functor OR 1, L_0x181cd60, L_0x181d1b0, C4<0>, C4<0>;
L_0x181d510 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x181d580 .functor OR 1, L_0x181d220, L_0x181d510, C4<0>, C4<0>;
L_0x181d880 .functor AND 1, L_0x181cc50, L_0x181d580, C4<1>, C4<1>;
L_0x181d990 .functor OR 1, v0x1810fc0_0, v0x1811060_0, C4<0>, C4<0>;
L_0x181dc00 .functor OR 1, L_0x181d990, v0x1811100_0, C4<0>, C4<0>;
L_0x181dcc0 .functor NOT 1, v0x1811240_0, C4<0>, C4<0>, C4<0>;
L_0x181df40 .functor OR 1, L_0x181dc00, L_0x181dcc0, C4<0>, C4<0>;
L_0x181e050 .functor AND 1, L_0x181d880, L_0x181df40, C4<1>, C4<1>;
L_0x181e380 .functor OR 1, v0x1810fc0_0, v0x1811060_0, C4<0>, C4<0>;
L_0x181e3f0 .functor NOT 1, v0x1811100_0, C4<0>, C4<0>, C4<0>;
L_0x181e690 .functor OR 1, L_0x181e380, L_0x181e3f0, C4<0>, C4<0>;
L_0x181e7a0 .functor OR 1, L_0x181e690, v0x1811240_0, C4<0>, C4<0>;
L_0x181eaa0 .functor AND 1, L_0x181e050, L_0x181e7a0, C4<1>, C4<1>;
v0x1811950_0 .net *"_ivl_0", 0 0, L_0x18185d0;  1 drivers
v0x1811a30_0 .net *"_ivl_10", 0 0, L_0x1818c90;  1 drivers
v0x1811b10_0 .net *"_ivl_100", 0 0, L_0x181c1c0;  1 drivers
v0x1811c00_0 .net *"_ivl_102", 0 0, L_0x181c280;  1 drivers
v0x1811ce0_0 .net *"_ivl_104", 0 0, L_0x181c700;  1 drivers
v0x1811e10_0 .net *"_ivl_106", 0 0, L_0x181c980;  1 drivers
v0x1811ef0_0 .net *"_ivl_108", 0 0, L_0x181cc50;  1 drivers
v0x1811fd0_0 .net *"_ivl_110", 0 0, L_0x181cd60;  1 drivers
v0x18120b0_0 .net *"_ivl_112", 0 0, L_0x181d1b0;  1 drivers
v0x1812220_0 .net *"_ivl_114", 0 0, L_0x181d220;  1 drivers
v0x1812300_0 .net *"_ivl_116", 0 0, L_0x181d510;  1 drivers
v0x18123e0_0 .net *"_ivl_118", 0 0, L_0x181d580;  1 drivers
v0x18124c0_0 .net *"_ivl_12", 0 0, L_0x1818de0;  1 drivers
v0x18125a0_0 .net *"_ivl_120", 0 0, L_0x181d880;  1 drivers
v0x1812680_0 .net *"_ivl_122", 0 0, L_0x181d990;  1 drivers
v0x1812760_0 .net *"_ivl_124", 0 0, L_0x181dc00;  1 drivers
v0x1812840_0 .net *"_ivl_126", 0 0, L_0x181dcc0;  1 drivers
v0x1812a30_0 .net *"_ivl_128", 0 0, L_0x181df40;  1 drivers
v0x1812b10_0 .net *"_ivl_130", 0 0, L_0x181e050;  1 drivers
v0x1812bf0_0 .net *"_ivl_132", 0 0, L_0x181e380;  1 drivers
v0x1812cd0_0 .net *"_ivl_134", 0 0, L_0x181e3f0;  1 drivers
v0x1812db0_0 .net *"_ivl_136", 0 0, L_0x181e690;  1 drivers
v0x1812e90_0 .net *"_ivl_138", 0 0, L_0x181e7a0;  1 drivers
v0x1812f70_0 .net *"_ivl_14", 0 0, L_0x1818f60;  1 drivers
v0x1813050_0 .net *"_ivl_16", 0 0, L_0x1819070;  1 drivers
v0x1813130_0 .net *"_ivl_18", 0 0, L_0x1819130;  1 drivers
v0x1813210_0 .net *"_ivl_2", 0 0, L_0x1818660;  1 drivers
v0x18132f0_0 .net *"_ivl_20", 0 0, L_0x1819250;  1 drivers
v0x18133d0_0 .net *"_ivl_22", 0 0, L_0x1819310;  1 drivers
v0x18134b0_0 .net *"_ivl_24", 0 0, L_0x18193f0;  1 drivers
v0x1813590_0 .net *"_ivl_26", 0 0, L_0x18194b0;  1 drivers
v0x1813670_0 .net *"_ivl_30", 0 0, L_0x18196e0;  1 drivers
v0x1813750_0 .net *"_ivl_32", 0 0, L_0x18197e0;  1 drivers
v0x1813a40_0 .net *"_ivl_34", 0 0, L_0x1819850;  1 drivers
v0x1813b20_0 .net *"_ivl_36", 0 0, L_0x1819a00;  1 drivers
v0x1813c00_0 .net *"_ivl_38", 0 0, L_0x1819a70;  1 drivers
v0x1813ce0_0 .net *"_ivl_4", 0 0, L_0x1818800;  1 drivers
v0x1813dc0_0 .net *"_ivl_40", 0 0, L_0x1819c30;  1 drivers
v0x1813ea0_0 .net *"_ivl_42", 0 0, L_0x1819ca0;  1 drivers
v0x1813f80_0 .net *"_ivl_44", 0 0, L_0x1819e70;  1 drivers
v0x1814060_0 .net *"_ivl_46", 0 0, L_0x1819ee0;  1 drivers
v0x1814140_0 .net *"_ivl_48", 0 0, L_0x181a020;  1 drivers
v0x1814220_0 .net *"_ivl_50", 0 0, L_0x181a130;  1 drivers
v0x1814300_0 .net *"_ivl_52", 0 0, L_0x181a2d0;  1 drivers
v0x18143e0_0 .net *"_ivl_54", 0 0, L_0x181a340;  1 drivers
v0x18144c0_0 .net *"_ivl_56", 0 0, L_0x181a540;  1 drivers
v0x18145a0_0 .net *"_ivl_58", 0 0, L_0x181a650;  1 drivers
v0x1814680_0 .net *"_ivl_6", 0 0, L_0x1818910;  1 drivers
v0x1814760_0 .net *"_ivl_60", 0 0, L_0x181a7c0;  1 drivers
v0x1814840_0 .net *"_ivl_62", 0 0, L_0x181a880;  1 drivers
v0x1814920_0 .net *"_ivl_64", 0 0, L_0x181aa00;  1 drivers
v0x1814a00_0 .net *"_ivl_66", 0 0, L_0x181ab10;  1 drivers
v0x1814ae0_0 .net *"_ivl_68", 0 0, L_0x181aca0;  1 drivers
v0x1814bc0_0 .net *"_ivl_70", 0 0, L_0x181adb0;  1 drivers
v0x1814ca0_0 .net *"_ivl_72", 0 0, L_0x181aff0;  1 drivers
v0x1814d80_0 .net *"_ivl_74", 0 0, L_0x181b060;  1 drivers
v0x1814e60_0 .net *"_ivl_76", 0 0, L_0x181aec0;  1 drivers
v0x1814f40_0 .net *"_ivl_78", 0 0, L_0x181af80;  1 drivers
v0x1815020_0 .net *"_ivl_8", 0 0, L_0x1818b10;  1 drivers
v0x1815100_0 .net *"_ivl_80", 0 0, L_0x181b270;  1 drivers
v0x18151e0_0 .net *"_ivl_82", 0 0, L_0x181b380;  1 drivers
v0x18152c0_0 .net *"_ivl_84", 0 0, L_0x181b5f0;  1 drivers
v0x18153a0_0 .net *"_ivl_86", 0 0, L_0x181b660;  1 drivers
v0x1815480_0 .net *"_ivl_88", 0 0, L_0x181b890;  1 drivers
v0x1815560_0 .net *"_ivl_90", 0 0, L_0x181b900;  1 drivers
v0x1815a50_0 .net *"_ivl_92", 0 0, L_0x181bb90;  1 drivers
v0x1815b30_0 .net *"_ivl_94", 0 0, L_0x181bc00;  1 drivers
v0x1815c10_0 .net *"_ivl_96", 0 0, L_0x181bea0;  1 drivers
v0x1815cf0_0 .net *"_ivl_98", 0 0, L_0x181bfb0;  1 drivers
v0x1815dd0_0 .net "a", 0 0, v0x1810fc0_0;  alias, 1 drivers
v0x1815e70_0 .net "b", 0 0, v0x1811060_0;  alias, 1 drivers
v0x1815f60_0 .net "c", 0 0, v0x1811100_0;  alias, 1 drivers
v0x1816050_0 .net "d", 0 0, v0x1811240_0;  alias, 1 drivers
v0x1816140_0 .net "out_pos", 0 0, L_0x181eaa0;  alias, 1 drivers
v0x1816200_0 .net "out_sop", 0 0, L_0x1819380;  alias, 1 drivers
S_0x1816380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17c1200;
 .timescale -12 -12;
E_0x17a79f0 .event anyedge, v0x1817170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1817170_0;
    %nor/r;
    %assign/vec4 v0x1817170_0, 0;
    %wait E_0x17a79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1810490;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1811330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18113d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1810490;
T_4 ;
    %wait E_0x17bf9e0;
    %load/vec4 v0x1811470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1811330_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1810490;
T_5 ;
    %wait E_0x17bf880;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %wait E_0x17bf880;
    %load/vec4 v0x1811330_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %fork t_1, S_0x18107c0;
    %jmp t_0;
    .scope S_0x18107c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1810a00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1810a00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17bf880;
    %load/vec4 v0x1810a00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1810a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1810a00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1810490;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17bf9e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1811240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1811060_0, 0;
    %assign/vec4 v0x1810fc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1811330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18113d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17c1200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1816d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1817170_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17c1200;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1816d10_0;
    %inv;
    %store/vec4 v0x1816d10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17c1200;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18111a0_0, v0x18172e0_0, v0x1816b30_0, v0x1816bd0_0, v0x1816c70_0, v0x1816db0_0, v0x1817030_0, v0x1816f90_0, v0x1816ef0_0, v0x1816e50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17c1200;
T_9 ;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17c1200;
T_10 ;
    %wait E_0x17bf9e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18170d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18170d0_0, 4, 32;
    %load/vec4 v0x1817210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18170d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18170d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18170d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1817030_0;
    %load/vec4 v0x1817030_0;
    %load/vec4 v0x1816f90_0;
    %xor;
    %load/vec4 v0x1817030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18170d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18170d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1816ef0_0;
    %load/vec4 v0x1816ef0_0;
    %load/vec4 v0x1816e50_0;
    %xor;
    %load/vec4 v0x1816ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18170d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18170d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18170d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response35/top_module.sv";
