在半导体设计中，'''标准单元'''设计方法是指一种[[特殊應用積體電路|特殊應用積體電路]]设计中使用数字逻辑的方法。

一个标准单元是指一系列由晶体管和连线结构组成的具有布尔逻辑功能或者触发功能的数字单元。

==标准单元的应用==
标准单元通常可以应用在数字电路设计中的综合和布局布线阶段。

==布线==
在使用布局级网表和单元级库版图，布线工具可以增加信号连接线和电源线。

==参考资料==
{{Reflist}}

==外部链接==
*[http://www.vlsitechnology.org/ VLSI Technology] {{Wayback|url=http://www.vlsitechnology.org/ |date=20210227024923 }}— This site contains support material for a book that Graham Petley is writing, <U>The Art of Standard Cell Library Design</U>
*[http://freepdk.ecen.okstate.edu/ Oklahoma State University] {{Webarchive|url=http://arquivo.pt/wayback/20160517183225/http://freepdk.ecen.okstate.edu/ |date=2016-05-17 }}— This site contains support material for a complete System on Chip standard cell library that utilizes public-domain and Mentor Graphics/Synopsys/Cadence Design System tools
The standard cell areas in a CBIC are build-up of rows of standard cells, like a wall built-up of bricks 
*[http://www.vtvt.ece.vt.edu/vlsidesign/cell.php Virginia Tech] {{Wayback|url=http://www.vtvt.ece.vt.edu/vlsidesign/cell.php |date=20200813112434 }}— This is a standard cell library developed by the Virginia Technology VLSI for Telecommunications (VTVT)
*[http://www.chipx.com/ ChipX] {{Wayback|url=http://www.chipx.com/ |date=20210225190009 }} - Interesting overview of Standard Cell as well as metal layer configurable chip options.
*[http://www.siliconmentor.com/low-power-standard-cell-design/ Low Power Standard Cell Design] {{Wayback|url=http://www.siliconmentor.com/low-power-standard-cell-design/ |date=20150614021043 }}
*[http://www.paripath.com/book Excellent Book on Standard Cell Characterization and Modeling] {{Wayback|url=http://www.paripath.com/book |date=20180609214544 }}

[[Category:電子設計自動化|Category:電子設計自動化]]