# testlist generated on 2022-08-04 09:59 GMT
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/add-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - add
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/addi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - addi
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/and-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - and
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/andi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - andi
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/auipc-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - auipc
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/beq-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - beq
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/bge-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bge
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/bgeu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bgeu
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/blt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - blt
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/bltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bltu
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/bne-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bne
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S:
  commit_id: ff9358edda915263426801f485b5be24f788862c
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/fence-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - fence
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S:
  commit_id: ff9358edda915263426801f485b5be24f788862c
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/jal-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - jal
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - jalr
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/lb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lb-align
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/lbu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lbu-align
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/lh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lh-align
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/lhu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lhu-align
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/lui-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lui
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/lw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lw-align
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/or-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - or
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/ori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - ori
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/sb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sb-align
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/sh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sh-align
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S:
  commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/sll-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sll
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/slli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slli
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/slt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slt
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/slti-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slti
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/sltiu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sltiu
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/sltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sltu
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S:
  commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/sra-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sra
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/srai-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srai
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S:
  commit_id: 7f99888d992294a61b2a6bc8da4d8e3a9db0a3b8
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/srl-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srl
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/srli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srli
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/sub-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sub
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/sw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sw-align
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/xor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - xor
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/I/src/xori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - xori
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S
/home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S:
  commit_id: 6ba8712973dade81eaf1182d1050e5799a7ef2a0
  work_dir: /home/tiger9tu/proj/yatcpu/riscof-target/riscof_work/rv32i_m/privilege/src/misalign1-jalr-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - misalign1-jalr
  test_path: /home/tiger9tu/tools/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S
