/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_20z = ~(in_data[30] & celloutsig_0_17z);
  assign celloutsig_0_35z = ~celloutsig_0_9z[8];
  assign celloutsig_1_18z = ~celloutsig_1_2z;
  assign celloutsig_0_10z = ~in_data[58];
  assign celloutsig_0_14z = ~celloutsig_0_13z[0];
  assign celloutsig_1_0z = in_data[127] | ~(in_data[151]);
  assign celloutsig_0_17z = celloutsig_0_15z | ~(celloutsig_0_6z);
  assign celloutsig_0_4z = celloutsig_0_3z[5] | celloutsig_0_3z[6];
  assign celloutsig_0_15z = celloutsig_0_3z[1] | celloutsig_0_13z[5];
  assign celloutsig_1_11z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_11z ^ celloutsig_1_2z);
  assign celloutsig_0_6z = ~(celloutsig_0_3z[3] ^ _00_);
  assign celloutsig_0_8z = ~(celloutsig_0_7z[6] ^ celloutsig_0_2z);
  reg [5:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 6'h00;
    else _15_ <= celloutsig_0_3z[5:0];
  assign { _01_[5], _00_, _01_[3:0] } = _15_;
  assign celloutsig_0_34z = { in_data[43:32], celloutsig_0_19z } & celloutsig_0_31z[12:0];
  assign celloutsig_0_31z = { celloutsig_0_3z[4:1], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_20z } & { celloutsig_0_7z[13:4], _01_[5], _00_, _01_[3:0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[62:55] / { 1'h1, in_data[81:75] };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z } * { celloutsig_0_9z[12:11], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[5] ? { in_data[7:5], celloutsig_0_0z[7:6], 1'h1, celloutsig_0_0z[4:0] } : in_data[38:28];
  assign celloutsig_0_3z = ~ { celloutsig_0_1z[7:2], celloutsig_0_2z };
  assign celloutsig_0_12z = ~ { in_data[15:8], celloutsig_0_8z };
  assign celloutsig_1_1z = | in_data[154:140];
  assign celloutsig_1_2z = | { celloutsig_1_0z, in_data[181:175], in_data[154:140] };
  assign celloutsig_0_28z = | { celloutsig_0_14z, celloutsig_0_12z[6:1] };
  assign celloutsig_0_2z = ^ in_data[37:29];
  assign celloutsig_0_7z = { _01_[5], _00_, _01_[3:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z } >> { _00_, _01_[3:2], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_9z = in_data[36:17] >> { in_data[75:64], celloutsig_0_0z };
  assign celloutsig_0_19z = ~((_01_[1] & celloutsig_0_0z[5]) | (celloutsig_0_7z[9] & celloutsig_0_15z));
  assign _01_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
