Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/spec_gobmk_002.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3287426 heartbeat IPC: 3.04189 cumulative IPC: 3.04189 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6618994 heartbeat IPC: 3.00159 cumulative IPC: 3.02161 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9956938 heartbeat IPC: 2.99586 cumulative IPC: 3.01297 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13266320 heartbeat IPC: 3.02171 cumulative IPC: 3.01515 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16529861 heartbeat IPC: 3.06416 cumulative IPC: 3.02483 (Simulation time: 0 hr 1 min 35 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16529861 (Simulation time: 0 hr 1 min 35 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 23866961 heartbeat IPC: 1.36294 cumulative IPC: 1.36294 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 31153480 heartbeat IPC: 1.3724 cumulative IPC: 1.36765 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38309231 heartbeat IPC: 1.39748 cumulative IPC: 1.37745 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 45812744 heartbeat IPC: 1.33271 cumulative IPC: 1.36599 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 53557951 heartbeat IPC: 1.29112 cumulative IPC: 1.35033 (Simulation time: 0 hr 2 min 54 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37028090 cumulative IPC: 1.35033 (Simulation time: 0 hr 2 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.35033 instructions: 50000000 cycles: 37028090
L1D TOTAL     ACCESS:   17594901  HIT:   17471776  MISS:     123125
L1D LOAD      ACCESS:    6643283  HIT:    6609050  MISS:      34233
L1D RFO       ACCESS:    4386974  HIT:    4344295  MISS:      42679
L1D PREFETCH  ACCESS:    6564644  HIT:    6518431  MISS:      46213
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6645655  ISSUED:    6578377  USEFUL:      17145  USELESS:      29249
L1D AVERAGE MISS LATENCY: 51.1446 cycles
L1I TOTAL     ACCESS:   10987131  HIT:    9400409  MISS:    1586722
L1I LOAD      ACCESS:    8844697  HIT:    8770649  MISS:      74048
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    2142434  HIT:     629760  MISS:    1512674
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    2294976  ISSUED:    2294976  USEFUL:     874989  USELESS:     637689
L1I AVERAGE MISS LATENCY: 14.3271 cycles
L2C TOTAL     ACCESS:    2310560  HIT:    2273408  MISS:      37152
L2C LOAD      ACCESS:      81475  HIT:      66275  MISS:      15200
L2C RFO       ACCESS:      42542  HIT:      39727  MISS:       2815
L2C PREFETCH  ACCESS:    2112337  HIT:    2093323  MISS:      19014
L2C WRITEBACK ACCESS:      74206  HIT:      74083  MISS:        123
L2C PREFETCH  REQUESTED:     834658  ISSUED:     834653  USEFUL:       2133  USELESS:      17443
L2C AVERAGE MISS LATENCY: 128.149 cycles
LLC TOTAL     ACCESS:     114017  HIT:      83432  MISS:      30585
LLC LOAD      ACCESS:      15200  HIT:       6333  MISS:       8867
LLC RFO       ACCESS:       2815  HIT:       1188  MISS:       1627
LLC PREFETCH  ACCESS:      78106  HIT:      58445  MISS:      19661
LLC WRITEBACK ACCESS:      17896  HIT:      17466  MISS:        430
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2079  USELESS:      17256
LLC AVERAGE MISS LATENCY: 182.034 cycles
Major fault: 0 Minor fault: 2776
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2516  ROW_BUFFER_MISS:      27639
 DBUS_CONGESTED:      13730
 WQ ROW_BUFFER_HIT:        812  ROW_BUFFER_MISS:      12293  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 93.9974% MPKI: 10.2447 Average ROB Occupancy at Mispredict: 40.6193

Branch types
NOT_BRANCH: 41466058 82.9321%
BRANCH_DIRECT_JUMP: 464313 0.928626%
BRANCH_INDIRECT: 32 6.4e-05%
BRANCH_CONDITIONAL: 7069453 14.1389%
BRANCH_DIRECT_CALL: 499587 0.999174%
BRANCH_INDIRECT_CALL: 342 0.000684%
BRANCH_RETURN: 499906 0.999812%
BRANCH_OTHER: 0 0%

