

================================================================
== Vitis HLS Report for 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3'
================================================================
* Date:           Thu Oct  2 21:26:45 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_V_CACHE_VITIS_LOOP_131_3  |        ?|        ?|        14|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      573|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      194|     -|
|Register             |        -|      -|      379|       16|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      379|      783|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln130_1_fu_441_p2      |         +|   0|  0|   64|          64|          64|
    |add_ln130_2_fu_291_p2      |         +|   0|  0|   70|          70|           1|
    |add_ln130_3_fu_327_p2      |         +|   0|  0|   64|          64|           1|
    |add_ln130_fu_377_p2        |         +|   0|  0|  125|          62|          62|
    |add_ln131_fu_418_p2        |         +|   0|  0|    8|           7|           1|
    |sub_ln130_fu_371_p2        |         -|   0|  0|  125|          62|          62|
    |ap_block_state4_io_grp1    |       and|   0|  0|    2|           1|           1|
    |first_iter_0_fu_341_p2     |      icmp|   0|  0|    3|           7|           1|
    |icmp_ln130_fu_297_p2       |      icmp|   0|  0|   35|          70|          70|
    |icmp_ln131_fu_313_p2       |      icmp|   0|  0|    3|           7|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |select_ln130_1_fu_333_p3   |    select|   0|  0|   63|           1|          64|
    |select_ln130_fu_319_p3     |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  573|         418|         339|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_done_int              |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    1|          2|    1|          2|
    |gmem3_blk_n_AR           |    1|          2|    1|          2|
    |gmem3_blk_n_R            |    1|          2|    1|          2|
    |i_8_fu_116               |    8|          2|    7|         14|
    |indvar_flatten_fu_124    |  118|          2|   70|        140|
    |t_fu_120                 |   63|          2|   64|        128|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  194|         16|  146|        292|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln130_reg_584                  |  62|   0|   62|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_580               |   1|   0|    1|          0|
    |i_8_fu_116                         |   7|   0|    7|          0|
    |indvar_flatten_fu_124              |  70|   0|   70|          0|
    |lshr_ln7_reg_593                   |   3|   0|    3|          0|
    |sext_ln125_cast_reg_566            |  62|   0|   62|          0|
    |sext_ln69_reg_571                  |  70|   0|   70|          0|
    |t_fu_120                           |  64|   0|   64|          0|
    |trunc_ln131_reg_589                |   3|   0|    3|          0|
    |trunc_ln133_reg_598                |   9|   0|    9|          0|
    |lshr_ln7_reg_593                   |   0|   4|    3|          0|
    |trunc_ln131_reg_589                |   0|   4|    3|          0|
    |trunc_ln133_reg_598                |   0|   8|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 379|  16|  394|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3|  return value|
|m_axi_gmem3_0_AWVALID         |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWREADY         |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWADDR          |  out|   64|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWID            |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWLEN           |  out|   32|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWSIZE          |  out|    3|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWBURST         |  out|    2|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWLOCK          |  out|    2|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWCACHE         |  out|    4|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWPROT          |  out|    3|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWQOS           |  out|    4|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWREGION        |  out|    4|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_AWUSER          |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_WVALID          |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_WREADY          |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_WDATA           |  out|   32|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_WSTRB           |  out|    4|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_WLAST           |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_WID             |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_WUSER           |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARVALID         |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARREADY         |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARADDR          |  out|   64|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARID            |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARLEN           |  out|   32|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARSIZE          |  out|    3|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARBURST         |  out|    2|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARLOCK          |  out|    2|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARCACHE         |  out|    4|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARPROT          |  out|    3|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARQOS           |  out|    4|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARREGION        |  out|    4|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_ARUSER          |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_RVALID          |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_RREADY          |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_RDATA           |   in|   32|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_RLAST           |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_RID             |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_RFIFONUM        |   in|   13|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_RUSER           |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_RRESP           |   in|    2|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_BVALID          |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_BREADY          |  out|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_BRESP           |   in|    2|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_BID             |   in|    1|       m_axi|                                                            gmem3|       pointer|
|m_axi_gmem3_0_BUSER           |   in|    1|       m_axi|                                                            gmem3|       pointer|
|tmp_46                        |   in|   39|     ap_none|                                                           tmp_46|        scalar|
|v_cache_local_7_i_i_address0  |  out|   12|   ap_memory|                                              v_cache_local_7_i_i|         array|
|v_cache_local_7_i_i_ce0       |  out|    1|   ap_memory|                                              v_cache_local_7_i_i|         array|
|v_cache_local_7_i_i_we0       |  out|    1|   ap_memory|                                              v_cache_local_7_i_i|         array|
|v_cache_local_7_i_i_d0        |  out|   32|   ap_memory|                                              v_cache_local_7_i_i|         array|
|v_cache_local_6_i_i_address0  |  out|   12|   ap_memory|                                              v_cache_local_6_i_i|         array|
|v_cache_local_6_i_i_ce0       |  out|    1|   ap_memory|                                              v_cache_local_6_i_i|         array|
|v_cache_local_6_i_i_we0       |  out|    1|   ap_memory|                                              v_cache_local_6_i_i|         array|
|v_cache_local_6_i_i_d0        |  out|   32|   ap_memory|                                              v_cache_local_6_i_i|         array|
|v_cache_local_5_i_i_address0  |  out|   12|   ap_memory|                                              v_cache_local_5_i_i|         array|
|v_cache_local_5_i_i_ce0       |  out|    1|   ap_memory|                                              v_cache_local_5_i_i|         array|
|v_cache_local_5_i_i_we0       |  out|    1|   ap_memory|                                              v_cache_local_5_i_i|         array|
|v_cache_local_5_i_i_d0        |  out|   32|   ap_memory|                                              v_cache_local_5_i_i|         array|
|v_cache_local_4_i_i_address0  |  out|   12|   ap_memory|                                              v_cache_local_4_i_i|         array|
|v_cache_local_4_i_i_ce0       |  out|    1|   ap_memory|                                              v_cache_local_4_i_i|         array|
|v_cache_local_4_i_i_we0       |  out|    1|   ap_memory|                                              v_cache_local_4_i_i|         array|
|v_cache_local_4_i_i_d0        |  out|   32|   ap_memory|                                              v_cache_local_4_i_i|         array|
|v_cache_local_3_i_i_address0  |  out|   12|   ap_memory|                                              v_cache_local_3_i_i|         array|
|v_cache_local_3_i_i_ce0       |  out|    1|   ap_memory|                                              v_cache_local_3_i_i|         array|
|v_cache_local_3_i_i_we0       |  out|    1|   ap_memory|                                              v_cache_local_3_i_i|         array|
|v_cache_local_3_i_i_d0        |  out|   32|   ap_memory|                                              v_cache_local_3_i_i|         array|
|v_cache_local_2_i_i_address0  |  out|   12|   ap_memory|                                              v_cache_local_2_i_i|         array|
|v_cache_local_2_i_i_ce0       |  out|    1|   ap_memory|                                              v_cache_local_2_i_i|         array|
|v_cache_local_2_i_i_we0       |  out|    1|   ap_memory|                                              v_cache_local_2_i_i|         array|
|v_cache_local_2_i_i_d0        |  out|   32|   ap_memory|                                              v_cache_local_2_i_i|         array|
|v_cache_local_1_i_i_address0  |  out|   12|   ap_memory|                                              v_cache_local_1_i_i|         array|
|v_cache_local_1_i_i_ce0       |  out|    1|   ap_memory|                                              v_cache_local_1_i_i|         array|
|v_cache_local_1_i_i_we0       |  out|    1|   ap_memory|                                              v_cache_local_1_i_i|         array|
|v_cache_local_1_i_i_d0        |  out|   32|   ap_memory|                                              v_cache_local_1_i_i|         array|
|v_cache_local_0_i_i_address0  |  out|   12|   ap_memory|                                              v_cache_local_0_i_i|         array|
|v_cache_local_0_i_i_ce0       |  out|    1|   ap_memory|                                              v_cache_local_0_i_i|         array|
|v_cache_local_0_i_i_we0       |  out|    1|   ap_memory|                                              v_cache_local_0_i_i|         array|
|v_cache_local_0_i_i_d0        |  out|   32|   ap_memory|                                              v_cache_local_0_i_i|         array|
|sext_ln125                    |   in|   33|     ap_none|                                                       sext_ln125|        scalar|
|value_cache_load              |   in|   64|     ap_none|                                                 value_cache_load|        scalar|
+------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

