# TCL File Generated by Component Editor 14.1
# Wed Dec 30 15:01:12 CET 2015
# DO NOT MODIFY


# 
# lcd_sys "lcd_sys" v1.1.0
#  2015.12.30.15:01:12
# 
# 

# 
# request TCL package from ACDS 14.1
# 
package require -exact qsys 14.1


# 
# module lcd_sys
# 
set_module_property DESCRIPTION ""
set_module_property NAME lcd_sys
set_module_property VERSION 1.1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME lcd_sys
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL LCD
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file LCD.vhd VHDL PATH ../quartus/LCD.vhd TOP_LEVEL_FILE
add_fileset_file controller.vhd VHDL PATH ../quartus/controller.vhd
add_fileset_file slave.vhd VHDL PATH ../quartus/slave.vhd
add_fileset_file master.vhd VHDL PATH ../quartus/master.vhd
add_fileset_file fifo.vhd VHDL PATH ../quartus/fifo.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 as_wrdata writedata Input 32
add_interface_port avalon_slave_0 as_wait_request waitrequest Output 1
add_interface_port avalon_slave_0 as_write write Input 1
add_interface_port avalon_slave_0 as_add address Input 3
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point lcd_data
# 
add_interface lcd_data conduit end
set_interface_property lcd_data associatedClock clock
set_interface_property lcd_data associatedReset ""
set_interface_property lcd_data ENABLED true
set_interface_property lcd_data EXPORT_OF ""
set_interface_property lcd_data PORT_NAME_MAP ""
set_interface_property lcd_data CMSIS_SVD_VARIABLES ""
set_interface_property lcd_data SVD_ADDRESS_GROUP ""

add_interface_port lcd_data lcd_data lcd_data Output 16


# 
# connection point lcd_dc
# 
add_interface lcd_dc conduit end
set_interface_property lcd_dc associatedClock clock
set_interface_property lcd_dc associatedReset ""
set_interface_property lcd_dc ENABLED true
set_interface_property lcd_dc EXPORT_OF ""
set_interface_property lcd_dc PORT_NAME_MAP ""
set_interface_property lcd_dc CMSIS_SVD_VARIABLES ""
set_interface_property lcd_dc SVD_ADDRESS_GROUP ""

add_interface_port lcd_dc lcd_dc lcd_dc Output 1


# 
# connection point lcd_rd
# 
add_interface lcd_rd conduit end
set_interface_property lcd_rd associatedClock clock
set_interface_property lcd_rd associatedReset ""
set_interface_property lcd_rd ENABLED true
set_interface_property lcd_rd EXPORT_OF ""
set_interface_property lcd_rd PORT_NAME_MAP ""
set_interface_property lcd_rd CMSIS_SVD_VARIABLES ""
set_interface_property lcd_rd SVD_ADDRESS_GROUP ""

add_interface_port lcd_rd lcd_rd lcd_rd Output 1


# 
# connection point lcd_wr
# 
add_interface lcd_wr conduit end
set_interface_property lcd_wr associatedClock clock
set_interface_property lcd_wr associatedReset ""
set_interface_property lcd_wr ENABLED true
set_interface_property lcd_wr EXPORT_OF ""
set_interface_property lcd_wr PORT_NAME_MAP ""
set_interface_property lcd_wr CMSIS_SVD_VARIABLES ""
set_interface_property lcd_wr SVD_ADDRESS_GROUP ""

add_interface_port lcd_wr lcd_wr lcd_wr Output 1


# 
# connection point lcd_reset_n
# 
add_interface lcd_reset_n conduit end
set_interface_property lcd_reset_n associatedClock clock
set_interface_property lcd_reset_n associatedReset ""
set_interface_property lcd_reset_n ENABLED true
set_interface_property lcd_reset_n EXPORT_OF ""
set_interface_property lcd_reset_n PORT_NAME_MAP ""
set_interface_property lcd_reset_n CMSIS_SVD_VARIABLES ""
set_interface_property lcd_reset_n SVD_ADDRESS_GROUP ""

add_interface_port lcd_reset_n lcd_reset_n lcd_reset_n Output 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master bus_waitReq waitrequest Input 1
add_interface_port avalon_master bus_read_data readdata Input 16
add_interface_port avalon_master bus_read read Output 1
add_interface_port avalon_master bus_add address Output 32
add_interface_port avalon_master bus_BE byteenable Output 2
add_interface_port avalon_master bus_read_data_valid readdatavalid Input 1
add_interface_port avalon_master bus_burstCount burstcount Output 8


# 
# connection point ext_IRQ
# 
add_interface ext_IRQ conduit end
set_interface_property ext_IRQ associatedClock clock
set_interface_property ext_IRQ associatedReset ""
set_interface_property ext_IRQ ENABLED true
set_interface_property ext_IRQ EXPORT_OF ""
set_interface_property ext_IRQ PORT_NAME_MAP ""
set_interface_property ext_IRQ CMSIS_SVD_VARIABLES ""
set_interface_property ext_IRQ SVD_ADDRESS_GROUP ""

add_interface_port ext_IRQ ext_IRQ ext_irq Input 1


# 
# connection point am_readOK
# 
add_interface am_readOK conduit end
set_interface_property am_readOK associatedClock clock
set_interface_property am_readOK associatedReset ""
set_interface_property am_readOK ENABLED true
set_interface_property am_readOK EXPORT_OF ""
set_interface_property am_readOK PORT_NAME_MAP ""
set_interface_property am_readOK CMSIS_SVD_VARIABLES ""
set_interface_property am_readOK SVD_ADDRESS_GROUP ""

add_interface_port am_readOK am_readOK am_readok Output 1

