-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Fri Oct 11 01:42:11 2019
-- Host        : DESKTOP-HPB531F running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_cfa_0_0/design_1_v_cfa_0_0_sim_netlist.vhdl
-- Design      : design_1_v_cfa_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized0\ is
  port (
    active_g_pix_mat : out STD_LOGIC;
    en : out STD_LOGIC;
    \addr_rd_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_g_int_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[29][0]__0_0\ : in STD_LOGIC;
    eqOp0_out : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized0\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized0\ is
  signal \^active_g_pix_mat\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[28][0]_srl28_n_0\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[28][0]_srl28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][31]_i_1\ : label is "soft_lutpair52";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[28][0]_srl28\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_active_g_int/needs_delay.shift_register_reg[28] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[28][0]_srl28\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_active_g_int/needs_delay.shift_register_reg[28][0]_srl28 ";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__0\ : label is "soft_lutpair52";
begin
  active_g_pix_mat <= \^active_g_pix_mat\;
\addr_rd[9]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^active_g_pix_mat\,
      I1 => eqOp0_out,
      I2 => intc_if(0),
      I3 => \needs_delay.shift_register_reg[29][0]__0_0\,
      O => \addr_rd_reg[1]\
    );
\needs_delay.shift_register[1][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \^active_g_pix_mat\,
      I2 => \needs_delay.shift_register_reg[29][0]__0_0\,
      I3 => intc_if(0),
      O => E(0)
    );
\needs_delay.shift_register_reg[28][0]_srl28\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11011",
      CE => intc_if(0),
      CLK => aclk,
      D => active_g_int_reg,
      Q => \needs_delay.shift_register_reg[28][0]_srl28_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[28][0]_srl28_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[29][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][0]_srl28_n_0\,
      Q => \^active_g_pix_mat\,
      R => '0'
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^active_g_pix_mat\,
      I1 => \needs_delay.shift_register_reg[29][0]__0_0\,
      I2 => intc_if(0),
      O => en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized0_7\ is
  port (
    \addr_rd_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    row_g_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_g_pix_mat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized0_7\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized0_7\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized0_7\ is
  signal \^addr_rd_reg[9]\ : STD_LOGIC;
  signal green_g_int : STD_LOGIC;
  signal \needs_delay.shift_register_reg[28][0]_srl28_n_0\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[28][0]_srl28_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[28][0]_srl28\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_green_g_int/needs_delay.shift_register_reg[28] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[28][0]_srl28\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_green_g_int/needs_delay.shift_register_reg[28][0]_srl28 ";
begin
  \addr_rd_reg[9]\ <= \^addr_rd_reg[9]\;
\addr_rd[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^addr_rd_reg[9]\,
      I1 => intc_if(0),
      I2 => active_g_pix_mat,
      O => E(0)
    );
\needs_delay.shift_register_reg[28][0]_srl28\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11011",
      CE => intc_if(0),
      CLK => aclk,
      D => green_g_int,
      Q => \needs_delay.shift_register_reg[28][0]_srl28_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[28][0]_srl28_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[28][0]_srl28_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \core_control_regs[0]\(1),
      I2 => \core_control_regs[0]\(0),
      I3 => row_g_int_reg(0),
      O => green_g_int
    );
\needs_delay.shift_register_reg[29][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][0]_srl28_n_0\,
      Q => \^addr_rd_reg[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized1\ is
  port (
    RB_BR_g_bl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    we : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized1\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized1\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized1\ is
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_al[0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_al[1]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_al[2]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_al[3]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_al[4]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_al[5]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_al[6]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_al[7]_i_2\ : label is "soft_lutpair35";
begin
\i_al[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][0]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(8),
      O => RB_BR_g_bl(0)
    );
\i_al[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][1]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(9),
      O => RB_BR_g_bl(1)
    );
\i_al[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][2]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(10),
      O => RB_BR_g_bl(2)
    );
\i_al[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][3]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(11),
      O => RB_BR_g_bl(3)
    );
\i_al[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][4]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(12),
      O => RB_BR_g_bl(4)
    );
\i_al[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][5]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(13),
      O => RB_BR_g_bl(5)
    );
\i_al[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][6]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(14),
      O => RB_BR_g_bl(6)
    );
\i_al[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][7]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(15),
      O => RB_BR_g_bl(7)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized10\ is
  port (
    a : out STD_LOGIC_VECTOR ( 11 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized10\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized10\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized10\ is
  signal \needs_delay.shift_register_reg[9][0]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][10]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][11]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][1]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][2]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][3]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][4]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][5]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][6]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][7]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][8]_srl13_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[9][9]_srl13_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][0]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[9][0]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][0]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][10]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][10]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][10]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][11]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][11]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][11]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][1]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][1]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][1]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][2]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][2]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][2]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][3]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][3]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][3]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][4]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][4]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][4]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][5]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][5]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][5]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][6]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][6]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][6]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][7]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][7]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][7]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][8]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][8]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][8]_srl13 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[9][9]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9] ";
  attribute srl_name of \needs_delay.shift_register_reg[9][9]_srl13\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave1/needs_delay.shift_register_reg[9][9]_srl13 ";
begin
\needs_delay.shift_register_reg[10][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][0]_srl13_n_0\,
      Q => a(0),
      R => '0'
    );
\needs_delay.shift_register_reg[10][10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][10]_srl13_n_0\,
      Q => a(10),
      R => '0'
    );
\needs_delay.shift_register_reg[10][11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][11]_srl13_n_0\,
      Q => a(11),
      R => '0'
    );
\needs_delay.shift_register_reg[10][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][1]_srl13_n_0\,
      Q => a(1),
      R => '0'
    );
\needs_delay.shift_register_reg[10][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][2]_srl13_n_0\,
      Q => a(2),
      R => '0'
    );
\needs_delay.shift_register_reg[10][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][3]_srl13_n_0\,
      Q => a(3),
      R => '0'
    );
\needs_delay.shift_register_reg[10][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][4]_srl13_n_0\,
      Q => a(4),
      R => '0'
    );
\needs_delay.shift_register_reg[10][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][5]_srl13_n_0\,
      Q => a(5),
      R => '0'
    );
\needs_delay.shift_register_reg[10][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][6]_srl13_n_0\,
      Q => a(6),
      R => '0'
    );
\needs_delay.shift_register_reg[10][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][7]_srl13_n_0\,
      Q => a(7),
      R => '0'
    );
\needs_delay.shift_register_reg[10][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][8]_srl13_n_0\,
      Q => a(8),
      R => '0'
    );
\needs_delay.shift_register_reg[10][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[9][9]_srl13_n_0\,
      Q => a(9),
      R => '0'
    );
\needs_delay.shift_register_reg[9][0]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[9][0]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][10]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(10),
      Q => \needs_delay.shift_register_reg[9][10]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][11]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(11),
      Q => \needs_delay.shift_register_reg[9][11]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][1]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[9][1]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][2]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[9][2]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][3]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[9][3]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][4]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[9][4]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][5]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[9][5]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][6]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[9][6]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][7]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[9][7]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][8]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(8),
      Q => \needs_delay.shift_register_reg[9][8]_srl13_n_0\
    );
\needs_delay.shift_register_reg[9][9]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(9),
      Q => \needs_delay.shift_register_reg[9][9]_srl13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized11\ is
  port (
    a : out STD_LOGIC_VECTOR ( 11 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ave_2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized11\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized11\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized11\ is
  signal \needs_delay.shift_register_reg[10][0]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][10]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][11]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][1]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][2]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][3]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][4]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][5]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][6]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][7]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][8]_srl14_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[10][9]_srl14_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][0]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[10][0]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][0]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][10]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][10]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][10]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][11]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][11]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][11]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][1]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][1]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][1]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][2]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][2]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][2]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][3]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][3]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][3]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][4]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][4]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][4]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][5]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][5]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][5]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][6]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][6]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][6]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][7]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][7]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][7]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][8]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][8]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][8]_srl14 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[10][9]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10] ";
  attribute srl_name of \needs_delay.shift_register_reg[10][9]_srl14\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave2/needs_delay.shift_register_reg[10][9]_srl14 ";
begin
\needs_delay.shift_register_reg[10][0]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(0),
      Q => \needs_delay.shift_register_reg[10][0]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][10]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(10),
      Q => \needs_delay.shift_register_reg[10][10]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][11]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(11),
      Q => \needs_delay.shift_register_reg[10][11]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][1]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(1),
      Q => \needs_delay.shift_register_reg[10][1]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][2]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(2),
      Q => \needs_delay.shift_register_reg[10][2]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][3]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(3),
      Q => \needs_delay.shift_register_reg[10][3]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][4]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(4),
      Q => \needs_delay.shift_register_reg[10][4]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][5]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(5),
      Q => \needs_delay.shift_register_reg[10][5]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][6]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(6),
      Q => \needs_delay.shift_register_reg[10][6]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][7]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(7),
      Q => \needs_delay.shift_register_reg[10][7]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][8]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(8),
      Q => \needs_delay.shift_register_reg[10][8]_srl14_n_0\
    );
\needs_delay.shift_register_reg[10][9]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_2_reg[11]\(9),
      Q => \needs_delay.shift_register_reg[10][9]_srl14_n_0\
    );
\needs_delay.shift_register_reg[11][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][0]_srl14_n_0\,
      Q => a(0),
      R => '0'
    );
\needs_delay.shift_register_reg[11][10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][10]_srl14_n_0\,
      Q => a(10),
      R => '0'
    );
\needs_delay.shift_register_reg[11][11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][11]_srl14_n_0\,
      Q => a(11),
      R => '0'
    );
\needs_delay.shift_register_reg[11][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][1]_srl14_n_0\,
      Q => a(1),
      R => '0'
    );
\needs_delay.shift_register_reg[11][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][2]_srl14_n_0\,
      Q => a(2),
      R => '0'
    );
\needs_delay.shift_register_reg[11][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][3]_srl14_n_0\,
      Q => a(3),
      R => '0'
    );
\needs_delay.shift_register_reg[11][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][4]_srl14_n_0\,
      Q => a(4),
      R => '0'
    );
\needs_delay.shift_register_reg[11][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][5]_srl14_n_0\,
      Q => a(5),
      R => '0'
    );
\needs_delay.shift_register_reg[11][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][6]_srl14_n_0\,
      Q => a(6),
      R => '0'
    );
\needs_delay.shift_register_reg[11][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][7]_srl14_n_0\,
      Q => a(7),
      R => '0'
    );
\needs_delay.shift_register_reg[11][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][8]_srl14_n_0\,
      Q => a(8),
      R => '0'
    );
\needs_delay.shift_register_reg[11][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[10][9]_srl14_n_0\,
      Q => a(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized12\ is
  port (
    a : out STD_LOGIC_VECTOR ( 11 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ave_3_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized12\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized12\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized12\ is
  signal \needs_delay.shift_register_reg[11][0]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][10]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][11]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][1]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][2]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][3]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][4]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][5]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][6]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][7]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][8]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[11][9]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][0]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[11][0]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][0]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][10]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][10]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][10]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][11]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][11]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][11]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][1]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][1]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][1]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][2]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][2]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][2]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][3]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][3]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][3]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][4]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][4]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][4]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][5]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][5]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][5]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][6]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][6]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][6]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][7]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][7]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][7]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][8]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][8]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][8]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[11][9]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11] ";
  attribute srl_name of \needs_delay.shift_register_reg[11][9]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave3/needs_delay.shift_register_reg[11][9]_srl15 ";
begin
\needs_delay.shift_register_reg[11][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(0),
      Q => \needs_delay.shift_register_reg[11][0]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(10),
      Q => \needs_delay.shift_register_reg[11][10]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(11),
      Q => \needs_delay.shift_register_reg[11][11]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(1),
      Q => \needs_delay.shift_register_reg[11][1]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(2),
      Q => \needs_delay.shift_register_reg[11][2]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(3),
      Q => \needs_delay.shift_register_reg[11][3]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(4),
      Q => \needs_delay.shift_register_reg[11][4]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(5),
      Q => \needs_delay.shift_register_reg[11][5]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(6),
      Q => \needs_delay.shift_register_reg[11][6]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(7),
      Q => \needs_delay.shift_register_reg[11][7]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(8),
      Q => \needs_delay.shift_register_reg[11][8]_srl15_n_0\
    );
\needs_delay.shift_register_reg[11][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_3_reg[11]\(9),
      Q => \needs_delay.shift_register_reg[11][9]_srl15_n_0\
    );
\needs_delay.shift_register_reg[12][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][0]_srl15_n_0\,
      Q => a(0),
      R => '0'
    );
\needs_delay.shift_register_reg[12][10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][10]_srl15_n_0\,
      Q => a(10),
      R => '0'
    );
\needs_delay.shift_register_reg[12][11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][11]_srl15_n_0\,
      Q => a(11),
      R => '0'
    );
\needs_delay.shift_register_reg[12][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][1]_srl15_n_0\,
      Q => a(1),
      R => '0'
    );
\needs_delay.shift_register_reg[12][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][2]_srl15_n_0\,
      Q => a(2),
      R => '0'
    );
\needs_delay.shift_register_reg[12][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][3]_srl15_n_0\,
      Q => a(3),
      R => '0'
    );
\needs_delay.shift_register_reg[12][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][4]_srl15_n_0\,
      Q => a(4),
      R => '0'
    );
\needs_delay.shift_register_reg[12][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][5]_srl15_n_0\,
      Q => a(5),
      R => '0'
    );
\needs_delay.shift_register_reg[12][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][6]_srl15_n_0\,
      Q => a(6),
      R => '0'
    );
\needs_delay.shift_register_reg[12][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][7]_srl15_n_0\,
      Q => a(7),
      R => '0'
    );
\needs_delay.shift_register_reg[12][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][8]_srl15_n_0\,
      Q => a(8),
      R => '0'
    );
\needs_delay.shift_register_reg[12][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[11][9]_srl15_n_0\,
      Q => a(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized13\ is
  port (
    a : out STD_LOGIC_VECTOR ( 11 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ave_4_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized13\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized13\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized13\ is
  signal \needs_delay.shift_register_reg[12][0]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][10]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][11]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][1]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][2]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][3]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][4]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][5]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][6]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][7]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][8]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[12][9]_srl16_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[12][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][0]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][10]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][10]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][10]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][11]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][11]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][11]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][1]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][1]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][1]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][2]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][2]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][2]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][3]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][3]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][3]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][4]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][4]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][4]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][5]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][5]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][5]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][6]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][6]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][6]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][7]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][7]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][7]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][8]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][8]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][8]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[12][9]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12] ";
  attribute srl_name of \needs_delay.shift_register_reg[12][9]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_ave4/needs_delay.shift_register_reg[12][9]_srl16 ";
begin
\needs_delay.shift_register_reg[12][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(0),
      Q => \needs_delay.shift_register_reg[12][0]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(10),
      Q => \needs_delay.shift_register_reg[12][10]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(11),
      Q => \needs_delay.shift_register_reg[12][11]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(1),
      Q => \needs_delay.shift_register_reg[12][1]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(2),
      Q => \needs_delay.shift_register_reg[12][2]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(3),
      Q => \needs_delay.shift_register_reg[12][3]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(4),
      Q => \needs_delay.shift_register_reg[12][4]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(5),
      Q => \needs_delay.shift_register_reg[12][5]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(6),
      Q => \needs_delay.shift_register_reg[12][6]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(7),
      Q => \needs_delay.shift_register_reg[12][7]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(8),
      Q => \needs_delay.shift_register_reg[12][8]_srl16_n_0\
    );
\needs_delay.shift_register_reg[12][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \ave_4_reg[11]\(9),
      Q => \needs_delay.shift_register_reg[12][9]_srl16_n_0\
    );
\needs_delay.shift_register_reg[13][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][0]_srl16_n_0\,
      Q => a(0),
      R => '0'
    );
\needs_delay.shift_register_reg[13][10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][10]_srl16_n_0\,
      Q => a(10),
      R => '0'
    );
\needs_delay.shift_register_reg[13][11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][11]_srl16_n_0\,
      Q => a(11),
      R => '0'
    );
\needs_delay.shift_register_reg[13][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][1]_srl16_n_0\,
      Q => a(1),
      R => '0'
    );
\needs_delay.shift_register_reg[13][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][2]_srl16_n_0\,
      Q => a(2),
      R => '0'
    );
\needs_delay.shift_register_reg[13][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][3]_srl16_n_0\,
      Q => a(3),
      R => '0'
    );
\needs_delay.shift_register_reg[13][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][4]_srl16_n_0\,
      Q => a(4),
      R => '0'
    );
\needs_delay.shift_register_reg[13][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][5]_srl16_n_0\,
      Q => a(5),
      R => '0'
    );
\needs_delay.shift_register_reg[13][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][6]_srl16_n_0\,
      Q => a(6),
      R => '0'
    );
\needs_delay.shift_register_reg[13][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][7]_srl16_n_0\,
      Q => a(7),
      R => '0'
    );
\needs_delay.shift_register_reg[13][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][8]_srl16_n_0\,
      Q => a(8),
      R => '0'
    );
\needs_delay.shift_register_reg[13][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[12][9]_srl16_n_0\,
      Q => a(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized14\ is
  port (
    \G13_reg[7]\ : out STD_LOGIC;
    \G13_reg[6]\ : out STD_LOGIC;
    \G13_reg[5]\ : out STD_LOGIC;
    \G13_reg[4]\ : out STD_LOGIC;
    \G13_reg[3]\ : out STD_LOGIC;
    \G13_reg[2]\ : out STD_LOGIC;
    \G13_reg[1]\ : out STD_LOGIC;
    \G13_reg[0]\ : out STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized14\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized14\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized14\ is
  signal \needs_delay.shift_register_reg[22][0]_srl22_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[22][1]_srl22_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[22][2]_srl22_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[22][3]_srl22_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[22][4]_srl22_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[22][5]_srl22_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[22][6]_srl22_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[22][7]_srl22_n_0\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[22][0]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[22][1]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[22][2]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[22][3]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[22][4]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[22][5]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[22][6]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[22][7]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[22][0]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[22][0]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][0]_srl22 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[22][1]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] ";
  attribute srl_name of \needs_delay.shift_register_reg[22][1]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][1]_srl22 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[22][2]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] ";
  attribute srl_name of \needs_delay.shift_register_reg[22][2]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][2]_srl22 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[22][3]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] ";
  attribute srl_name of \needs_delay.shift_register_reg[22][3]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][3]_srl22 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[22][4]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] ";
  attribute srl_name of \needs_delay.shift_register_reg[22][4]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][4]_srl22 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[22][5]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] ";
  attribute srl_name of \needs_delay.shift_register_reg[22][5]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][5]_srl22 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[22][6]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] ";
  attribute srl_name of \needs_delay.shift_register_reg[22][6]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][6]_srl22 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[22][7]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22] ";
  attribute srl_name of \needs_delay.shift_register_reg[22][7]_srl22\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_bilin/needs_delay.shift_register_reg[22][7]_srl22 ";
begin
\needs_delay.shift_register_reg[22][0]_srl22\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10101",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[22][0]_srl22_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[22][0]_srl22_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[22][1]_srl22\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10101",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[22][1]_srl22_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[22][1]_srl22_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[22][2]_srl22\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10101",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[22][2]_srl22_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[22][2]_srl22_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[22][3]_srl22\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10101",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[22][3]_srl22_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[22][3]_srl22_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[22][4]_srl22\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10101",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[22][4]_srl22_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[22][4]_srl22_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[22][5]_srl22\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10101",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[22][5]_srl22_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[22][5]_srl22_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[22][6]_srl22\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10101",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[22][6]_srl22_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[22][6]_srl22_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[22][7]_srl22\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10101",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[22][7]_srl22_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[22][7]_srl22_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[23][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[22][0]_srl22_n_0\,
      Q => \G13_reg[0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[23][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[22][1]_srl22_n_0\,
      Q => \G13_reg[1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[23][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[22][2]_srl22_n_0\,
      Q => \G13_reg[2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[23][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[22][3]_srl22_n_0\,
      Q => \G13_reg[3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[23][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[22][4]_srl22_n_0\,
      Q => \G13_reg[4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[23][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[22][5]_srl22_n_0\,
      Q => \G13_reg[5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[23][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[22][6]_srl22_n_0\,
      Q => \G13_reg[6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[23][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[22][7]_srl22_n_0\,
      Q => \G13_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized15\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized15\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized15\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\needs_delay.shift_register_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\needs_delay.shift_register_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\needs_delay.shift_register_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\needs_delay.shift_register_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\needs_delay.shift_register_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\needs_delay.shift_register_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\needs_delay.shift_register_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\needs_delay.shift_register_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\needs_delay.shift_register_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\needs_delay.shift_register_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\needs_delay.shift_register_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\needs_delay.shift_register_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized15_16\ is
  port (
    G_nhood : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized15_16\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized15_16\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized15_16\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => G_nhood(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => G_nhood(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => G_nhood(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => G_nhood(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => G_nhood(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => G_nhood(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => G_nhood(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => G_nhood(16),
      R => '0'
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => G_nhood(17),
      R => '0'
    );
\needs_delay.shift_register_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => G_nhood(18),
      R => '0'
    );
\needs_delay.shift_register_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => G_nhood(19),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => G_nhood(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => G_nhood(20),
      R => '0'
    );
\needs_delay.shift_register_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => G_nhood(21),
      R => '0'
    );
\needs_delay.shift_register_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => G_nhood(22),
      R => '0'
    );
\needs_delay.shift_register_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => G_nhood(23),
      R => '0'
    );
\needs_delay.shift_register_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => G_nhood(24),
      R => '0'
    );
\needs_delay.shift_register_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => G_nhood(25),
      R => '0'
    );
\needs_delay.shift_register_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => G_nhood(26),
      R => '0'
    );
\needs_delay.shift_register_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => G_nhood(27),
      R => '0'
    );
\needs_delay.shift_register_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => G_nhood(28),
      R => '0'
    );
\needs_delay.shift_register_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => G_nhood(29),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => G_nhood(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => G_nhood(30),
      R => '0'
    );
\needs_delay.shift_register_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => G_nhood(31),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => G_nhood(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => G_nhood(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => G_nhood(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => G_nhood(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => G_nhood(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => G_nhood(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => G_nhood(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized16\ is
  port (
    G_r3c1_d : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized16\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized16\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized16\ is
  signal \needs_delay.shift_register_reg[3][0]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][1]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][2]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][3]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][4]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][5]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][6]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][7]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][0]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][1]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][2]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][3]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][4]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][5]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][6]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r3c1_d/needs_delay.shift_register_reg[3][7]_srl3 ";
begin
\needs_delay.shift_register_reg[3][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(0),
      Q => \needs_delay.shift_register_reg[3][0]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(1),
      Q => \needs_delay.shift_register_reg[3][1]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(2),
      Q => \needs_delay.shift_register_reg[3][2]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(3),
      Q => \needs_delay.shift_register_reg[3][3]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(4),
      Q => \needs_delay.shift_register_reg[3][4]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(5),
      Q => \needs_delay.shift_register_reg[3][5]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(6),
      Q => \needs_delay.shift_register_reg[3][6]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(7),
      Q => \needs_delay.shift_register_reg[3][7]_srl3_n_0\
    );
\needs_delay.shift_register_reg[4][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][0]_srl3_n_0\,
      Q => G_r3c1_d(0),
      R => '0'
    );
\needs_delay.shift_register_reg[4][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][1]_srl3_n_0\,
      Q => G_r3c1_d(1),
      R => '0'
    );
\needs_delay.shift_register_reg[4][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][2]_srl3_n_0\,
      Q => G_r3c1_d(2),
      R => '0'
    );
\needs_delay.shift_register_reg[4][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][3]_srl3_n_0\,
      Q => G_r3c1_d(3),
      R => '0'
    );
\needs_delay.shift_register_reg[4][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][4]_srl3_n_0\,
      Q => G_r3c1_d(4),
      R => '0'
    );
\needs_delay.shift_register_reg[4][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][5]_srl3_n_0\,
      Q => G_r3c1_d(5),
      R => '0'
    );
\needs_delay.shift_register_reg[4][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][6]_srl3_n_0\,
      Q => G_r3c1_d(6),
      R => '0'
    );
\needs_delay.shift_register_reg[4][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][7]_srl3_n_0\,
      Q => G_r3c1_d(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized16_17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    g_select_ce : in STD_LOGIC;
    G_r4c2_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized16_17\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized16_17\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized16_17\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_a/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r4c2_d(0),
      Q => D(0)
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r4c2_d(1),
      Q => D(1)
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r4c2_d(2),
      Q => D(2)
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r4c2_d(3),
      Q => D(3)
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r4c2_d(4),
      Q => D(4)
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r4c2_d(5),
      Q => D(5)
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r4c2_d(6),
      Q => D(6)
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r4c2_d(7),
      Q => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized16_18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    g_select_ce : in STD_LOGIC;
    RB_G_g_intp_b_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized16_18\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized16_18\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized16_18\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_b/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_b_d(0),
      Q => D(0)
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_b_d(1),
      Q => D(1)
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_b_d(2),
      Q => D(2)
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_b_d(3),
      Q => D(3)
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_b_d(4),
      Q => D(4)
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_b_d(5),
      Q => D(5)
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_b_d(6),
      Q => D(6)
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_b_d(7),
      Q => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized16_19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    g_select_ce : in STD_LOGIC;
    RB_G_g_intp_l_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized16_19\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized16_19\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized16_19\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_l/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_l_d(0),
      Q => D(0)
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_l_d(1),
      Q => D(1)
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_l_d(2),
      Q => D(2)
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_l_d(3),
      Q => D(3)
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_l_d(4),
      Q => D(4)
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_l_d(5),
      Q => D(5)
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_l_d(6),
      Q => D(6)
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => RB_G_g_intp_l_d(7),
      Q => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized16_20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    g_select_ce : in STD_LOGIC;
    G_r3c1_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized16_20\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized16_20\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized16_20\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_g_intp_r/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r3c1_d(0),
      Q => D(0)
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r3c1_d(1),
      Q => D(1)
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r3c1_d(2),
      Q => D(2)
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r3c1_d(3),
      Q => D(3)
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r3c1_d(4),
      Q => D(4)
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r3c1_d(5),
      Q => D(5)
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r3c1_d(6),
      Q => D(6)
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => g_select_ce,
      CLK => aclk,
      D => G_r3c1_d(7),
      Q => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized16_3\ is
  port (
    G_r4c2_d : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized16_3\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized16_3\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized16_3\ is
  signal \needs_delay.shift_register_reg[3][0]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][1]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][2]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][3]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][4]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][5]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][6]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][7]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][0]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][1]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][2]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][3]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][4]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][5]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][6]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_G_r4c2_d/needs_delay.shift_register_reg[3][7]_srl3 ";
begin
\needs_delay.shift_register_reg[3][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(0),
      Q => \needs_delay.shift_register_reg[3][0]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(1),
      Q => \needs_delay.shift_register_reg[3][1]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(2),
      Q => \needs_delay.shift_register_reg[3][2]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(3),
      Q => \needs_delay.shift_register_reg[3][3]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(4),
      Q => \needs_delay.shift_register_reg[3][4]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(5),
      Q => \needs_delay.shift_register_reg[3][5]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(6),
      Q => \needs_delay.shift_register_reg[3][6]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => q(7),
      Q => \needs_delay.shift_register_reg[3][7]_srl3_n_0\
    );
\needs_delay.shift_register_reg[4][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][0]_srl3_n_0\,
      Q => G_r4c2_d(0),
      R => '0'
    );
\needs_delay.shift_register_reg[4][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][1]_srl3_n_0\,
      Q => G_r4c2_d(1),
      R => '0'
    );
\needs_delay.shift_register_reg[4][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][2]_srl3_n_0\,
      Q => G_r4c2_d(2),
      R => '0'
    );
\needs_delay.shift_register_reg[4][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][3]_srl3_n_0\,
      Q => G_r4c2_d(3),
      R => '0'
    );
\needs_delay.shift_register_reg[4][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][4]_srl3_n_0\,
      Q => G_r4c2_d(4),
      R => '0'
    );
\needs_delay.shift_register_reg[4][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][5]_srl3_n_0\,
      Q => G_r4c2_d(5),
      R => '0'
    );
\needs_delay.shift_register_reg[4][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][6]_srl3_n_0\,
      Q => G_r4c2_d(6),
      R => '0'
    );
\needs_delay.shift_register_reg[4][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][7]_srl3_n_0\,
      Q => G_r4c2_d(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized16_4\ is
  port (
    RB_G_g_intp_b_d : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized16_4\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized16_4\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized16_4\ is
  signal \needs_delay.shift_register_reg[3][0]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][1]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][2]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][3]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][4]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][5]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][6]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][7]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][0]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][1]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][2]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][3]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][4]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][5]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][6]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_b_d/needs_delay.shift_register_reg[3][7]_srl3 ";
begin
\needs_delay.shift_register_reg[3][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => D(0),
      Q => \needs_delay.shift_register_reg[3][0]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => D(1),
      Q => \needs_delay.shift_register_reg[3][1]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => D(2),
      Q => \needs_delay.shift_register_reg[3][2]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => D(3),
      Q => \needs_delay.shift_register_reg[3][3]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => D(4),
      Q => \needs_delay.shift_register_reg[3][4]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => D(5),
      Q => \needs_delay.shift_register_reg[3][5]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => D(6),
      Q => \needs_delay.shift_register_reg[3][6]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => D(7),
      Q => \needs_delay.shift_register_reg[3][7]_srl3_n_0\
    );
\needs_delay.shift_register_reg[4][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][0]_srl3_n_0\,
      Q => RB_G_g_intp_b_d(0),
      R => '0'
    );
\needs_delay.shift_register_reg[4][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][1]_srl3_n_0\,
      Q => RB_G_g_intp_b_d(1),
      R => '0'
    );
\needs_delay.shift_register_reg[4][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][2]_srl3_n_0\,
      Q => RB_G_g_intp_b_d(2),
      R => '0'
    );
\needs_delay.shift_register_reg[4][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][3]_srl3_n_0\,
      Q => RB_G_g_intp_b_d(3),
      R => '0'
    );
\needs_delay.shift_register_reg[4][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][4]_srl3_n_0\,
      Q => RB_G_g_intp_b_d(4),
      R => '0'
    );
\needs_delay.shift_register_reg[4][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][5]_srl3_n_0\,
      Q => RB_G_g_intp_b_d(5),
      R => '0'
    );
\needs_delay.shift_register_reg[4][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][6]_srl3_n_0\,
      Q => RB_G_g_intp_b_d(6),
      R => '0'
    );
\needs_delay.shift_register_reg[4][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][7]_srl3_n_0\,
      Q => RB_G_g_intp_b_d(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized16_5\ is
  port (
    RB_G_g_intp_l_d : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    RB_G_g_intp_l : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized16_5\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized16_5\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized16_5\ is
  signal \needs_delay.shift_register_reg[3][0]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][1]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][2]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][3]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][4]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][5]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][6]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][7]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][0]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][1]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][2]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][3]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][4]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][4]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][5]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][5]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][6]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][6]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][7]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_RB_G_g_intp_l_d/needs_delay.shift_register_reg[3][7]_srl3 ";
begin
\needs_delay.shift_register_reg[3][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => RB_G_g_intp_l(0),
      Q => \needs_delay.shift_register_reg[3][0]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => RB_G_g_intp_l(1),
      Q => \needs_delay.shift_register_reg[3][1]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => RB_G_g_intp_l(2),
      Q => \needs_delay.shift_register_reg[3][2]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => RB_G_g_intp_l(3),
      Q => \needs_delay.shift_register_reg[3][3]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => RB_G_g_intp_l(4),
      Q => \needs_delay.shift_register_reg[3][4]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => RB_G_g_intp_l(5),
      Q => \needs_delay.shift_register_reg[3][5]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => RB_G_g_intp_l(6),
      Q => \needs_delay.shift_register_reg[3][6]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => RB_G_g_intp_l(7),
      Q => \needs_delay.shift_register_reg[3][7]_srl3_n_0\
    );
\needs_delay.shift_register_reg[4][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][0]_srl3_n_0\,
      Q => RB_G_g_intp_l_d(0),
      R => '0'
    );
\needs_delay.shift_register_reg[4][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][1]_srl3_n_0\,
      Q => RB_G_g_intp_l_d(1),
      R => '0'
    );
\needs_delay.shift_register_reg[4][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][2]_srl3_n_0\,
      Q => RB_G_g_intp_l_d(2),
      R => '0'
    );
\needs_delay.shift_register_reg[4][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][3]_srl3_n_0\,
      Q => RB_G_g_intp_l_d(3),
      R => '0'
    );
\needs_delay.shift_register_reg[4][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][4]_srl3_n_0\,
      Q => RB_G_g_intp_l_d(4),
      R => '0'
    );
\needs_delay.shift_register_reg[4][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][5]_srl3_n_0\,
      Q => RB_G_g_intp_l_d(5),
      R => '0'
    );
\needs_delay.shift_register_reg[4][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][6]_srl3_n_0\,
      Q => RB_G_g_intp_l_d(6),
      R => '0'
    );
\needs_delay.shift_register_reg[4][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][7]_srl3_n_0\,
      Q => RB_G_g_intp_l_d(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \video_data_out_p_reg[23]\ : out STD_LOGIC;
    \video_data_out_p_reg[22]\ : out STD_LOGIC;
    \video_data_out_p_reg[21]\ : out STD_LOGIC;
    \video_data_out_p_reg[20]\ : out STD_LOGIC;
    \video_data_out_p_reg[19]\ : out STD_LOGIC;
    \video_data_out_p_reg[18]\ : out STD_LOGIC;
    \video_data_out_p_reg[17]\ : out STD_LOGIC;
    \video_data_out_p_reg[16]\ : out STD_LOGIC;
    \video_data_out_p_reg[15]\ : out STD_LOGIC;
    \video_data_out_p_reg[14]\ : out STD_LOGIC;
    \video_data_out_p_reg[13]\ : out STD_LOGIC;
    \video_data_out_p_reg[12]\ : out STD_LOGIC;
    \video_data_out_p_reg[11]\ : out STD_LOGIC;
    \video_data_out_p_reg[10]\ : out STD_LOGIC;
    \video_data_out_p_reg[9]\ : out STD_LOGIC;
    \video_data_out_p_reg[8]\ : out STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_outmux_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_at_g_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized17\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized17\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized17\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  signal \video_data_out_p[10]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[11]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[12]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[13]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[14]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[15]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[16]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[17]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[18]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[19]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[20]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[21]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[22]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[23]_i_5_n_0\ : STD_LOGIC;
  signal \video_data_out_p[8]_i_3_n_0\ : STD_LOGIC;
  signal \video_data_out_p[9]_i_3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_rb_at_g/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => \^d\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => \^d\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => \^d\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => \^d\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => \^d\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => \^d\(7),
      R => '0'
    );
\video_data_out_p[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(2),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[10]_i_3_n_0\,
      O => \video_data_out_p_reg[10]\
    );
\video_data_out_p[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_at_g_d1_reg[7]\(2),
      I1 => p_1_in(10),
      I2 => \core_control_regs[0]\(0),
      I3 => \^d\(2),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(2),
      O => \video_data_out_p[10]_i_3_n_0\
    );
\video_data_out_p[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(3),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[11]_i_3_n_0\,
      O => \video_data_out_p_reg[11]\
    );
\video_data_out_p[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_at_g_d1_reg[7]\(3),
      I1 => p_1_in(11),
      I2 => \core_control_regs[0]\(0),
      I3 => \^d\(3),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(3),
      O => \video_data_out_p[11]_i_3_n_0\
    );
\video_data_out_p[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(4),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[12]_i_3_n_0\,
      O => \video_data_out_p_reg[12]\
    );
\video_data_out_p[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_at_g_d1_reg[7]\(4),
      I1 => p_1_in(12),
      I2 => \core_control_regs[0]\(0),
      I3 => \^d\(4),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(4),
      O => \video_data_out_p[12]_i_3_n_0\
    );
\video_data_out_p[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(5),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[13]_i_3_n_0\,
      O => \video_data_out_p_reg[13]\
    );
\video_data_out_p[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_at_g_d1_reg[7]\(5),
      I1 => p_1_in(13),
      I2 => \core_control_regs[0]\(0),
      I3 => \^d\(5),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(5),
      O => \video_data_out_p[13]_i_3_n_0\
    );
\video_data_out_p[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(14),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(6),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[14]_i_3_n_0\,
      O => \video_data_out_p_reg[14]\
    );
\video_data_out_p[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_at_g_d1_reg[7]\(6),
      I1 => p_1_in(14),
      I2 => \core_control_regs[0]\(0),
      I3 => \^d\(6),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(6),
      O => \video_data_out_p[14]_i_3_n_0\
    );
\video_data_out_p[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(7),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[15]_i_3_n_0\,
      O => \video_data_out_p_reg[15]\
    );
\video_data_out_p[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_at_g_d1_reg[7]\(7),
      I1 => p_1_in(15),
      I2 => \core_control_regs[0]\(0),
      I3 => \^d\(7),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(7),
      O => \video_data_out_p[15]_i_3_n_0\
    );
\video_data_out_p[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(8),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[16]_i_3_n_0\,
      O => \video_data_out_p_reg[16]\
    );
\video_data_out_p[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(0),
      I1 => p_1_in(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \rb_at_g_d1_reg[7]\(0),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(8),
      O => \video_data_out_p[16]_i_3_n_0\
    );
\video_data_out_p[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(9),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[17]_i_3_n_0\,
      O => \video_data_out_p_reg[17]\
    );
\video_data_out_p[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(1),
      I1 => p_1_in(1),
      I2 => \core_control_regs[0]\(0),
      I3 => \rb_at_g_d1_reg[7]\(1),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(9),
      O => \video_data_out_p[17]_i_3_n_0\
    );
\video_data_out_p[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(10),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[18]_i_3_n_0\,
      O => \video_data_out_p_reg[18]\
    );
\video_data_out_p[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(2),
      I1 => p_1_in(2),
      I2 => \core_control_regs[0]\(0),
      I3 => \rb_at_g_d1_reg[7]\(2),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(10),
      O => \video_data_out_p[18]_i_3_n_0\
    );
\video_data_out_p[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(11),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[19]_i_3_n_0\,
      O => \video_data_out_p_reg[19]\
    );
\video_data_out_p[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(3),
      I1 => p_1_in(3),
      I2 => \core_control_regs[0]\(0),
      I3 => \rb_at_g_d1_reg[7]\(3),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(11),
      O => \video_data_out_p[19]_i_3_n_0\
    );
\video_data_out_p[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(12),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[20]_i_3_n_0\,
      O => \video_data_out_p_reg[20]\
    );
\video_data_out_p[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(4),
      I1 => p_1_in(4),
      I2 => \core_control_regs[0]\(0),
      I3 => \rb_at_g_d1_reg[7]\(4),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(12),
      O => \video_data_out_p[20]_i_3_n_0\
    );
\video_data_out_p[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(13),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[21]_i_3_n_0\,
      O => \video_data_out_p_reg[21]\
    );
\video_data_out_p[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(5),
      I1 => p_1_in(5),
      I2 => \core_control_regs[0]\(0),
      I3 => \rb_at_g_d1_reg[7]\(5),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(13),
      O => \video_data_out_p[21]_i_3_n_0\
    );
\video_data_out_p[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(14),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[22]_i_3_n_0\,
      O => \video_data_out_p_reg[22]\
    );
\video_data_out_p[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(6),
      I1 => p_1_in(6),
      I2 => \core_control_regs[0]\(0),
      I3 => \rb_at_g_d1_reg[7]\(6),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(14),
      O => \video_data_out_p[22]_i_3_n_0\
    );
\video_data_out_p[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(15),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[23]_i_5_n_0\,
      O => \video_data_out_p_reg[23]\
    );
\video_data_out_p[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(7),
      I1 => p_1_in(7),
      I2 => \core_control_regs[0]\(0),
      I3 => \rb_at_g_d1_reg[7]\(7),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(15),
      O => \video_data_out_p[23]_i_5_n_0\
    );
\video_data_out_p[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(0),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[8]_i_3_n_0\,
      O => \video_data_out_p_reg[8]\
    );
\video_data_out_p[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_at_g_d1_reg[7]\(0),
      I1 => p_1_in(8),
      I2 => \core_control_regs[0]\(0),
      I3 => \^d\(0),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(0),
      O => \video_data_out_p[8]_i_3_n_0\
    );
\video_data_out_p[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => p_1_in(1),
      I4 => \time_control_regs[0]\(0),
      I5 => \video_data_out_p[9]_i_3_n_0\,
      O => \video_data_out_p_reg[9]\
    );
\video_data_out_p[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_at_g_d1_reg[7]\(1),
      I1 => p_1_in(9),
      I2 => \core_control_regs[0]\(0),
      I3 => \^d\(1),
      I4 => \col_outmux_reg[0]\(0),
      I5 => p_1_in(1),
      O => \video_data_out_p[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized17_28\ is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \raw_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \i_minus_m_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized17_28\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized17_28\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized17_28\ is
  signal L : STD_LOGIC_VECTOR ( 2 to 9 );
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_g_c/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\i__carry__0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(2),
      I1 => \i_minus_m_reg[9]\(7),
      O => \raw_reg[10]_0\(0)
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(7),
      I1 => L(2),
      I2 => \i_minus_m_reg[9]\(8),
      O => \raw_reg[10]\(0)
    );
\i__carry_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(4),
      I1 => L(5),
      I2 => \i_minus_m_reg[9]\(5),
      I3 => L(4),
      O => S(5)
    );
\i__carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(3),
      I1 => L(6),
      I2 => \i_minus_m_reg[9]\(4),
      I3 => L(5),
      O => S(4)
    );
\i__carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(2),
      I1 => L(7),
      I2 => \i_minus_m_reg[9]\(3),
      I3 => L(6),
      O => S(3)
    );
\i__carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(1),
      I1 => L(8),
      I2 => \i_minus_m_reg[9]\(2),
      I3 => L(7),
      O => S(2)
    );
\i__carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(0),
      I1 => L(9),
      I2 => \i_minus_m_reg[9]\(1),
      I3 => L(8),
      O => S(1)
    );
\i__carry_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => L(9),
      I1 => \i_minus_m_reg[9]\(0),
      O => S(0)
    );
\i__carry_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(3),
      I1 => \i_minus_m_reg[9]\(6),
      O => DI(6)
    );
\i__carry_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(4),
      I1 => \i_minus_m_reg[9]\(5),
      O => DI(5)
    );
\i__carry_i_3__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(5),
      I1 => \i_minus_m_reg[9]\(4),
      O => DI(4)
    );
\i__carry_i_4__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(6),
      I1 => \i_minus_m_reg[9]\(3),
      O => DI(3)
    );
\i__carry_i_5__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(7),
      I1 => \i_minus_m_reg[9]\(2),
      O => DI(2)
    );
\i__carry_i_6__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(8),
      I1 => \i_minus_m_reg[9]\(1),
      O => DI(1)
    );
\i__carry_i_7__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => L(9),
      I1 => \i_minus_m_reg[9]\(0),
      O => DI(0)
    );
\i__carry_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(6),
      I1 => L(3),
      I2 => \i_minus_m_reg[9]\(7),
      I3 => L(2),
      O => S(7)
    );
\i__carry_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(5),
      I1 => L(4),
      I2 => \i_minus_m_reg[9]\(6),
      I3 => L(3),
      O => S(6)
    );
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => L(9),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => L(8),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => L(7),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => L(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => L(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => L(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => L(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => L(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized18\ is
  port (
    c : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[2][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][1]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][2]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][3]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][4]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][6]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][7]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][7]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][6]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][5]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][4]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][3]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][2]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][1]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][0]__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized18\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized18\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized18\ is
  signal \needs_delay.shift_register_reg[16][0]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][1]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][2]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][3]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][4]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][5]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][6]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][7]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][7]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[16][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][0]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][1]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] ";
  attribute srl_name of \needs_delay.shift_register_reg[16][1]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][1]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][2]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] ";
  attribute srl_name of \needs_delay.shift_register_reg[16][2]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][2]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][3]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] ";
  attribute srl_name of \needs_delay.shift_register_reg[16][3]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][3]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][4]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] ";
  attribute srl_name of \needs_delay.shift_register_reg[16][4]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][4]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][5]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] ";
  attribute srl_name of \needs_delay.shift_register_reg[16][5]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][5]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][6]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] ";
  attribute srl_name of \needs_delay.shift_register_reg[16][6]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][6]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][7]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16] ";
  attribute srl_name of \needs_delay.shift_register_reg[16][7]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_bl/needs_delay.shift_register_reg[16][7]_srl16 ";
begin
\needs_delay.shift_register_reg[16][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[2][0]\,
      Q => \needs_delay.shift_register_reg[16][0]_srl16_n_0\
    );
\needs_delay.shift_register_reg[16][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[2][1]\,
      Q => \needs_delay.shift_register_reg[16][1]_srl16_n_0\
    );
\needs_delay.shift_register_reg[16][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[2][2]\,
      Q => \needs_delay.shift_register_reg[16][2]_srl16_n_0\
    );
\needs_delay.shift_register_reg[16][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[2][3]\,
      Q => \needs_delay.shift_register_reg[16][3]_srl16_n_0\
    );
\needs_delay.shift_register_reg[16][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[2][4]\,
      Q => \needs_delay.shift_register_reg[16][4]_srl16_n_0\
    );
\needs_delay.shift_register_reg[16][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[2][5]\,
      Q => \needs_delay.shift_register_reg[16][5]_srl16_n_0\
    );
\needs_delay.shift_register_reg[16][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[2][6]\,
      Q => \needs_delay.shift_register_reg[16][6]_srl16_n_0\
    );
\needs_delay.shift_register_reg[16][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[2][7]\,
      Q => \needs_delay.shift_register_reg[16][7]_srl16_n_0\
    );
\needs_delay.shift_register_reg[17][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][0]_srl16_n_0\,
      Q => c(0),
      R => '0'
    );
\needs_delay.shift_register_reg[17][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][1]_srl16_n_0\,
      Q => c(1),
      R => '0'
    );
\needs_delay.shift_register_reg[17][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][2]_srl16_n_0\,
      Q => c(2),
      R => '0'
    );
\needs_delay.shift_register_reg[17][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][3]_srl16_n_0\,
      Q => c(3),
      R => '0'
    );
\needs_delay.shift_register_reg[17][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][4]_srl16_n_0\,
      Q => c(4),
      R => '0'
    );
\needs_delay.shift_register_reg[17][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][5]_srl16_n_0\,
      Q => c(5),
      R => '0'
    );
\needs_delay.shift_register_reg[17][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][6]_srl16_n_0\,
      Q => c(6),
      R => '0'
    );
\needs_delay.shift_register_reg[17][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][7]_srl16_n_0\,
      Q => c(7),
      R => '0'
    );
\needs_delay.shift_register_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][0]__0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][1]__0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][2]__0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][3]__0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][4]__0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][5]__0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][6]__0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]__0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][0]\,
      Q => Q(0),
      R => '0'
    );
\needs_delay.shift_register_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][1]\,
      Q => Q(1),
      R => '0'
    );
\needs_delay.shift_register_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][2]\,
      Q => Q(2),
      R => '0'
    );
\needs_delay.shift_register_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][3]\,
      Q => Q(3),
      R => '0'
    );
\needs_delay.shift_register_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][4]\,
      Q => Q(4),
      R => '0'
    );
\needs_delay.shift_register_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][5]\,
      Q => Q(5),
      R => '0'
    );
\needs_delay.shift_register_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][6]\,
      Q => Q(6),
      R => '0'
    );
\needs_delay.shift_register_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][7]\,
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized18_27\ is
  port (
    \needs_delay.shift_register_reg[27][0]\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][1]\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][2]\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][3]\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][4]\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][5]\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][6]\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][7]\ : out STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    c : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized18_27\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized18_27\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized18_27\ is
  signal \needs_delay.shift_register_reg[27][0]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[27][1]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[27][2]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[27][3]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[27][4]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[27][5]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[27][6]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[27][7]_srl8_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[27][0]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[27][0]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][0]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[27][1]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] ";
  attribute srl_name of \needs_delay.shift_register_reg[27][1]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][1]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[27][2]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] ";
  attribute srl_name of \needs_delay.shift_register_reg[27][2]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][2]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[27][3]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] ";
  attribute srl_name of \needs_delay.shift_register_reg[27][3]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][3]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[27][4]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] ";
  attribute srl_name of \needs_delay.shift_register_reg[27][4]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][4]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[27][5]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] ";
  attribute srl_name of \needs_delay.shift_register_reg[27][5]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][5]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[27][6]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] ";
  attribute srl_name of \needs_delay.shift_register_reg[27][6]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][6]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[27][7]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27] ";
  attribute srl_name of \needs_delay.shift_register_reg[27][7]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_m_br/needs_delay.shift_register_reg[27][7]_srl8 ";
begin
\needs_delay.shift_register_reg[27][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => c(0),
      Q => \needs_delay.shift_register_reg[27][0]_srl8_n_0\
    );
\needs_delay.shift_register_reg[27][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => c(1),
      Q => \needs_delay.shift_register_reg[27][1]_srl8_n_0\
    );
\needs_delay.shift_register_reg[27][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => c(2),
      Q => \needs_delay.shift_register_reg[27][2]_srl8_n_0\
    );
\needs_delay.shift_register_reg[27][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => c(3),
      Q => \needs_delay.shift_register_reg[27][3]_srl8_n_0\
    );
\needs_delay.shift_register_reg[27][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => c(4),
      Q => \needs_delay.shift_register_reg[27][4]_srl8_n_0\
    );
\needs_delay.shift_register_reg[27][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => c(5),
      Q => \needs_delay.shift_register_reg[27][5]_srl8_n_0\
    );
\needs_delay.shift_register_reg[27][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => c(6),
      Q => \needs_delay.shift_register_reg[27][6]_srl8_n_0\
    );
\needs_delay.shift_register_reg[27][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => c(7),
      Q => \needs_delay.shift_register_reg[27][7]_srl8_n_0\
    );
\needs_delay.shift_register_reg[28][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[27][0]_srl8_n_0\,
      Q => \needs_delay.shift_register_reg[27][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[27][1]_srl8_n_0\,
      Q => \needs_delay.shift_register_reg[27][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[27][2]_srl8_n_0\,
      Q => \needs_delay.shift_register_reg[27][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[27][3]_srl8_n_0\,
      Q => \needs_delay.shift_register_reg[27][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[27][4]_srl8_n_0\,
      Q => \needs_delay.shift_register_reg[27][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[27][5]_srl8_n_0\,
      Q => \needs_delay.shift_register_reg[27][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[27][6]_srl8_n_0\,
      Q => \needs_delay.shift_register_reg[27][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[27][7]_srl8_n_0\,
      Q => \needs_delay.shift_register_reg[27][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized19\ is
  port (
    \addr_rd_reg[9]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : out STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_rb : in STD_LOGIC;
    aclk : in STD_LOGIC;
    eqOp0_out : in STD_LOGIC;
    \needs_delay.shift_register_reg[17][0]__0_0\ : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    line_len_changed : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized19\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized19\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized19\ is
  signal \^addr_rd_reg[9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][0]_srl16_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_active_rb/needs_delay.shift_register_reg[16] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[16][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_active_rb/needs_delay.shift_register_reg[16][0]_srl16 ";
begin
  \addr_rd_reg[9]\ <= \^addr_rd_reg[9]\;
\addr_rd[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000FFFF"
    )
        port map (
      I0 => \^addr_rd_reg[9]\,
      I1 => eqOp0_out,
      I2 => intc_if(0),
      I3 => \needs_delay.shift_register_reg[17][0]__0_0\,
      I4 => resetn_out,
      I5 => line_len_changed,
      O => SR(0)
    );
\needs_delay.shift_register_reg[16][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => active_rb,
      Q => \needs_delay.shift_register_reg[16][0]_srl16_n_0\
    );
\needs_delay.shift_register_reg[17][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][0]_srl16_n_0\,
      Q => \^addr_rd_reg[9]\,
      R => '0'
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^addr_rd_reg[9]\,
      I1 => \needs_delay.shift_register_reg[17][0]__0_0\,
      I2 => intc_if(0),
      O => en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized19_26\ is
  port (
    \addr_rd_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_rb_pix_mat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized19_26\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized19_26\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized19_26\ is
  signal \^addr_rd_reg[9]\ : STD_LOGIC;
  signal ce_green_rb : STD_LOGIC;
  signal \needs_delay.shift_register_reg[16][0]_srl16_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[16][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_ce_rb/needs_delay.shift_register_reg[16] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[16][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_ce_rb/needs_delay.shift_register_reg[16][0]_srl16 ";
begin
  \addr_rd_reg[9]\ <= \^addr_rd_reg[9]\;
\addr_rd[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^addr_rd_reg[9]\,
      I1 => intc_if(0),
      I2 => active_rb_pix_mat,
      O => E(0)
    );
\needs_delay.shift_register_reg[16][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => ce_green_rb,
      Q => \needs_delay.shift_register_reg[16][0]_srl16_n_0\
    );
\needs_delay.shift_register_reg[16][0]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \core_control_regs[0]\(0),
      I1 => \core_control_regs[0]\(1),
      I2 => Q(0),
      I3 => \col_reg[0]\(0),
      O => ce_green_rb
    );
\needs_delay.shift_register_reg[17][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[16][0]_srl16_n_0\,
      Q => \^addr_rd_reg[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized1_0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    we : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized1_0\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized1_0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized1_0\ is
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \needs_delay.shift_register[1][7]_i_1\ : label is "soft_lutpair39";
begin
\needs_delay.shift_register[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][0]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(8),
      O => D(0)
    );
\needs_delay.shift_register[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][1]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(9),
      O => D(1)
    );
\needs_delay.shift_register[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][2]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(10),
      O => D(2)
    );
\needs_delay.shift_register[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][3]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(11),
      O => D(3)
    );
\needs_delay.shift_register[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][4]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(12),
      O => D(4)
    );
\needs_delay.shift_register[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][5]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(13),
      O => D(5)
    );
\needs_delay.shift_register[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][6]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(14),
      O => D(6)
    );
\needs_delay.shift_register[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[1][7]\,
      I1 => \time_control_regs[0]\(0),
      I2 => q(15),
      O => D(7)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => q(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized1_1\ is
  port (
    RB_G_g_intp_l : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RB_BR_g_ar : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \^q\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    we : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized1_1\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized1_1\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized1_1\ is
  signal \^q_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_al[0]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i_al[1]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_al[2]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \i_al[3]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \i_al[4]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \i_al[5]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \i_al[6]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_al[7]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][0]_srl3_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][1]_srl3_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][2]_srl3_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][3]_srl3_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][4]_srl3_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][5]_srl3_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][6]_srl3_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][7]_srl3_i_1\ : label is "soft_lutpair40";
begin
  Q(7 downto 0) <= \^q_1\(7 downto 0);
\i_al[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q\(0),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_ar(0)
    );
\i_al[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q\(1),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_ar(1)
    );
\i_al[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q\(2),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_ar(2)
    );
\i_al[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q\(3),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_ar(3)
    );
\i_al[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q\(4),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_ar(4)
    );
\i_al[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q\(5),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_ar(5)
    );
\i_al[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(6),
      I1 => \^q\(6),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_ar(6)
    );
\i_al[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(7),
      I1 => \^q\(7),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_ar(7)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => \^q\(0),
      Q => \^q_1\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => \^q\(1),
      Q => \^q_1\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => \^q\(2),
      Q => \^q_1\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => \^q\(3),
      Q => \^q_1\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => \^q\(4),
      Q => \^q_1\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => \^q\(5),
      Q => \^q_1\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => \^q\(6),
      Q => \^q_1\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => \^q\(7),
      Q => \^q_1\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[3][0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q\(8),
      I2 => \time_control_regs[0]\(0),
      O => RB_G_g_intp_l(0)
    );
\needs_delay.shift_register_reg[3][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q\(9),
      I2 => \time_control_regs[0]\(0),
      O => RB_G_g_intp_l(1)
    );
\needs_delay.shift_register_reg[3][2]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q\(10),
      I2 => \time_control_regs[0]\(0),
      O => RB_G_g_intp_l(2)
    );
\needs_delay.shift_register_reg[3][3]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q\(11),
      I2 => \time_control_regs[0]\(0),
      O => RB_G_g_intp_l(3)
    );
\needs_delay.shift_register_reg[3][4]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q\(12),
      I2 => \time_control_regs[0]\(0),
      O => RB_G_g_intp_l(4)
    );
\needs_delay.shift_register_reg[3][5]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q\(13),
      I2 => \time_control_regs[0]\(0),
      O => RB_G_g_intp_l(5)
    );
\needs_delay.shift_register_reg[3][6]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(6),
      I1 => \^q\(14),
      I2 => \time_control_regs[0]\(0),
      O => RB_G_g_intp_l(6)
    );
\needs_delay.shift_register_reg[3][7]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(7),
      I1 => \^q\(15),
      I2 => \time_control_regs[0]\(0),
      O => RB_G_g_intp_l(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized1_2\ is
  port (
    RB_BR_g_al : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \^q\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    we : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized1_2\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized1_2\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized1_2\ is
  signal \^q_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_al[0]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_al[1]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_al[2]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_al[3]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_al[4]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i_al[5]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i_al[6]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i_al[7]_i_3\ : label is "soft_lutpair48";
begin
  Q(7 downto 0) <= \^q_1\(7 downto 0);
\i_al[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(0),
      I1 => \^q\(0),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_al(0)
    );
\i_al[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q\(1),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_al(1)
    );
\i_al[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q\(2),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_al(2)
    );
\i_al[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q\(3),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_al(3)
    );
\i_al[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q\(4),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_al(4)
    );
\i_al[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \^q\(5),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_al(5)
    );
\i_al[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(6),
      I1 => \^q\(6),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_al(6)
    );
\i_al[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q_1\(7),
      I1 => \^q\(7),
      I2 => \time_control_regs[0]\(0),
      O => RB_BR_g_al(7)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => D(0),
      Q => \^q_1\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => D(1),
      Q => \^q_1\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => D(2),
      Q => \^q_1\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => D(3),
      Q => \^q_1\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => D(4),
      Q => \^q_1\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => D(5),
      Q => \^q_1\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => D(6),
      Q => \^q_1\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => we,
      D => D(7),
      Q => \^q_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GenerateDoutWriteFirstB.t_qb_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized1_6\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized1_6\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized1_6\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \GenerateDoutWriteFirstB.t_qb_reg[7]\(0),
      Q => Q(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \GenerateDoutWriteFirstB.t_qb_reg[7]\(1),
      Q => Q(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \GenerateDoutWriteFirstB.t_qb_reg[7]\(2),
      Q => Q(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \GenerateDoutWriteFirstB.t_qb_reg[7]\(3),
      Q => Q(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \GenerateDoutWriteFirstB.t_qb_reg[7]\(4),
      Q => Q(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \GenerateDoutWriteFirstB.t_qb_reg[7]\(5),
      Q => Q(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \GenerateDoutWriteFirstB.t_qb_reg[7]\(6),
      Q => Q(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \GenerateDoutWriteFirstB.t_qb_reg[7]\(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized2\ is
  port (
    \rb_orig_a_d2_reg[7]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[6]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[5]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[4]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[3]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[2]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[1]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \D2123_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D2325_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_b_reg : in STD_LOGIC_VECTOR ( 39 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized2\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized2\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized2\ is
  signal \D2123_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D2123_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D2123_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D2123_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D2123_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D2123_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D2123_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \D2325_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D2325_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D2325_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D2325_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D2325_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D2325_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D2325_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_2_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_3_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_4_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_5_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_6_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_7_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_8_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_9_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_2_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_3_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_4_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_5_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_6_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_7_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_8_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_D2123_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D2123_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D2123_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_D2325_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D2325_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D2325_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(39 downto 0) <= \^q\(39 downto 0);
\D1323[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(23),
      I1 => \needs_delay.shift_register_reg[1][23]_0\(7),
      O => S(7)
    );
\D1323[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(22),
      I1 => \needs_delay.shift_register_reg[1][23]_0\(6),
      O => S(6)
    );
\D1323[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(21),
      I1 => \needs_delay.shift_register_reg[1][23]_0\(5),
      O => S(5)
    );
\D1323[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(20),
      I1 => \needs_delay.shift_register_reg[1][23]_0\(4),
      O => S(4)
    );
\D1323[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(19),
      I1 => \needs_delay.shift_register_reg[1][23]_0\(3),
      O => S(3)
    );
\D1323[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(18),
      I1 => \needs_delay.shift_register_reg[1][23]_0\(2),
      O => S(2)
    );
\D1323[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(17),
      I1 => \needs_delay.shift_register_reg[1][23]_0\(1),
      O => S(1)
    );
\D1323[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(16),
      I1 => \needs_delay.shift_register_reg[1][23]_0\(0),
      O => S(0)
    );
\D2123_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D2123_reg[7]_i_1_n_0\,
      CO(6) => \D2123_reg[7]_i_1_n_1\,
      CO(5) => \D2123_reg[7]_i_1_n_2\,
      CO(4) => \D2123_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D2123_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D2123_reg[7]_i_1_n_5\,
      CO(1) => \D2123_reg[7]_i_1_n_6\,
      CO(0) => \D2123_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(39 downto 32),
      O(7 downto 0) => \D2123_reg[8]\(7 downto 0),
      S(7) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_2_n_0\,
      S(6) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_3_n_0\,
      S(5) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_4_n_0\,
      S(4) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_5_n_0\,
      S(3) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_6_n_0\,
      S(2) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_7_n_0\,
      S(1) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_8_n_0\,
      S(0) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_9_n_0\
    );
\D2123_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D2123_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D2123_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D2123_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D2123_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\D2325_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D2325_reg[7]_i_1_n_0\,
      CO(6) => \D2325_reg[7]_i_1_n_1\,
      CO(5) => \D2325_reg[7]_i_1_n_2\,
      CO(4) => \D2325_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D2325_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D2325_reg[7]_i_1_n_5\,
      CO(1) => \D2325_reg[7]_i_1_n_6\,
      CO(0) => \D2325_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(23 downto 16),
      O(7 downto 0) => \D2325_reg[8]\(7 downto 0),
      S(7) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_2_n_0\,
      S(6) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_3_n_0\,
      S(5) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_4_n_0\,
      S(4) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_5_n_0\,
      S(3) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_6_n_0\,
      S(2) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_7_n_0\,
      S(1) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_8_n_0\,
      S(0) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_9_n_0\
    );
\D2325_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D2325_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D2325_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D2325_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D2325_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => wr_data(0),
      Q => \^q\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(2),
      Q => \^q\(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(3),
      Q => \^q\(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(4),
      Q => \^q\(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(5),
      Q => \^q\(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(6),
      Q => \^q\(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(7),
      Q => \^q\(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(8),
      Q => \^q\(16),
      R => '0'
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(9),
      Q => \^q\(17),
      R => '0'
    );
\needs_delay.shift_register_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(10),
      Q => \^q\(18),
      R => '0'
    );
\needs_delay.shift_register_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(11),
      Q => \^q\(19),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => wr_data(1),
      Q => \^q\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(12),
      Q => \^q\(20),
      R => '0'
    );
\needs_delay.shift_register_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(13),
      Q => \^q\(21),
      R => '0'
    );
\needs_delay.shift_register_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(14),
      Q => \^q\(22),
      R => '0'
    );
\needs_delay.shift_register_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(15),
      Q => \^q\(23),
      R => '0'
    );
\needs_delay.shift_register_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(16),
      Q => \^q\(24),
      R => '0'
    );
\needs_delay.shift_register_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(17),
      Q => \^q\(25),
      R => '0'
    );
\needs_delay.shift_register_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(18),
      Q => \^q\(26),
      R => '0'
    );
\needs_delay.shift_register_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(19),
      Q => \^q\(27),
      R => '0'
    );
\needs_delay.shift_register_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(20),
      Q => \^q\(28),
      R => '0'
    );
\needs_delay.shift_register_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(21),
      Q => \^q\(29),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => wr_data(2),
      Q => \^q\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(22),
      Q => \^q\(30),
      R => '0'
    );
\needs_delay.shift_register_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(23),
      Q => \^q\(31),
      R => '0'
    );
\needs_delay.shift_register_reg[1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(24),
      Q => \^q\(32),
      R => '0'
    );
\needs_delay.shift_register_reg[1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(25),
      Q => \^q\(33),
      R => '0'
    );
\needs_delay.shift_register_reg[1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(26),
      Q => \^q\(34),
      R => '0'
    );
\needs_delay.shift_register_reg[1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(27),
      Q => \^q\(35),
      R => '0'
    );
\needs_delay.shift_register_reg[1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(28),
      Q => \^q\(36),
      R => '0'
    );
\needs_delay.shift_register_reg[1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(29),
      Q => \^q\(37),
      R => '0'
    );
\needs_delay.shift_register_reg[1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(30),
      Q => \^q\(38),
      R => '0'
    );
\needs_delay.shift_register_reg[1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(31),
      Q => \^q\(39),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => wr_data(3),
      Q => \^q\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][40]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(32),
      Q => \rb_orig_a_d2_reg[0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][41]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(33),
      Q => \rb_orig_a_d2_reg[1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][42]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(34),
      Q => \rb_orig_a_d2_reg[2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][43]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(35),
      Q => \rb_orig_a_d2_reg[3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][44]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(36),
      Q => \rb_orig_a_d2_reg[4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][45]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(37),
      Q => \rb_orig_a_d2_reg[5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][46]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(38),
      Q => \rb_orig_a_d2_reg[6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][47]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(39),
      Q => \rb_orig_a_d2_reg[7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => wr_data(4),
      Q => \^q\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => wr_data(5),
      Q => \^q\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => wr_data(6),
      Q => \^q\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => wr_data(7),
      Q => \^q\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(0),
      Q => \^q\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => data_out_b_reg(1),
      Q => \^q\(9),
      R => '0'
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(23),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_2_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^q\(22),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_3_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(21),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_4_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(20),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_5_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(19),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_6_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^q\(18),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_7_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(17),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_8_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(16),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2123[7]_i_9_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(7),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_2_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(6),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_3_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(5),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_4_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(4),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_5_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(3),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_6_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(2),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_7_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(1),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_8_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(0),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D2325[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized20\ is
  port (
    \needs_delay.shift_register_reg[3][7]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \g_d3_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized20\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized20\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized20\ is
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][0]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][1]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][2]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][3]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][4]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][5]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][6]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][7]__0_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al/needs_delay.shift_register_reg[2][7]_srl2 ";
begin
  \needs_delay.shift_register_reg[3][0]__0_0\ <= \^needs_delay.shift_register_reg[3][0]__0_0\;
  \needs_delay.shift_register_reg[3][1]__0_0\ <= \^needs_delay.shift_register_reg[3][1]__0_0\;
  \needs_delay.shift_register_reg[3][2]__0_0\ <= \^needs_delay.shift_register_reg[3][2]__0_0\;
  \needs_delay.shift_register_reg[3][3]__0_0\ <= \^needs_delay.shift_register_reg[3][3]__0_0\;
  \needs_delay.shift_register_reg[3][4]__0_0\ <= \^needs_delay.shift_register_reg[3][4]__0_0\;
  \needs_delay.shift_register_reg[3][5]__0_0\ <= \^needs_delay.shift_register_reg[3][5]__0_0\;
  \needs_delay.shift_register_reg[3][6]__0_0\ <= \^needs_delay.shift_register_reg[3][6]__0_0\;
  \needs_delay.shift_register_reg[3][7]__0_0\ <= \^needs_delay.shift_register_reg[3][7]__0_0\;
\i__carry_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(7),
      I1 => \^needs_delay.shift_register_reg[3][7]__0_0\,
      O => S(7)
    );
\i__carry_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(6),
      I1 => \^needs_delay.shift_register_reg[3][6]__0_0\,
      O => S(6)
    );
\i__carry_i_3__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(5),
      I1 => \^needs_delay.shift_register_reg[3][5]__0_0\,
      O => S(5)
    );
\i__carry_i_4__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(4),
      I1 => \^needs_delay.shift_register_reg[3][4]__0_0\,
      O => S(4)
    );
\i__carry_i_5__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(3),
      I1 => \^needs_delay.shift_register_reg[3][3]__0_0\,
      O => S(3)
    );
\i__carry_i_6__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(2),
      I1 => \^needs_delay.shift_register_reg[3][2]__0_0\,
      O => S(2)
    );
\i__carry_i_7__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(1),
      I1 => \^needs_delay.shift_register_reg[3][1]__0_0\,
      O => S(1)
    );
\i__carry_i_8__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(0),
      I1 => \^needs_delay.shift_register_reg[3][0]__0_0\,
      O => S(0)
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][0]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][1]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][2]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][3]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][4]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][5]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][6]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][7]__0_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized20_29\ is
  port (
    \i_reg[7]\ : out STD_LOGIC;
    \i_reg[7]_0\ : out STD_LOGIC;
    \i_reg[7]_1\ : out STD_LOGIC;
    \i_reg[7]_2\ : out STD_LOGIC;
    \i_reg[7]_3\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[3][7]__0_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_1\ : in STD_LOGIC;
    \enable_reg[0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_2\ : in STD_LOGIC;
    \enable_reg[5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_2\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized20_29\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized20_29\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized20_29\ is
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][0]__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][2]__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][6]__0_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_al2/needs_delay.shift_register_reg[2][7]_srl2 ";
begin
\i[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0A"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[3][6]__0_n_0\,
      I1 => \needs_delay.shift_register_reg[3][6]__0_1\,
      I2 => \enable_reg[5]\,
      I3 => \enable_reg[0]\,
      I4 => \needs_delay.shift_register_reg[3][6]__0_2\,
      O => DI(2)
    );
\i[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CAEAE"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[3][2]__0_n_0\,
      I1 => \needs_delay.shift_register_reg[3][2]__0_1\,
      I2 => \enable_reg[0]\,
      I3 => \needs_delay.shift_register_reg[3][2]__0_2\,
      I4 => \enable_reg[5]\,
      O => DI(1)
    );
\i[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CAEAE"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[3][0]__0_n_0\,
      I1 => \needs_delay.shift_register_reg[3][0]__0_1\,
      I2 => \enable_reg[0]\,
      I3 => \needs_delay.shift_register_reg[3][0]__0_2\,
      I4 => \enable_reg[5]\,
      O => DI(0)
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][0]__0_0\,
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][1]__0_0\,
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][2]__0_0\,
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][3]__0_0\,
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][4]__0_0\,
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][5]__0_0\,
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][6]__0_0\,
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][7]__0_0\,
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \needs_delay.shift_register_reg[3][0]__0_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \i_reg[7]_3\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \needs_delay.shift_register_reg[3][2]__0_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \i_reg[7]_2\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \i_reg[7]_1\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \i_reg[7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \needs_delay.shift_register_reg[3][6]__0_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \i_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized20_30\ is
  port (
    \needs_delay.shift_register_reg[3][7]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \g_d3_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized20_30\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized20_30\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized20_30\ is
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][0]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][1]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][2]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][3]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][4]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][5]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][6]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][7]__0_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar/needs_delay.shift_register_reg[2][7]_srl2 ";
begin
  \needs_delay.shift_register_reg[3][0]__0_0\ <= \^needs_delay.shift_register_reg[3][0]__0_0\;
  \needs_delay.shift_register_reg[3][1]__0_0\ <= \^needs_delay.shift_register_reg[3][1]__0_0\;
  \needs_delay.shift_register_reg[3][2]__0_0\ <= \^needs_delay.shift_register_reg[3][2]__0_0\;
  \needs_delay.shift_register_reg[3][3]__0_0\ <= \^needs_delay.shift_register_reg[3][3]__0_0\;
  \needs_delay.shift_register_reg[3][4]__0_0\ <= \^needs_delay.shift_register_reg[3][4]__0_0\;
  \needs_delay.shift_register_reg[3][5]__0_0\ <= \^needs_delay.shift_register_reg[3][5]__0_0\;
  \needs_delay.shift_register_reg[3][6]__0_0\ <= \^needs_delay.shift_register_reg[3][6]__0_0\;
  \needs_delay.shift_register_reg[3][7]__0_0\ <= \^needs_delay.shift_register_reg[3][7]__0_0\;
\i__carry_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(7),
      I1 => \^needs_delay.shift_register_reg[3][7]__0_0\,
      O => S(7)
    );
\i__carry_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(6),
      I1 => \^needs_delay.shift_register_reg[3][6]__0_0\,
      O => S(6)
    );
\i__carry_i_3__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(5),
      I1 => \^needs_delay.shift_register_reg[3][5]__0_0\,
      O => S(5)
    );
\i__carry_i_4__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(4),
      I1 => \^needs_delay.shift_register_reg[3][4]__0_0\,
      O => S(4)
    );
\i__carry_i_5__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(3),
      I1 => \^needs_delay.shift_register_reg[3][3]__0_0\,
      O => S(3)
    );
\i__carry_i_6__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(2),
      I1 => \^needs_delay.shift_register_reg[3][2]__0_0\,
      O => S(2)
    );
\i__carry_i_7__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(1),
      I1 => \^needs_delay.shift_register_reg[3][1]__0_0\,
      O => S(1)
    );
\i__carry_i_8__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(0),
      I1 => \^needs_delay.shift_register_reg[3][0]__0_0\,
      O => S(0)
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][0]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][1]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][2]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][3]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][4]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][5]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][6]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][7]__0_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized20_31\ is
  port (
    \i_reg[7]\ : out STD_LOGIC;
    \i_reg[7]_0\ : out STD_LOGIC;
    \i_reg[7]_1\ : out STD_LOGIC;
    \i_reg[7]_2\ : out STD_LOGIC;
    \i_reg[7]_3\ : out STD_LOGIC;
    \i_reg[7]_4\ : out STD_LOGIC;
    \i_reg[7]_5\ : out STD_LOGIC;
    \i_reg[7]_6\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[3][7]__0_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_1\ : in STD_LOGIC;
    \enable_reg[5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_2\ : in STD_LOGIC;
    \enable_reg[0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_2\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_2\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][7]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][7]__0_2\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized20_31\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized20_31\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized20_31\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^i_reg[7]\ : STD_LOGIC;
  signal \^i_reg[7]_1\ : STD_LOGIC;
  signal \^i_reg[7]_3\ : STD_LOGIC;
  signal \^i_reg[7]_5\ : STD_LOGIC;
  signal \i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  signal \NLW_i_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[8]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_reg[8]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_ar2/needs_delay.shift_register_reg[2][7]_srl2 ";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \i_reg[7]\ <= \^i_reg[7]\;
  \i_reg[7]_1\ <= \^i_reg[7]_1\;
  \i_reg[7]_3\ <= \^i_reg[7]_3\;
  \i_reg[7]_5\ <= \^i_reg[7]_5\;
\i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0C"
    )
        port map (
      I0 => \^i_reg[7]\,
      I1 => \needs_delay.shift_register_reg[3][7]__0_1\,
      I2 => \enable_reg[5]\,
      I3 => \needs_delay.shift_register_reg[3][7]__0_2\,
      I4 => \enable_reg[0]\,
      O => \^di\(3)
    );
\i[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0C"
    )
        port map (
      I0 => \^i_reg[7]_1\,
      I1 => \needs_delay.shift_register_reg[3][5]__0_1\,
      I2 => \enable_reg[5]\,
      I3 => \needs_delay.shift_register_reg[3][5]__0_2\,
      I4 => \enable_reg[0]\,
      O => \^di\(2)
    );
\i[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0C"
    )
        port map (
      I0 => \^i_reg[7]_3\,
      I1 => \needs_delay.shift_register_reg[3][3]__0_1\,
      I2 => \enable_reg[5]\,
      I3 => \needs_delay.shift_register_reg[3][3]__0_2\,
      I4 => \enable_reg[0]\,
      O => \^di\(1)
    );
\i[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0C"
    )
        port map (
      I0 => \^i_reg[7]_5\,
      I1 => \needs_delay.shift_register_reg[3][1]__0_1\,
      I2 => \enable_reg[5]\,
      I3 => \needs_delay.shift_register_reg[3][1]__0_2\,
      I4 => \enable_reg[0]\,
      O => \^di\(0)
    );
\i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_reg[7]_i_1_n_0\,
      CO(6) => \i_reg[7]_i_1_n_1\,
      CO(5) => \i_reg[7]_i_1_n_2\,
      CO(4) => \i_reg[7]_i_1_n_3\,
      CO(3) => \NLW_i_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_reg[7]_i_1_n_5\,
      CO(1) => \i_reg[7]_i_1_n_6\,
      CO(0) => \i_reg[7]_i_1_n_7\,
      DI(7) => \^di\(3),
      DI(6) => \needs_delay.shift_register_reg[3][6]__0_1\(3),
      DI(5) => \^di\(2),
      DI(4) => \needs_delay.shift_register_reg[3][6]__0_1\(2),
      DI(3) => \^di\(1),
      DI(2) => \needs_delay.shift_register_reg[3][6]__0_1\(1),
      DI(1) => \^di\(0),
      DI(0) => \needs_delay.shift_register_reg[3][6]__0_1\(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\i_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_reg[8]_i_1__3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => D(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_i_reg[8]_i_1__3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][0]__0_0\,
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][1]__0_0\,
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][2]__0_0\,
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][3]__0_0\,
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][4]__0_0\,
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][5]__0_0\,
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][6]__0_0\,
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][7]__0_0\,
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \i_reg[7]_6\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \^i_reg[7]_5\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \i_reg[7]_4\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \^i_reg[7]_3\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \i_reg[7]_2\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \^i_reg[7]_1\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \i_reg[7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \^i_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized20_32\ is
  port (
    \needs_delay.shift_register_reg[3][7]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \g_d3_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized20_32\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized20_32\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized20_32\ is
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][0]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][1]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][2]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][3]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][4]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][5]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][6]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][7]__0_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl/needs_delay.shift_register_reg[2][7]_srl2 ";
begin
  \needs_delay.shift_register_reg[3][0]__0_0\ <= \^needs_delay.shift_register_reg[3][0]__0_0\;
  \needs_delay.shift_register_reg[3][1]__0_0\ <= \^needs_delay.shift_register_reg[3][1]__0_0\;
  \needs_delay.shift_register_reg[3][2]__0_0\ <= \^needs_delay.shift_register_reg[3][2]__0_0\;
  \needs_delay.shift_register_reg[3][3]__0_0\ <= \^needs_delay.shift_register_reg[3][3]__0_0\;
  \needs_delay.shift_register_reg[3][4]__0_0\ <= \^needs_delay.shift_register_reg[3][4]__0_0\;
  \needs_delay.shift_register_reg[3][5]__0_0\ <= \^needs_delay.shift_register_reg[3][5]__0_0\;
  \needs_delay.shift_register_reg[3][6]__0_0\ <= \^needs_delay.shift_register_reg[3][6]__0_0\;
  \needs_delay.shift_register_reg[3][7]__0_0\ <= \^needs_delay.shift_register_reg[3][7]__0_0\;
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(7),
      I1 => \^needs_delay.shift_register_reg[3][7]__0_0\,
      O => S(7)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(6),
      I1 => \^needs_delay.shift_register_reg[3][6]__0_0\,
      O => S(6)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(5),
      I1 => \^needs_delay.shift_register_reg[3][5]__0_0\,
      O => S(5)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(4),
      I1 => \^needs_delay.shift_register_reg[3][4]__0_0\,
      O => S(4)
    );
\minusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(3),
      I1 => \^needs_delay.shift_register_reg[3][3]__0_0\,
      O => S(3)
    );
\minusOp_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(2),
      I1 => \^needs_delay.shift_register_reg[3][2]__0_0\,
      O => S(2)
    );
\minusOp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(1),
      I1 => \^needs_delay.shift_register_reg[3][1]__0_0\,
      O => S(1)
    );
\minusOp_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(0),
      I1 => \^needs_delay.shift_register_reg[3][0]__0_0\,
      O => S(0)
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][0]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][1]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][2]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][3]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][4]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][5]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][6]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][7]__0_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized20_33\ is
  port (
    \i_reg[7]\ : out STD_LOGIC;
    \i_reg[7]_0\ : out STD_LOGIC;
    \i_reg[7]_1\ : out STD_LOGIC;
    \i_reg[7]_2\ : out STD_LOGIC;
    \i_reg[7]_3\ : out STD_LOGIC;
    \i_reg[7]_4\ : out STD_LOGIC;
    \i_reg[7]_5\ : out STD_LOGIC;
    \i_reg[7]_6\ : out STD_LOGIC;
    \i_reg[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[3][7]__0_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_1\ : in STD_LOGIC;
    \enable_reg[5]\ : in STD_LOGIC;
    \enable_reg[0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized20_33\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized20_33\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized20_33\ is
  signal \^i_reg[7]_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_bl2/needs_delay.shift_register_reg[2][7]_srl2 ";
begin
  \i_reg[7]_2\ <= \^i_reg[7]_2\;
\i[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAFC0AA"
    )
        port map (
      I0 => \^i_reg[7]_2\,
      I1 => \needs_delay.shift_register_reg[3][4]__0_1\,
      I2 => \enable_reg[5]\,
      I3 => \enable_reg[0]\,
      I4 => \needs_delay.shift_register_reg[3][4]__0_2\,
      O => \i_reg[7]_7\(0)
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][0]__0_0\,
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][1]__0_0\,
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][2]__0_0\,
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][3]__0_0\,
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][4]__0_0\,
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][5]__0_0\,
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][6]__0_0\,
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][7]__0_0\,
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \i_reg[7]_6\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \i_reg[7]_5\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \i_reg[7]_4\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \i_reg[7]_3\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \^i_reg[7]_2\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \i_reg[7]_1\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \i_reg[7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \i_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized20_34\ is
  port (
    \needs_delay.shift_register_reg[3][7]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \g_d3_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized20_34\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized20_34\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized20_34\ is
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][0]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][1]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][2]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][3]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][4]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][5]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][6]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[3][7]__0_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br/needs_delay.shift_register_reg[2][7]_srl2 ";
begin
  \needs_delay.shift_register_reg[3][0]__0_0\ <= \^needs_delay.shift_register_reg[3][0]__0_0\;
  \needs_delay.shift_register_reg[3][1]__0_0\ <= \^needs_delay.shift_register_reg[3][1]__0_0\;
  \needs_delay.shift_register_reg[3][2]__0_0\ <= \^needs_delay.shift_register_reg[3][2]__0_0\;
  \needs_delay.shift_register_reg[3][3]__0_0\ <= \^needs_delay.shift_register_reg[3][3]__0_0\;
  \needs_delay.shift_register_reg[3][4]__0_0\ <= \^needs_delay.shift_register_reg[3][4]__0_0\;
  \needs_delay.shift_register_reg[3][5]__0_0\ <= \^needs_delay.shift_register_reg[3][5]__0_0\;
  \needs_delay.shift_register_reg[3][6]__0_0\ <= \^needs_delay.shift_register_reg[3][6]__0_0\;
  \needs_delay.shift_register_reg[3][7]__0_0\ <= \^needs_delay.shift_register_reg[3][7]__0_0\;
\i__carry_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(7),
      I1 => \^needs_delay.shift_register_reg[3][7]__0_0\,
      O => S(7)
    );
\i__carry_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(6),
      I1 => \^needs_delay.shift_register_reg[3][6]__0_0\,
      O => S(6)
    );
\i__carry_i_3__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(5),
      I1 => \^needs_delay.shift_register_reg[3][5]__0_0\,
      O => S(5)
    );
\i__carry_i_4__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(4),
      I1 => \^needs_delay.shift_register_reg[3][4]__0_0\,
      O => S(4)
    );
\i__carry_i_5__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(3),
      I1 => \^needs_delay.shift_register_reg[3][3]__0_0\,
      O => S(3)
    );
\i__carry_i_6__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(2),
      I1 => \^needs_delay.shift_register_reg[3][2]__0_0\,
      O => S(2)
    );
\i__carry_i_7__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(1),
      I1 => \^needs_delay.shift_register_reg[3][1]__0_0\,
      O => S(1)
    );
\i__carry_i_8__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_d3_reg[7]\(0),
      I1 => \^needs_delay.shift_register_reg[3][0]__0_0\,
      O => S(0)
    );
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][0]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][1]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][2]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][3]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][4]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][5]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][6]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \^needs_delay.shift_register_reg[3][7]__0_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized20_35\ is
  port (
    \i_reg[7]\ : out STD_LOGIC;
    \i_reg[7]_0\ : out STD_LOGIC;
    \i_reg[7]_1\ : out STD_LOGIC;
    \i_reg[7]_2\ : out STD_LOGIC;
    \i_reg[7]_3\ : out STD_LOGIC;
    \i_reg[7]_4\ : out STD_LOGIC;
    \i_reg[7]_5\ : out STD_LOGIC;
    \i_reg[7]_6\ : out STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[3][7]__0_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][6]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][5]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][4]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][2]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][1]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized20_35\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized20_35\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized20_35\ is
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_i_br2/needs_delay.shift_register_reg[2][7]_srl2 ";
begin
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][0]__0_0\,
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][1]__0_0\,
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][2]__0_0\,
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][3]__0_0\,
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][4]__0_0\,
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][5]__0_0\,
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][6]__0_0\,
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[3][7]__0_0\,
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => \i_reg[7]_6\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => \i_reg[7]_5\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => \i_reg[7]_4\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => \i_reg[7]_3\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => \i_reg[7]_2\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => \i_reg[7]_1\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => \i_reg[7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => \i_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized21\ is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \raw_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \i_minus_m_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized21\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized21\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized21\ is
  signal L : STD_LOGIC_VECTOR ( 2 to 9 );
  signal \needs_delay.shift_register_reg[5][0]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][1]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][2]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][3]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][4]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][5]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][6]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][7]_srl5_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][0]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][1]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][2]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][3]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][4]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][5]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][6]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/get_RB/delay_g_c/needs_delay.shift_register_reg[5][7]_srl5 ";
begin
\i__carry__0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(2),
      I1 => \i_minus_m_reg[9]\(7),
      O => \raw_reg[10]_0\(0)
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(7),
      I1 => L(2),
      I2 => \i_minus_m_reg[9]\(8),
      O => \raw_reg[10]\(0)
    );
\i__carry_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(4),
      I1 => L(5),
      I2 => \i_minus_m_reg[9]\(5),
      I3 => L(4),
      O => S(5)
    );
\i__carry_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(3),
      I1 => L(6),
      I2 => \i_minus_m_reg[9]\(4),
      I3 => L(5),
      O => S(4)
    );
\i__carry_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(2),
      I1 => L(7),
      I2 => \i_minus_m_reg[9]\(3),
      I3 => L(6),
      O => S(3)
    );
\i__carry_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(1),
      I1 => L(8),
      I2 => \i_minus_m_reg[9]\(2),
      I3 => L(7),
      O => S(2)
    );
\i__carry_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(0),
      I1 => L(9),
      I2 => \i_minus_m_reg[9]\(1),
      I3 => L(8),
      O => S(1)
    );
\i__carry_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => L(9),
      I1 => \i_minus_m_reg[9]\(0),
      O => S(0)
    );
\i__carry_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(3),
      I1 => \i_minus_m_reg[9]\(6),
      O => DI(6)
    );
\i__carry_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(4),
      I1 => \i_minus_m_reg[9]\(5),
      O => DI(5)
    );
\i__carry_i_3__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(5),
      I1 => \i_minus_m_reg[9]\(4),
      O => DI(4)
    );
\i__carry_i_4__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(6),
      I1 => \i_minus_m_reg[9]\(3),
      O => DI(3)
    );
\i__carry_i_5__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(7),
      I1 => \i_minus_m_reg[9]\(2),
      O => DI(2)
    );
\i__carry_i_6__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(8),
      I1 => \i_minus_m_reg[9]\(1),
      O => DI(1)
    );
\i__carry_i_7__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => L(9),
      I1 => \i_minus_m_reg[9]\(0),
      O => DI(0)
    );
\i__carry_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(6),
      I1 => L(3),
      I2 => \i_minus_m_reg[9]\(7),
      I3 => L(2),
      O => S(7)
    );
\i__carry_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \i_minus_m_reg[9]\(5),
      I1 => L(4),
      I2 => \i_minus_m_reg[9]\(6),
      I3 => L(3),
      O => S(6)
    );
\needs_delay.shift_register_reg[5][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[5][0]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[5][1]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[5][2]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[5][3]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[5][4]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[5][5]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[5][6]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[5][7]_srl5_n_0\
    );
\needs_delay.shift_register_reg[6][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][0]_srl5_n_0\,
      Q => L(9),
      R => '0'
    );
\needs_delay.shift_register_reg[6][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][1]_srl5_n_0\,
      Q => L(8),
      R => '0'
    );
\needs_delay.shift_register_reg[6][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]_srl5_n_0\,
      Q => L(7),
      R => '0'
    );
\needs_delay.shift_register_reg[6][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_srl5_n_0\,
      Q => L(6),
      R => '0'
    );
\needs_delay.shift_register_reg[6][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][4]_srl5_n_0\,
      Q => L(5),
      R => '0'
    );
\needs_delay.shift_register_reg[6][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][5]_srl5_n_0\,
      Q => L(4),
      R => '0'
    );
\needs_delay.shift_register_reg[6][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][6]_srl5_n_0\,
      Q => L(3),
      R => '0'
    );
\needs_delay.shift_register_reg[6][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][7]_srl5_n_0\,
      Q => L(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized21_36\ is
  port (
    \m_reg[7]\ : out STD_LOGIC;
    \m_reg[7]_0\ : out STD_LOGIC;
    \m_reg[7]_1\ : out STD_LOGIC;
    \m_reg[7]_2\ : out STD_LOGIC;
    \m_reg[7]_3\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][0]__0_0\ : in STD_LOGIC;
    \enable_reg[0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][0]__0_1\ : in STD_LOGIC;
    \enable_reg[5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][2]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][2]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][6]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][6]__0_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized21_36\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized21_36\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized21_36\ is
  signal \needs_delay.shift_register_reg[5][0]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][1]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][2]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][3]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][4]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][5]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][6]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][7]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[6][0]__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[6][2]__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[6][6]__0_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][0]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][1]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][2]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][3]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][4]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][5]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][6]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_al/needs_delay.shift_register_reg[5][7]_srl5 ";
begin
\m[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA0A"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[6][6]__0_n_0\,
      I1 => \needs_delay.shift_register_reg[6][6]__0_0\,
      I2 => \enable_reg[5]\,
      I3 => \enable_reg[0]\,
      I4 => \needs_delay.shift_register_reg[6][6]__0_1\,
      O => DI(2)
    );
\m[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CAEAE"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[6][2]__0_n_0\,
      I1 => \needs_delay.shift_register_reg[6][2]__0_0\,
      I2 => \enable_reg[0]\,
      I3 => \needs_delay.shift_register_reg[6][2]__0_1\,
      I4 => \enable_reg[5]\,
      O => DI(1)
    );
\m[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CAEAE"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[6][0]__0_n_0\,
      I1 => \needs_delay.shift_register_reg[6][0]__0_0\,
      I2 => \enable_reg[0]\,
      I3 => \needs_delay.shift_register_reg[6][0]__0_1\,
      I4 => \enable_reg[5]\,
      O => DI(0)
    );
\needs_delay.shift_register_reg[5][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[5][0]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[5][1]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[5][2]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[5][3]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[5][4]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[5][5]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[5][6]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[5][7]_srl5_n_0\
    );
\needs_delay.shift_register_reg[6][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][0]_srl5_n_0\,
      Q => \needs_delay.shift_register_reg[6][0]__0_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][1]_srl5_n_0\,
      Q => \m_reg[7]_3\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]_srl5_n_0\,
      Q => \needs_delay.shift_register_reg[6][2]__0_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_srl5_n_0\,
      Q => \m_reg[7]_2\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][4]_srl5_n_0\,
      Q => \m_reg[7]_1\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][5]_srl5_n_0\,
      Q => \m_reg[7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][6]_srl5_n_0\,
      Q => \needs_delay.shift_register_reg[6][6]__0_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][7]_srl5_n_0\,
      Q => \m_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized21_37\ is
  port (
    \m_reg[7]\ : out STD_LOGIC;
    \m_reg[7]_0\ : out STD_LOGIC;
    \m_reg[7]_1\ : out STD_LOGIC;
    \m_reg[7]_2\ : out STD_LOGIC;
    \m_reg[7]_3\ : out STD_LOGIC;
    \m_reg[7]_4\ : out STD_LOGIC;
    \m_reg[7]_5\ : out STD_LOGIC;
    \m_reg[7]_6\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][1]__0_0\ : in STD_LOGIC;
    \enable_reg[5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][1]__0_1\ : in STD_LOGIC;
    \enable_reg[0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][3]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][3]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][5]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][5]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][7]__0_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][7]__0_1\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][6]__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized21_37\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized21_37\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized21_37\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_reg[7]\ : STD_LOGIC;
  signal \^m_reg[7]_1\ : STD_LOGIC;
  signal \^m_reg[7]_3\ : STD_LOGIC;
  signal \^m_reg[7]_5\ : STD_LOGIC;
  signal \m_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \m_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \m_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \m_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \m_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \m_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][0]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][1]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][2]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][3]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][4]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][5]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][6]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][7]_srl5_n_0\ : STD_LOGIC;
  signal \NLW_m_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_m_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][0]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][1]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][2]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][3]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][4]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][5]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][6]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_ar/needs_delay.shift_register_reg[5][7]_srl5 ";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \m_reg[7]\ <= \^m_reg[7]\;
  \m_reg[7]_1\ <= \^m_reg[7]_1\;
  \m_reg[7]_3\ <= \^m_reg[7]_3\;
  \m_reg[7]_5\ <= \^m_reg[7]_5\;
\m[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0C"
    )
        port map (
      I0 => \^m_reg[7]\,
      I1 => \needs_delay.shift_register_reg[6][7]__0_0\,
      I2 => \enable_reg[5]\,
      I3 => \needs_delay.shift_register_reg[6][7]__0_1\,
      I4 => \enable_reg[0]\,
      O => \^di\(3)
    );
\m[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0C"
    )
        port map (
      I0 => \^m_reg[7]_1\,
      I1 => \needs_delay.shift_register_reg[6][5]__0_0\,
      I2 => \enable_reg[5]\,
      I3 => \needs_delay.shift_register_reg[6][5]__0_1\,
      I4 => \enable_reg[0]\,
      O => \^di\(2)
    );
\m[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0C"
    )
        port map (
      I0 => \^m_reg[7]_3\,
      I1 => \needs_delay.shift_register_reg[6][3]__0_0\,
      I2 => \enable_reg[5]\,
      I3 => \needs_delay.shift_register_reg[6][3]__0_1\,
      I4 => \enable_reg[0]\,
      O => \^di\(1)
    );
\m[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0C"
    )
        port map (
      I0 => \^m_reg[7]_5\,
      I1 => \needs_delay.shift_register_reg[6][1]__0_0\,
      I2 => \enable_reg[5]\,
      I3 => \needs_delay.shift_register_reg[6][1]__0_1\,
      I4 => \enable_reg[0]\,
      O => \^di\(0)
    );
\m_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \m_reg[7]_i_1_n_0\,
      CO(6) => \m_reg[7]_i_1_n_1\,
      CO(5) => \m_reg[7]_i_1_n_2\,
      CO(4) => \m_reg[7]_i_1_n_3\,
      CO(3) => \NLW_m_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \m_reg[7]_i_1_n_5\,
      CO(1) => \m_reg[7]_i_1_n_6\,
      CO(0) => \m_reg[7]_i_1_n_7\,
      DI(7) => \^di\(3),
      DI(6) => \needs_delay.shift_register_reg[6][6]__0_0\(3),
      DI(5) => \^di\(2),
      DI(4) => \needs_delay.shift_register_reg[6][6]__0_0\(2),
      DI(3) => \^di\(1),
      DI(2) => \needs_delay.shift_register_reg[6][6]__0_0\(1),
      DI(1) => \^di\(0),
      DI(0) => \needs_delay.shift_register_reg[6][6]__0_0\(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\m_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_m_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => D(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_m_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\needs_delay.shift_register_reg[5][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[5][0]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[5][1]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[5][2]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[5][3]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[5][4]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[5][5]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[5][6]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[5][7]_srl5_n_0\
    );
\needs_delay.shift_register_reg[6][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][0]_srl5_n_0\,
      Q => \m_reg[7]_6\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][1]_srl5_n_0\,
      Q => \^m_reg[7]_5\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]_srl5_n_0\,
      Q => \m_reg[7]_4\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_srl5_n_0\,
      Q => \^m_reg[7]_3\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][4]_srl5_n_0\,
      Q => \m_reg[7]_2\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][5]_srl5_n_0\,
      Q => \^m_reg[7]_1\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][6]_srl5_n_0\,
      Q => \m_reg[7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][7]_srl5_n_0\,
      Q => \^m_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized21_38\ is
  port (
    \m_reg[7]\ : out STD_LOGIC;
    \m_reg[7]_0\ : out STD_LOGIC;
    \m_reg[7]_1\ : out STD_LOGIC;
    \m_reg[7]_2\ : out STD_LOGIC;
    \m_reg[7]_3\ : out STD_LOGIC;
    \m_reg[7]_4\ : out STD_LOGIC;
    \m_reg[7]_5\ : out STD_LOGIC;
    \m_reg[7]_6\ : out STD_LOGIC;
    \m_reg[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][4]__0_0\ : in STD_LOGIC;
    \enable_reg[5]\ : in STD_LOGIC;
    \enable_reg[0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[6][4]__0_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized21_38\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized21_38\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized21_38\ is
  signal \^m_reg[7]_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][0]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][1]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][2]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][3]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][4]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][5]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][6]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][7]_srl5_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][0]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][1]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][2]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][3]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][4]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][5]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][6]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_bl/needs_delay.shift_register_reg[5][7]_srl5 ";
begin
  \m_reg[7]_2\ <= \^m_reg[7]_2\;
\m[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAFC0AA"
    )
        port map (
      I0 => \^m_reg[7]_2\,
      I1 => \needs_delay.shift_register_reg[6][4]__0_0\,
      I2 => \enable_reg[5]\,
      I3 => \enable_reg[0]\,
      I4 => \needs_delay.shift_register_reg[6][4]__0_1\,
      O => \m_reg[7]_7\(0)
    );
\needs_delay.shift_register_reg[5][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[5][0]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[5][1]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[5][2]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[5][3]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[5][4]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[5][5]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[5][6]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[5][7]_srl5_n_0\
    );
\needs_delay.shift_register_reg[6][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][0]_srl5_n_0\,
      Q => \m_reg[7]_6\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][1]_srl5_n_0\,
      Q => \m_reg[7]_5\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]_srl5_n_0\,
      Q => \m_reg[7]_4\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_srl5_n_0\,
      Q => \m_reg[7]_3\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][4]_srl5_n_0\,
      Q => \^m_reg[7]_2\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][5]_srl5_n_0\,
      Q => \m_reg[7]_1\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][6]_srl5_n_0\,
      Q => \m_reg[7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][7]_srl5_n_0\,
      Q => \m_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized21_39\ is
  port (
    \m_reg[7]\ : out STD_LOGIC;
    \m_reg[7]_0\ : out STD_LOGIC;
    \m_reg[7]_1\ : out STD_LOGIC;
    \m_reg[7]_2\ : out STD_LOGIC;
    \m_reg[7]_3\ : out STD_LOGIC;
    \m_reg[7]_4\ : out STD_LOGIC;
    \m_reg[7]_5\ : out STD_LOGIC;
    \m_reg[7]_6\ : out STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized21_39\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized21_39\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized21_39\ is
  signal \needs_delay.shift_register_reg[5][0]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][1]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][2]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][3]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][4]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][5]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][6]_srl5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[5][7]_srl5_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[5][0]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][0]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][1]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][1]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][2]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][2]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][3]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][3]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][4]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][4]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][5]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][5]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][6]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][6]_srl5 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5] ";
  attribute srl_name of \needs_delay.shift_register_reg[5][7]_srl5\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/get_RB/delay_m_br/needs_delay.shift_register_reg[5][7]_srl5 ";
begin
\needs_delay.shift_register_reg[5][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[5][0]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[5][1]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[5][2]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[5][3]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[5][4]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[5][5]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[5][6]_srl5_n_0\
    );
\needs_delay.shift_register_reg[5][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[5][7]_srl5_n_0\
    );
\needs_delay.shift_register_reg[6][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][0]_srl5_n_0\,
      Q => \m_reg[7]_6\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][1]_srl5_n_0\,
      Q => \m_reg[7]_5\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]_srl5_n_0\,
      Q => \m_reg[7]_4\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_srl5_n_0\,
      Q => \m_reg[7]_3\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][4]_srl5_n_0\,
      Q => \m_reg[7]_2\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][5]_srl5_n_0\,
      Q => \m_reg[7]_1\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][6]_srl5_n_0\,
      Q => \m_reg[7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[6][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][7]_srl5_n_0\,
      Q => \m_reg[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized22\ is
  port (
    \muxed_br_r_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \muxed_br_r_reg[2]\ : out STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized22\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized22\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized22\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \muxed_br_r[0]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \muxed_br_r[2]_i_3\ : label is "soft_lutpair269";
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
\muxed_br_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \^q\(8),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      O => \muxed_br_r_reg[0]\
    );
\muxed_br_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \^q\(10),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      O => \muxed_br_r_reg[2]\
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\needs_delay.shift_register_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\needs_delay.shift_register_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\needs_delay.shift_register_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\needs_delay.shift_register_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\needs_delay.shift_register_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized22_15\ is
  port (
    \muxed_br_l_reg[0]\ : out STD_LOGIC;
    RB_nhood : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \muxed_br_l_reg[2]\ : out STD_LOGIC;
    \muxed_br_l_reg[4]\ : out STD_LOGIC;
    \muxed_br_l_reg[6]\ : out STD_LOGIC;
    \muxed_br_l_reg[7]\ : out STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized22_15\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized22_15\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized22_15\ is
  signal \^rb_nhood\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \muxed_br_l[0]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \muxed_br_l[2]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \muxed_br_l[4]_i_3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \muxed_br_l[6]_i_3\ : label is "soft_lutpair271";
begin
  RB_nhood(15 downto 0) <= \^rb_nhood\(15 downto 0);
\muxed_br_l[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \^rb_nhood\(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      O => \muxed_br_l_reg[0]\
    );
\muxed_br_l[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \^rb_nhood\(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      O => \muxed_br_l_reg[2]\
    );
\muxed_br_l[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \^rb_nhood\(4),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      O => \muxed_br_l_reg[4]\
    );
\muxed_br_l[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \^rb_nhood\(6),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      O => \muxed_br_l_reg[6]\
    );
\muxed_br_l[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \^rb_nhood\(7),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      O => \muxed_br_l_reg[7]\
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(2),
      Q => \^rb_nhood\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(3),
      Q => \^rb_nhood\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(4),
      Q => \^rb_nhood\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(5),
      Q => \^rb_nhood\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(6),
      Q => \^rb_nhood\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(7),
      Q => \^rb_nhood\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(8),
      Q => \^rb_nhood\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(9),
      Q => \^rb_nhood\(9),
      R => '0'
    );
\needs_delay.shift_register_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(10),
      Q => \^rb_nhood\(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(11),
      Q => \^rb_nhood\(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(12),
      Q => \^rb_nhood\(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(13),
      Q => \^rb_nhood\(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(14),
      Q => \^rb_nhood\(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(15),
      Q => \^rb_nhood\(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(0),
      Q => \^rb_nhood\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => en,
      D => D(1),
      Q => \^rb_nhood\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized23\ is
  port (
    \needs_delay.shift_register_reg[1][38]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    nhood : in STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized23\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized23\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized23\ is
begin
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(0),
      Q => \needs_delay.shift_register_reg[1][38]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(1),
      Q => \needs_delay.shift_register_reg[1][38]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(2),
      Q => \needs_delay.shift_register_reg[1][38]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(3),
      Q => \needs_delay.shift_register_reg[1][38]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(4),
      Q => \needs_delay.shift_register_reg[1][38]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(5),
      Q => \needs_delay.shift_register_reg[1][38]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(6),
      Q => \needs_delay.shift_register_reg[1][38]\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized23_21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][47]__0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][46]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][45]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][44]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][43]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][42]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][41]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][40]__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized23_21\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized23_21\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized23_21\ is
  signal \needs_delay.shift_register_reg[31][0]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[31][1]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[31][2]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[31][3]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[31][4]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[31][5]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[31][6]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[31][7]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[31][0]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[31][1]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[31][2]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[31][3]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[31][4]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[31][5]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[31][6]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[31][7]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][0]_srl10_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][1]_srl10_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][2]_srl10_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][3]_srl10_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][4]_srl10_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][5]_srl10_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][6]_srl10_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][7]_srl10_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[31][0]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[31][0]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][0]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[31][1]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] ";
  attribute srl_name of \needs_delay.shift_register_reg[31][1]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][1]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[31][2]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] ";
  attribute srl_name of \needs_delay.shift_register_reg[31][2]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][2]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[31][3]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] ";
  attribute srl_name of \needs_delay.shift_register_reg[31][3]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][3]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[31][4]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] ";
  attribute srl_name of \needs_delay.shift_register_reg[31][4]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][4]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[31][5]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] ";
  attribute srl_name of \needs_delay.shift_register_reg[31][5]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][5]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[31][6]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] ";
  attribute srl_name of \needs_delay.shift_register_reg[31][6]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][6]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[31][7]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31] ";
  attribute srl_name of \needs_delay.shift_register_reg[31][7]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[31][7]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][0]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][0]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][0]_srl10 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][1]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][1]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][1]_srl10 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][2]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][2]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][2]_srl10 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][3]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][3]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][3]_srl10 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][4]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][4]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][4]_srl10 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][5]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][5]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][5]_srl10 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][6]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][6]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][6]_srl10 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][7]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][7]_srl10\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_a/needs_delay.shift_register_reg[41][7]_srl10 ";
begin
\needs_delay.shift_register_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[1][40]__0\,
      Q => \NLW_needs_delay.shift_register_reg[31][0]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[31][0]_srl32_n_1\
    );
\needs_delay.shift_register_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[1][41]__0\,
      Q => \NLW_needs_delay.shift_register_reg[31][1]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[31][1]_srl32_n_1\
    );
\needs_delay.shift_register_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[1][42]__0\,
      Q => \NLW_needs_delay.shift_register_reg[31][2]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[31][2]_srl32_n_1\
    );
\needs_delay.shift_register_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[1][43]__0\,
      Q => \NLW_needs_delay.shift_register_reg[31][3]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[31][3]_srl32_n_1\
    );
\needs_delay.shift_register_reg[31][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[1][44]__0\,
      Q => \NLW_needs_delay.shift_register_reg[31][4]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[31][4]_srl32_n_1\
    );
\needs_delay.shift_register_reg[31][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[1][45]__0\,
      Q => \NLW_needs_delay.shift_register_reg[31][5]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[31][5]_srl32_n_1\
    );
\needs_delay.shift_register_reg[31][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[1][46]__0\,
      Q => \NLW_needs_delay.shift_register_reg[31][6]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[31][6]_srl32_n_1\
    );
\needs_delay.shift_register_reg[31][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[1][47]__0\,
      Q => \NLW_needs_delay.shift_register_reg[31][7]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[31][7]_srl32_n_1\
    );
\needs_delay.shift_register_reg[41][0]_srl10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"01001",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[31][0]_srl32_n_1\,
      Q => D(0),
      Q31 => \NLW_needs_delay.shift_register_reg[41][0]_srl10_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][1]_srl10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"01001",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[31][1]_srl32_n_1\,
      Q => D(1),
      Q31 => \NLW_needs_delay.shift_register_reg[41][1]_srl10_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][2]_srl10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"01001",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[31][2]_srl32_n_1\,
      Q => D(2),
      Q31 => \NLW_needs_delay.shift_register_reg[41][2]_srl10_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][3]_srl10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"01001",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[31][3]_srl32_n_1\,
      Q => D(3),
      Q31 => \NLW_needs_delay.shift_register_reg[41][3]_srl10_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][4]_srl10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"01001",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[31][4]_srl32_n_1\,
      Q => D(4),
      Q31 => \NLW_needs_delay.shift_register_reg[41][4]_srl10_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][5]_srl10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"01001",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[31][5]_srl32_n_1\,
      Q => D(5),
      Q31 => \NLW_needs_delay.shift_register_reg[41][5]_srl10_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][6]_srl10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"01001",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[31][6]_srl32_n_1\,
      Q => D(6),
      Q31 => \NLW_needs_delay.shift_register_reg[41][6]_srl10_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][7]_srl10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"01001",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[31][7]_srl32_n_1\,
      Q => D(7),
      Q31 => \NLW_needs_delay.shift_register_reg[41][7]_srl10_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized23_22\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    nhood : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized23_22\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized23_22\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized23_22\ is
  signal \needs_delay.shift_register_reg[35][0]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[35][1]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[35][2]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[35][3]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[35][4]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[35][5]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[35][6]_srl32_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[35][7]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[35][0]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[35][1]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[35][2]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[35][3]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[35][4]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[35][5]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[35][6]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[35][7]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][0]_srl6_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][1]_srl6_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][2]_srl6_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][3]_srl6_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][4]_srl6_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][5]_srl6_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][6]_srl6_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[41][7]_srl6_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[35][0]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[35][0]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][0]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[35][1]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] ";
  attribute srl_name of \needs_delay.shift_register_reg[35][1]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][1]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[35][2]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] ";
  attribute srl_name of \needs_delay.shift_register_reg[35][2]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][2]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[35][3]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] ";
  attribute srl_name of \needs_delay.shift_register_reg[35][3]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][3]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[35][4]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] ";
  attribute srl_name of \needs_delay.shift_register_reg[35][4]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][4]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[35][5]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] ";
  attribute srl_name of \needs_delay.shift_register_reg[35][5]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][5]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[35][6]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] ";
  attribute srl_name of \needs_delay.shift_register_reg[35][6]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][6]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[35][7]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35] ";
  attribute srl_name of \needs_delay.shift_register_reg[35][7]_srl32\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[35][7]_srl32 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][0]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][0]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][0]_srl6 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][1]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][1]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][1]_srl6 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][2]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][2]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][2]_srl6 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][3]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][3]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][3]_srl6 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][4]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][4]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][4]_srl6 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][5]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][5]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][5]_srl6 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][6]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][6]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][6]_srl6 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[41][7]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41] ";
  attribute srl_name of \needs_delay.shift_register_reg[41][7]_srl6\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_match_rb_orig_b/needs_delay.shift_register_reg[41][7]_srl6 ";
begin
\needs_delay.shift_register_reg[35][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(0),
      Q => \NLW_needs_delay.shift_register_reg[35][0]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[35][0]_srl32_n_1\
    );
\needs_delay.shift_register_reg[35][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(1),
      Q => \NLW_needs_delay.shift_register_reg[35][1]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[35][1]_srl32_n_1\
    );
\needs_delay.shift_register_reg[35][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(2),
      Q => \NLW_needs_delay.shift_register_reg[35][2]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[35][2]_srl32_n_1\
    );
\needs_delay.shift_register_reg[35][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(3),
      Q => \NLW_needs_delay.shift_register_reg[35][3]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[35][3]_srl32_n_1\
    );
\needs_delay.shift_register_reg[35][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(4),
      Q => \NLW_needs_delay.shift_register_reg[35][4]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[35][4]_srl32_n_1\
    );
\needs_delay.shift_register_reg[35][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(5),
      Q => \NLW_needs_delay.shift_register_reg[35][5]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[35][5]_srl32_n_1\
    );
\needs_delay.shift_register_reg[35][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(6),
      Q => \NLW_needs_delay.shift_register_reg[35][6]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[35][6]_srl32_n_1\
    );
\needs_delay.shift_register_reg[35][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(7),
      Q => \NLW_needs_delay.shift_register_reg[35][7]_srl32_Q_UNCONNECTED\,
      Q31 => \needs_delay.shift_register_reg[35][7]_srl32_n_1\
    );
\needs_delay.shift_register_reg[41][0]_srl6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"00101",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[35][0]_srl32_n_1\,
      Q => D(0),
      Q31 => \NLW_needs_delay.shift_register_reg[41][0]_srl6_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][1]_srl6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"00101",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[35][1]_srl32_n_1\,
      Q => D(1),
      Q31 => \NLW_needs_delay.shift_register_reg[41][1]_srl6_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][2]_srl6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"00101",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[35][2]_srl32_n_1\,
      Q => D(2),
      Q31 => \NLW_needs_delay.shift_register_reg[41][2]_srl6_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][3]_srl6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"00101",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[35][3]_srl32_n_1\,
      Q => D(3),
      Q31 => \NLW_needs_delay.shift_register_reg[41][3]_srl6_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][4]_srl6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"00101",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[35][4]_srl32_n_1\,
      Q => D(4),
      Q31 => \NLW_needs_delay.shift_register_reg[41][4]_srl6_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][5]_srl6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"00101",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[35][5]_srl32_n_1\,
      Q => D(5),
      Q31 => \NLW_needs_delay.shift_register_reg[41][5]_srl6_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][6]_srl6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"00101",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[35][6]_srl32_n_1\,
      Q => D(6),
      Q31 => \NLW_needs_delay.shift_register_reg[41][6]_srl6_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[41][7]_srl6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"00101",
      CE => intc_if(0),
      CLK => aclk,
      D => \needs_delay.shift_register_reg[35][7]_srl32_n_1\,
      Q => D(7),
      Q31 => \NLW_needs_delay.shift_register_reg[41][7]_srl6_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized24\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \muxed_br_b_reg[7]\ : out STD_LOGIC;
    \valid_dm_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rb_select_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \valid_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized24\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized24\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized24\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \needs_delay.shift_register_reg[3][0]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][1]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][2]_srl3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][3]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[3][0]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3][0]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][1]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3][1]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][2]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3][2]_srl3 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][3]_srl3\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_G/delay_valid/needs_delay.shift_register_reg[3][3]_srl3 ";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\needs_delay.shift_register_reg[3][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => rb_select_ce,
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[3][0]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => rb_select_ce,
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[3][1]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => rb_select_ce,
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[3][2]_srl3_n_0\
    );
\needs_delay.shift_register_reg[3][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => rb_select_ce,
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[3][3]_srl3_n_0\
    );
\needs_delay.shift_register_reg[4][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => rb_select_ce,
      D => \needs_delay.shift_register_reg[3][0]_srl3_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[4][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => rb_select_ce,
      D => \needs_delay.shift_register_reg[3][1]_srl3_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[4][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => rb_select_ce,
      D => \needs_delay.shift_register_reg[3][2]_srl3_n_0\,
      Q => \^d\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[4][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => rb_select_ce,
      D => \needs_delay.shift_register_reg[3][3]_srl3_n_0\,
      Q => \^d\(3),
      R => '0'
    );
\rb_orig_a_d2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => \core_control_regs[0]\(0),
      I2 => \row_reg[0]\(0),
      I3 => \col_reg[0]\(0),
      O => \muxed_br_b_reg[7]\
    );
\valid_dm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => \^d\(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => \valid_d2_reg[3]\(0),
      O => \valid_dm_reg[3]\(0)
    );
\valid_dm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => \^d\(1),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => \valid_d2_reg[3]\(1),
      O => \valid_dm_reg[3]\(1)
    );
\valid_dm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => \^d\(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => \valid_d2_reg[3]\(2),
      O => \valid_dm_reg[3]\(2)
    );
\valid_dm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => \^d\(3),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \row_reg[0]\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => \valid_d2_reg[3]\(3),
      O => \valid_dm_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized25\ is
  port (
    \i_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized25\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized25\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized25\ is
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \i_reg[8]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \i_reg[8]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \i_reg[8]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \i_reg[8]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \i_reg[8]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \i_reg[8]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \i_reg[8]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \i_reg[8]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \i_reg[8]\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized25_23\ is
  port (
    \i_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized25_23\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized25_23\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized25_23\ is
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \i_reg[8]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \i_reg[8]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \i_reg[8]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \i_reg[8]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \i_reg[8]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \i_reg[8]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \i_reg[8]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \i_reg[8]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \i_reg[8]\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized25_24\ is
  port (
    \m_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized25_24\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized25_24\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized25_24\ is
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \m_reg[8]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \m_reg[8]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \m_reg[8]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \m_reg[8]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \m_reg[8]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \m_reg[8]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \m_reg[8]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \m_reg[8]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \m_reg[8]\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized25_25\ is
  port (
    \m_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized25_25\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized25_25\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized25_25\ is
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \m_reg[8]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \m_reg[8]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \m_reg[8]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \m_reg[8]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \m_reg[8]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \m_reg[8]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \m_reg[8]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \m_reg[8]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \m_reg[8]\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized26\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[27][0]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][1]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][2]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][3]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][4]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][5]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][6]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[27][7]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[37][0]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[38][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[37][1]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[37][2]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[37][3]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[37][4]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[37][5]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[37][6]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[37][7]__0_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[39][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \video_data_out_p_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    nhood : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \col_outmux_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_data_out_p12_out : in STD_LOGIC;
    \rb_at_g_d2_reg[0]\ : in STD_LOGIC;
    \rb_at_g_d2_reg[1]\ : in STD_LOGIC;
    \rb_at_g_d2_reg[2]\ : in STD_LOGIC;
    \rb_at_g_d2_reg[3]\ : in STD_LOGIC;
    \rb_at_g_d2_reg[4]\ : in STD_LOGIC;
    \rb_at_g_d2_reg[5]\ : in STD_LOGIC;
    \rb_at_g_d2_reg[6]\ : in STD_LOGIC;
    \rb_at_g_d2_reg[7]\ : in STD_LOGIC;
    \rb_at_g_d3_reg[0]\ : in STD_LOGIC;
    \rb_at_g_d3_reg[1]\ : in STD_LOGIC;
    \rb_at_g_d3_reg[2]\ : in STD_LOGIC;
    \rb_at_g_d3_reg[3]\ : in STD_LOGIC;
    \rb_at_g_d3_reg[4]\ : in STD_LOGIC;
    \rb_at_g_d3_reg[5]\ : in STD_LOGIC;
    \rb_at_g_d3_reg[6]\ : in STD_LOGIC;
    \rb_at_g_d3_reg[7]\ : in STD_LOGIC;
    \green_int_d3_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_outmux_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized26\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized26\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized26\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg[25][0]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[25][1]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[25][2]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[25][3]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[25][4]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[25][5]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[25][6]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[25][7]_srl25_n_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[27][0]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[27][1]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[27][2]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[27][3]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[27][4]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[27][5]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[27][6]_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[27][7]_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[36][0]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[36][1]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[36][2]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[36][3]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[36][4]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[36][5]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[36][6]_srl8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[36][7]_srl8_n_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[37][0]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[37][1]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[37][2]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[37][3]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[37][4]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[37][5]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[37][6]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[37][7]__0_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[38][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^needs_delay.shift_register_reg[39][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg[55][0]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[55][1]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[55][2]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[55][3]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[55][4]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[55][5]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[55][6]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[55][7]_srl16_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[56]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[27][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[27][7]\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[25][0]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[25][1]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[25][2]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[25][3]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[25][4]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[25][5]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[25][6]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[25][7]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[25][0]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[25][0]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][0]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[25][1]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] ";
  attribute srl_name of \needs_delay.shift_register_reg[25][1]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][1]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[25][2]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] ";
  attribute srl_name of \needs_delay.shift_register_reg[25][2]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][2]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[25][3]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] ";
  attribute srl_name of \needs_delay.shift_register_reg[25][3]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][3]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[25][4]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] ";
  attribute srl_name of \needs_delay.shift_register_reg[25][4]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][4]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[25][5]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] ";
  attribute srl_name of \needs_delay.shift_register_reg[25][5]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][5]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[25][6]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] ";
  attribute srl_name of \needs_delay.shift_register_reg[25][6]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][6]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[25][7]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25] ";
  attribute srl_name of \needs_delay.shift_register_reg[25][7]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[25][7]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[36][0]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] ";
  attribute srl_name of \needs_delay.shift_register_reg[36][0]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][0]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[36][1]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] ";
  attribute srl_name of \needs_delay.shift_register_reg[36][1]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][1]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[36][2]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] ";
  attribute srl_name of \needs_delay.shift_register_reg[36][2]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][2]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[36][3]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] ";
  attribute srl_name of \needs_delay.shift_register_reg[36][3]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][3]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[36][4]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] ";
  attribute srl_name of \needs_delay.shift_register_reg[36][4]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][4]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[36][5]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] ";
  attribute srl_name of \needs_delay.shift_register_reg[36][5]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][5]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[36][6]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] ";
  attribute srl_name of \needs_delay.shift_register_reg[36][6]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][6]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[36][7]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36] ";
  attribute srl_name of \needs_delay.shift_register_reg[36][7]_srl8\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[36][7]_srl8 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[55][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] ";
  attribute srl_name of \needs_delay.shift_register_reg[55][0]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][0]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[55][1]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] ";
  attribute srl_name of \needs_delay.shift_register_reg[55][1]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][1]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[55][2]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] ";
  attribute srl_name of \needs_delay.shift_register_reg[55][2]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][2]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[55][3]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] ";
  attribute srl_name of \needs_delay.shift_register_reg[55][3]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][3]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[55][4]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] ";
  attribute srl_name of \needs_delay.shift_register_reg[55][4]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][4]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[55][5]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] ";
  attribute srl_name of \needs_delay.shift_register_reg[55][5]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][5]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[55][6]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] ";
  attribute srl_name of \needs_delay.shift_register_reg[55][6]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][6]_srl16 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[55][7]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55] ";
  attribute srl_name of \needs_delay.shift_register_reg[55][7]_srl16\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_input/needs_delay.shift_register_reg[55][7]_srl16 ";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  \needs_delay.shift_register_reg[27][0]_0\ <= \^needs_delay.shift_register_reg[27][0]_0\;
  \needs_delay.shift_register_reg[27][1]_0\ <= \^needs_delay.shift_register_reg[27][1]_0\;
  \needs_delay.shift_register_reg[27][2]_0\ <= \^needs_delay.shift_register_reg[27][2]_0\;
  \needs_delay.shift_register_reg[27][3]_0\ <= \^needs_delay.shift_register_reg[27][3]_0\;
  \needs_delay.shift_register_reg[27][4]_0\ <= \^needs_delay.shift_register_reg[27][4]_0\;
  \needs_delay.shift_register_reg[27][5]_0\ <= \^needs_delay.shift_register_reg[27][5]_0\;
  \needs_delay.shift_register_reg[27][6]_0\ <= \^needs_delay.shift_register_reg[27][6]_0\;
  \needs_delay.shift_register_reg[27][7]_0\ <= \^needs_delay.shift_register_reg[27][7]_0\;
  \needs_delay.shift_register_reg[37][0]__0_0\ <= \^needs_delay.shift_register_reg[37][0]__0_0\;
  \needs_delay.shift_register_reg[37][1]__0_0\ <= \^needs_delay.shift_register_reg[37][1]__0_0\;
  \needs_delay.shift_register_reg[37][2]__0_0\ <= \^needs_delay.shift_register_reg[37][2]__0_0\;
  \needs_delay.shift_register_reg[37][3]__0_0\ <= \^needs_delay.shift_register_reg[37][3]__0_0\;
  \needs_delay.shift_register_reg[37][4]__0_0\ <= \^needs_delay.shift_register_reg[37][4]__0_0\;
  \needs_delay.shift_register_reg[37][5]__0_0\ <= \^needs_delay.shift_register_reg[37][5]__0_0\;
  \needs_delay.shift_register_reg[37][6]__0_0\ <= \^needs_delay.shift_register_reg[37][6]__0_0\;
  \needs_delay.shift_register_reg[37][7]__0_0\ <= \^needs_delay.shift_register_reg[37][7]__0_0\;
  \needs_delay.shift_register_reg[38][7]_0\(7 downto 0) <= \^needs_delay.shift_register_reg[38][7]_0\(7 downto 0);
  \needs_delay.shift_register_reg[39][7]_0\(7 downto 0) <= \^needs_delay.shift_register_reg[39][7]_0\(7 downto 0);
\needs_delay.shift_register_reg[25][0]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(0),
      Q => \needs_delay.shift_register_reg[25][0]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[25][0]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[25][1]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(1),
      Q => \needs_delay.shift_register_reg[25][1]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[25][1]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[25][2]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(2),
      Q => \needs_delay.shift_register_reg[25][2]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[25][2]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[25][3]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(3),
      Q => \needs_delay.shift_register_reg[25][3]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[25][3]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[25][4]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(4),
      Q => \needs_delay.shift_register_reg[25][4]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[25][4]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[25][5]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(5),
      Q => \needs_delay.shift_register_reg[25][5]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[25][5]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[25][6]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(6),
      Q => \needs_delay.shift_register_reg[25][6]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[25][6]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[25][7]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => nhood(7),
      Q => \needs_delay.shift_register_reg[25][7]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[25][7]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[26][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[25][0]_srl25_n_0\,
      Q => \^needs_delay.shift_register_reg[27][0]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[26][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[25][1]_srl25_n_0\,
      Q => \^needs_delay.shift_register_reg[27][1]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[26][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[25][2]_srl25_n_0\,
      Q => \^needs_delay.shift_register_reg[27][2]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[26][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[25][3]_srl25_n_0\,
      Q => \^needs_delay.shift_register_reg[27][3]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[26][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[25][4]_srl25_n_0\,
      Q => \^needs_delay.shift_register_reg[27][4]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[26][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[25][5]_srl25_n_0\,
      Q => \^needs_delay.shift_register_reg[27][5]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[26][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[25][6]_srl25_n_0\,
      Q => \^needs_delay.shift_register_reg[27][6]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[26][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[25][7]_srl25_n_0\,
      Q => \^needs_delay.shift_register_reg[27][7]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[27][0]_0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[27][1]_0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[27][2]_0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[27][3]_0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[27][4]_0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[27][5]_0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[27][6]_0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[27][7]_0\,
      Q => \needs_delay.shift_register_reg_n_0_[27][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][0]\,
      Q => \^needs_delay.shift_register_reg[37][0]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][1]\,
      Q => \^needs_delay.shift_register_reg[37][1]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][2]\,
      Q => \^needs_delay.shift_register_reg[37][2]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][3]\,
      Q => \^needs_delay.shift_register_reg[37][3]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][4]\,
      Q => \^needs_delay.shift_register_reg[37][4]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][5]\,
      Q => \^needs_delay.shift_register_reg[37][5]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][6]\,
      Q => \^needs_delay.shift_register_reg[37][6]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[27][7]\,
      Q => \^needs_delay.shift_register_reg[37][7]__0_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[36][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \^needs_delay.shift_register_reg[37][0]__0_0\,
      Q => \needs_delay.shift_register_reg[36][0]_srl8_n_0\
    );
\needs_delay.shift_register_reg[36][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \^needs_delay.shift_register_reg[37][1]__0_0\,
      Q => \needs_delay.shift_register_reg[36][1]_srl8_n_0\
    );
\needs_delay.shift_register_reg[36][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \^needs_delay.shift_register_reg[37][2]__0_0\,
      Q => \needs_delay.shift_register_reg[36][2]_srl8_n_0\
    );
\needs_delay.shift_register_reg[36][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \^needs_delay.shift_register_reg[37][3]__0_0\,
      Q => \needs_delay.shift_register_reg[36][3]_srl8_n_0\
    );
\needs_delay.shift_register_reg[36][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \^needs_delay.shift_register_reg[37][4]__0_0\,
      Q => \needs_delay.shift_register_reg[36][4]_srl8_n_0\
    );
\needs_delay.shift_register_reg[36][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \^needs_delay.shift_register_reg[37][5]__0_0\,
      Q => \needs_delay.shift_register_reg[36][5]_srl8_n_0\
    );
\needs_delay.shift_register_reg[36][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \^needs_delay.shift_register_reg[37][6]__0_0\,
      Q => \needs_delay.shift_register_reg[36][6]_srl8_n_0\
    );
\needs_delay.shift_register_reg[36][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \^needs_delay.shift_register_reg[37][7]__0_0\,
      Q => \needs_delay.shift_register_reg[36][7]_srl8_n_0\
    );
\needs_delay.shift_register_reg[37][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[36][0]_srl8_n_0\,
      Q => \^needs_delay.shift_register_reg[38][7]_0\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[37][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[36][1]_srl8_n_0\,
      Q => \^needs_delay.shift_register_reg[38][7]_0\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[37][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[36][2]_srl8_n_0\,
      Q => \^needs_delay.shift_register_reg[38][7]_0\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[37][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[36][3]_srl8_n_0\,
      Q => \^needs_delay.shift_register_reg[38][7]_0\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[37][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[36][4]_srl8_n_0\,
      Q => \^needs_delay.shift_register_reg[38][7]_0\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[37][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[36][5]_srl8_n_0\,
      Q => \^needs_delay.shift_register_reg[38][7]_0\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[37][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[36][6]_srl8_n_0\,
      Q => \^needs_delay.shift_register_reg[38][7]_0\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[37][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[36][7]_srl8_n_0\,
      Q => \^needs_delay.shift_register_reg[38][7]_0\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[38][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[38][7]_0\(0),
      Q => \^needs_delay.shift_register_reg[39][7]_0\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[38][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[38][7]_0\(1),
      Q => \^needs_delay.shift_register_reg[39][7]_0\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[38][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[38][7]_0\(2),
      Q => \^needs_delay.shift_register_reg[39][7]_0\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[38][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[38][7]_0\(3),
      Q => \^needs_delay.shift_register_reg[39][7]_0\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[38][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[38][7]_0\(4),
      Q => \^needs_delay.shift_register_reg[39][7]_0\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[38][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[38][7]_0\(5),
      Q => \^needs_delay.shift_register_reg[39][7]_0\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[38][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[38][7]_0\(6),
      Q => \^needs_delay.shift_register_reg[39][7]_0\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[38][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[38][7]_0\(7),
      Q => \^needs_delay.shift_register_reg[39][7]_0\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[39][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[39][7]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[39][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[39][7]_0\(1),
      Q => \^d\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[39][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[39][7]_0\(2),
      Q => \^d\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[39][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[39][7]_0\(3),
      Q => \^d\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[39][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[39][7]_0\(4),
      Q => \^d\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[39][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[39][7]_0\(5),
      Q => \^d\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[39][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[39][7]_0\(6),
      Q => \^d\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[39][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^needs_delay.shift_register_reg[39][7]_0\(7),
      Q => \^d\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[55][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \^d\(0),
      Q => \needs_delay.shift_register_reg[55][0]_srl16_n_0\
    );
\needs_delay.shift_register_reg[55][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \^d\(1),
      Q => \needs_delay.shift_register_reg[55][1]_srl16_n_0\
    );
\needs_delay.shift_register_reg[55][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \^d\(2),
      Q => \needs_delay.shift_register_reg[55][2]_srl16_n_0\
    );
\needs_delay.shift_register_reg[55][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \^d\(3),
      Q => \needs_delay.shift_register_reg[55][3]_srl16_n_0\
    );
\needs_delay.shift_register_reg[55][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \^d\(4),
      Q => \needs_delay.shift_register_reg[55][4]_srl16_n_0\
    );
\needs_delay.shift_register_reg[55][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \^d\(5),
      Q => \needs_delay.shift_register_reg[55][5]_srl16_n_0\
    );
\needs_delay.shift_register_reg[55][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \^d\(6),
      Q => \needs_delay.shift_register_reg[55][6]_srl16_n_0\
    );
\needs_delay.shift_register_reg[55][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => \^d\(7),
      Q => \needs_delay.shift_register_reg[55][7]_srl16_n_0\
    );
\needs_delay.shift_register_reg[56][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[55][0]_srl16_n_0\,
      Q => \needs_delay.shift_register_reg[56]_4\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[56][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[55][1]_srl16_n_0\,
      Q => \needs_delay.shift_register_reg[56]_4\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[56][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[55][2]_srl16_n_0\,
      Q => \needs_delay.shift_register_reg[56]_4\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[56][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[55][3]_srl16_n_0\,
      Q => \needs_delay.shift_register_reg[56]_4\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[56][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[55][4]_srl16_n_0\,
      Q => \needs_delay.shift_register_reg[56]_4\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[56][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[55][5]_srl16_n_0\,
      Q => \needs_delay.shift_register_reg[56]_4\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[56][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[55][6]_srl16_n_0\,
      Q => \needs_delay.shift_register_reg[56]_4\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[56][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[55][7]_srl16_n_0\,
      Q => \needs_delay.shift_register_reg[56]_4\(7),
      R => '0'
    );
\video_data_out_p[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB28828228"
    )
        port map (
      I0 => \green_int_d3_reg[7]\(0),
      I1 => \col_outmux_reg[0]\(0),
      I2 => row_outmux_reg(0),
      I3 => \core_control_regs[0]\(0),
      I4 => \core_control_regs[0]\(1),
      I5 => \needs_delay.shift_register_reg[56]_4\(0),
      O => \video_data_out_p_reg[23]\(0)
    );
\video_data_out_p[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => Q(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => \needs_delay.shift_register_reg[56]_4\(2),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d2_reg[2]\,
      O => \video_data_out_p_reg[23]\(10)
    );
\video_data_out_p[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => Q(3),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => \needs_delay.shift_register_reg[56]_4\(3),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d2_reg[3]\,
      O => \video_data_out_p_reg[23]\(11)
    );
\video_data_out_p[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => Q(4),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => \needs_delay.shift_register_reg[56]_4\(4),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d2_reg[4]\,
      O => \video_data_out_p_reg[23]\(12)
    );
\video_data_out_p[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => Q(5),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => \needs_delay.shift_register_reg[56]_4\(5),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d2_reg[5]\,
      O => \video_data_out_p_reg[23]\(13)
    );
\video_data_out_p[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => Q(6),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => \needs_delay.shift_register_reg[56]_4\(6),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d2_reg[6]\,
      O => \video_data_out_p_reg[23]\(14)
    );
\video_data_out_p[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => Q(7),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => \needs_delay.shift_register_reg[56]_4\(7),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d2_reg[7]\,
      O => \video_data_out_p_reg[23]\(15)
    );
\video_data_out_p[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[56]_4\(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => Q(0),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d3_reg[0]\,
      O => \video_data_out_p_reg[23]\(16)
    );
\video_data_out_p[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[56]_4\(1),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => Q(1),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d3_reg[1]\,
      O => \video_data_out_p_reg[23]\(17)
    );
\video_data_out_p[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[56]_4\(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => Q(2),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d3_reg[2]\,
      O => \video_data_out_p_reg[23]\(18)
    );
\video_data_out_p[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[56]_4\(3),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => Q(3),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d3_reg[3]\,
      O => \video_data_out_p_reg[23]\(19)
    );
\video_data_out_p[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB28828228"
    )
        port map (
      I0 => \green_int_d3_reg[7]\(1),
      I1 => \col_outmux_reg[0]\(0),
      I2 => row_outmux_reg(0),
      I3 => \core_control_regs[0]\(0),
      I4 => \core_control_regs[0]\(1),
      I5 => \needs_delay.shift_register_reg[56]_4\(1),
      O => \video_data_out_p_reg[23]\(1)
    );
\video_data_out_p[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[56]_4\(4),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => Q(4),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d3_reg[4]\,
      O => \video_data_out_p_reg[23]\(20)
    );
\video_data_out_p[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[56]_4\(5),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => Q(5),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d3_reg[5]\,
      O => \video_data_out_p_reg[23]\(21)
    );
\video_data_out_p[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[56]_4\(6),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => Q(6),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d3_reg[6]\,
      O => \video_data_out_p_reg[23]\(22)
    );
\video_data_out_p[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[56]_4\(7),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => Q(7),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d3_reg[7]\,
      O => \video_data_out_p_reg[23]\(23)
    );
\video_data_out_p[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB28828228"
    )
        port map (
      I0 => \green_int_d3_reg[7]\(2),
      I1 => \col_outmux_reg[0]\(0),
      I2 => row_outmux_reg(0),
      I3 => \core_control_regs[0]\(0),
      I4 => \core_control_regs[0]\(1),
      I5 => \needs_delay.shift_register_reg[56]_4\(2),
      O => \video_data_out_p_reg[23]\(2)
    );
\video_data_out_p[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB28828228"
    )
        port map (
      I0 => \green_int_d3_reg[7]\(3),
      I1 => \col_outmux_reg[0]\(0),
      I2 => row_outmux_reg(0),
      I3 => \core_control_regs[0]\(0),
      I4 => \core_control_regs[0]\(1),
      I5 => \needs_delay.shift_register_reg[56]_4\(3),
      O => \video_data_out_p_reg[23]\(3)
    );
\video_data_out_p[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB28828228"
    )
        port map (
      I0 => \green_int_d3_reg[7]\(4),
      I1 => \col_outmux_reg[0]\(0),
      I2 => row_outmux_reg(0),
      I3 => \core_control_regs[0]\(0),
      I4 => \core_control_regs[0]\(1),
      I5 => \needs_delay.shift_register_reg[56]_4\(4),
      O => \video_data_out_p_reg[23]\(4)
    );
\video_data_out_p[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB28828228"
    )
        port map (
      I0 => \green_int_d3_reg[7]\(5),
      I1 => \col_outmux_reg[0]\(0),
      I2 => row_outmux_reg(0),
      I3 => \core_control_regs[0]\(0),
      I4 => \core_control_regs[0]\(1),
      I5 => \needs_delay.shift_register_reg[56]_4\(5),
      O => \video_data_out_p_reg[23]\(5)
    );
\video_data_out_p[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB28828228"
    )
        port map (
      I0 => \green_int_d3_reg[7]\(6),
      I1 => \col_outmux_reg[0]\(0),
      I2 => row_outmux_reg(0),
      I3 => \core_control_regs[0]\(0),
      I4 => \core_control_regs[0]\(1),
      I5 => \needs_delay.shift_register_reg[56]_4\(6),
      O => \video_data_out_p_reg[23]\(6)
    );
\video_data_out_p[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEB28828228"
    )
        port map (
      I0 => \green_int_d3_reg[7]\(7),
      I1 => \col_outmux_reg[0]\(0),
      I2 => row_outmux_reg(0),
      I3 => \core_control_regs[0]\(0),
      I4 => \core_control_regs[0]\(1),
      I5 => \needs_delay.shift_register_reg[56]_4\(7),
      O => \video_data_out_p_reg[23]\(7)
    );
\video_data_out_p[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => Q(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => \needs_delay.shift_register_reg[56]_4\(0),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d2_reg[0]\,
      O => \video_data_out_p_reg[23]\(8)
    );
\video_data_out_p[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => Q(1),
      I1 => \core_control_regs[0]\(0),
      I2 => \col_outmux_reg[0]\(0),
      I3 => \needs_delay.shift_register_reg[56]_4\(1),
      I4 => video_data_out_p12_out,
      I5 => \rb_at_g_d2_reg[1]\,
      O => \video_data_out_p_reg[23]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \green_int_d3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    G_r3c1_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized27\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized27\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized27\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg[29][0]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[29][1]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[29][2]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[29][3]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[29][4]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[29][5]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[29][6]_srl25_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[29][7]_srl25_n_0\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[29][0]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[29][1]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[29][2]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[29][3]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[29][4]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[29][5]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[29][6]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[29][7]_srl25_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \green_int_d3[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \green_int_d3[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \green_int_d3[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \green_int_d3[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \green_int_d3[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \green_int_d3[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \green_int_d3[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \green_int_d3[7]_i_1\ : label is "soft_lutpair56";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[29][0]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[29][0]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][0]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[29][1]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] ";
  attribute srl_name of \needs_delay.shift_register_reg[29][1]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][1]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[29][2]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] ";
  attribute srl_name of \needs_delay.shift_register_reg[29][2]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][2]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[29][3]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] ";
  attribute srl_name of \needs_delay.shift_register_reg[29][3]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][3]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[29][4]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] ";
  attribute srl_name of \needs_delay.shift_register_reg[29][4]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][4]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[29][5]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] ";
  attribute srl_name of \needs_delay.shift_register_reg[29][5]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][5]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[29][6]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] ";
  attribute srl_name of \needs_delay.shift_register_reg[29][6]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][6]_srl25 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[29][7]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29] ";
  attribute srl_name of \needs_delay.shift_register_reg[29][7]_srl25\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_green_intpol/needs_delay.shift_register_reg[29][7]_srl25 ";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\green_int_d3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(0),
      I1 => \^d\(0),
      I2 => \time_control_regs[0]\(0),
      O => \green_int_d3_reg[7]\(0)
    );
\green_int_d3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(1),
      I1 => \^d\(1),
      I2 => \time_control_regs[0]\(0),
      O => \green_int_d3_reg[7]\(1)
    );
\green_int_d3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(2),
      I1 => \^d\(2),
      I2 => \time_control_regs[0]\(0),
      O => \green_int_d3_reg[7]\(2)
    );
\green_int_d3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(3),
      I1 => \^d\(3),
      I2 => \time_control_regs[0]\(0),
      O => \green_int_d3_reg[7]\(3)
    );
\green_int_d3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(4),
      I1 => \^d\(4),
      I2 => \time_control_regs[0]\(0),
      O => \green_int_d3_reg[7]\(4)
    );
\green_int_d3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(5),
      I1 => \^d\(5),
      I2 => \time_control_regs[0]\(0),
      O => \green_int_d3_reg[7]\(5)
    );
\green_int_d3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(6),
      I1 => \^d\(6),
      I2 => \time_control_regs[0]\(0),
      O => \green_int_d3_reg[7]\(6)
    );
\green_int_d3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(7),
      I1 => \^d\(7),
      I2 => \time_control_regs[0]\(0),
      O => \green_int_d3_reg[7]\(7)
    );
\needs_delay.shift_register_reg[29][0]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => G_r3c1_d(0),
      Q => \needs_delay.shift_register_reg[29][0]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[29][0]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[29][1]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => G_r3c1_d(1),
      Q => \needs_delay.shift_register_reg[29][1]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[29][1]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[29][2]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => G_r3c1_d(2),
      Q => \needs_delay.shift_register_reg[29][2]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[29][2]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[29][3]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => G_r3c1_d(3),
      Q => \needs_delay.shift_register_reg[29][3]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[29][3]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[29][4]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => G_r3c1_d(4),
      Q => \needs_delay.shift_register_reg[29][4]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[29][4]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[29][5]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => G_r3c1_d(5),
      Q => \needs_delay.shift_register_reg[29][5]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[29][5]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[29][6]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => G_r3c1_d(6),
      Q => \needs_delay.shift_register_reg[29][6]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[29][6]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[29][7]_srl25\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11000",
      CE => intc_if(0),
      CLK => aclk,
      D => G_r3c1_d(7),
      Q => \needs_delay.shift_register_reg[29][7]_srl25_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[29][7]_srl25_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[30][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[29][0]_srl25_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[30][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[29][1]_srl25_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[30][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[29][2]_srl25_n_0\,
      Q => \^d\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[30][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[29][3]_srl25_n_0\,
      Q => \^d\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[30][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[29][4]_srl25_n_0\,
      Q => \^d\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[30][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[29][5]_srl25_n_0\,
      Q => \^d\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[30][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[29][6]_srl25_n_0\,
      Q => \^d\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[30][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[29][7]_srl25_n_0\,
      Q => \^d\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rb_int_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \rb_int_d3_reg[0]\ : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_int_d3_reg[1]\ : in STD_LOGIC;
    \rb_int_d3_reg[2]\ : in STD_LOGIC;
    \rb_int_d3_reg[3]\ : in STD_LOGIC;
    \rb_int_d3_reg[4]\ : in STD_LOGIC;
    \rb_int_d3_reg[5]\ : in STD_LOGIC;
    \rb_int_d3_reg[6]\ : in STD_LOGIC;
    \rb_int_d3_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized28\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized28\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized28\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg[15][0]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[15][1]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[15][2]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[15][3]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[15][4]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[15][5]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[15][6]_srl15_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[15][7]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[15][0]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[15][0]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][0]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[15][1]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] ";
  attribute srl_name of \needs_delay.shift_register_reg[15][1]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][1]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[15][2]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] ";
  attribute srl_name of \needs_delay.shift_register_reg[15][2]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][2]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[15][3]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] ";
  attribute srl_name of \needs_delay.shift_register_reg[15][3]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][3]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[15][4]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] ";
  attribute srl_name of \needs_delay.shift_register_reg[15][4]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][4]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[15][5]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] ";
  attribute srl_name of \needs_delay.shift_register_reg[15][5]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][5]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[15][6]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] ";
  attribute srl_name of \needs_delay.shift_register_reg[15][6]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][6]_srl15 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[15][7]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15] ";
  attribute srl_name of \needs_delay.shift_register_reg[15][7]_srl15\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/delay_match_rb_intpol/needs_delay.shift_register_reg[15][7]_srl15 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rb_int[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rb_int[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rb_int[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rb_int[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rb_int[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rb_int[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rb_int[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rb_int[7]_i_1\ : label is "soft_lutpair60";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\needs_delay.shift_register_reg[15][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => q(0),
      Q => \needs_delay.shift_register_reg[15][0]_srl15_n_0\
    );
\needs_delay.shift_register_reg[15][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => q(1),
      Q => \needs_delay.shift_register_reg[15][1]_srl15_n_0\
    );
\needs_delay.shift_register_reg[15][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => q(2),
      Q => \needs_delay.shift_register_reg[15][2]_srl15_n_0\
    );
\needs_delay.shift_register_reg[15][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => q(3),
      Q => \needs_delay.shift_register_reg[15][3]_srl15_n_0\
    );
\needs_delay.shift_register_reg[15][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => q(4),
      Q => \needs_delay.shift_register_reg[15][4]_srl15_n_0\
    );
\needs_delay.shift_register_reg[15][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => q(5),
      Q => \needs_delay.shift_register_reg[15][5]_srl15_n_0\
    );
\needs_delay.shift_register_reg[15][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => q(6),
      Q => \needs_delay.shift_register_reg[15][6]_srl15_n_0\
    );
\needs_delay.shift_register_reg[15][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => intc_if(0),
      CLK => aclk,
      D => q(7),
      Q => \needs_delay.shift_register_reg[15][7]_srl15_n_0\
    );
\needs_delay.shift_register_reg[16][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[15][0]_srl15_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[16][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[15][1]_srl15_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[16][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[15][2]_srl15_n_0\,
      Q => \^d\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[16][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[15][3]_srl15_n_0\,
      Q => \^d\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[16][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[15][4]_srl15_n_0\,
      Q => \^d\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[16][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[15][5]_srl15_n_0\,
      Q => \^d\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[16][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[15][6]_srl15_n_0\,
      Q => \^d\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[16][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[15][7]_srl15_n_0\,
      Q => \^d\(7),
      R => '0'
    );
\rb_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rb_int_d3_reg[0]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \^d\(0),
      O => \rb_int_reg[7]\(0)
    );
\rb_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rb_int_d3_reg[1]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \^d\(1),
      O => \rb_int_reg[7]\(1)
    );
\rb_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rb_int_d3_reg[2]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \^d\(2),
      O => \rb_int_reg[7]\(2)
    );
\rb_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rb_int_d3_reg[3]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \^d\(3),
      O => \rb_int_reg[7]\(3)
    );
\rb_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rb_int_d3_reg[4]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \^d\(4),
      O => \rb_int_reg[7]\(4)
    );
\rb_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rb_int_d3_reg[5]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \^d\(5),
      O => \rb_int_reg[7]\(5)
    );
\rb_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rb_int_d3_reg[6]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \^d\(6),
      O => \rb_int_reg[7]\(6)
    );
\rb_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rb_int_d3_reg[7]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \^d\(7),
      O => \rb_int_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized2_11\ is
  port (
    \needs_delay.shift_register_reg[1][39]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \needs_delay.shift_register_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 39 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized2_11\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized2_11\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized2_11\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(0),
      Q => \needs_delay.shift_register_reg[1][39]_0\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(10),
      Q => \needs_delay.shift_register_reg[1][31]_0\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(11),
      Q => \needs_delay.shift_register_reg[1][31]_0\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(12),
      Q => \needs_delay.shift_register_reg[1][31]_0\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(13),
      Q => \needs_delay.shift_register_reg[1][31]_0\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(14),
      Q => \needs_delay.shift_register_reg[1][31]_0\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(15),
      Q => \needs_delay.shift_register_reg[1][31]_0\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(16),
      Q => \needs_delay.shift_register_reg[1][39]_0\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(17),
      Q => \needs_delay.shift_register_reg[1][39]_0\(9),
      R => '0'
    );
\needs_delay.shift_register_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(18),
      Q => \needs_delay.shift_register_reg[1][39]_0\(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(19),
      Q => \needs_delay.shift_register_reg[1][39]_0\(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(1),
      Q => \needs_delay.shift_register_reg[1][39]_0\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(20),
      Q => \needs_delay.shift_register_reg[1][39]_0\(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(21),
      Q => \needs_delay.shift_register_reg[1][39]_0\(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(22),
      Q => \needs_delay.shift_register_reg[1][39]_0\(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(23),
      Q => \needs_delay.shift_register_reg[1][39]_0\(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(24),
      Q => \needs_delay.shift_register_reg[1][31]_0\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(25),
      Q => \needs_delay.shift_register_reg[1][31]_0\(9),
      R => '0'
    );
\needs_delay.shift_register_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(26),
      Q => \needs_delay.shift_register_reg[1][31]_0\(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(27),
      Q => \needs_delay.shift_register_reg[1][31]_0\(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(28),
      Q => \needs_delay.shift_register_reg[1][31]_0\(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(29),
      Q => \needs_delay.shift_register_reg[1][31]_0\(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(2),
      Q => \needs_delay.shift_register_reg[1][39]_0\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(30),
      Q => \needs_delay.shift_register_reg[1][31]_0\(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(31),
      Q => \needs_delay.shift_register_reg[1][31]_0\(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(32),
      Q => \needs_delay.shift_register_reg[1][39]_0\(16),
      R => '0'
    );
\needs_delay.shift_register_reg[1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(33),
      Q => \needs_delay.shift_register_reg[1][39]_0\(17),
      R => '0'
    );
\needs_delay.shift_register_reg[1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(34),
      Q => \needs_delay.shift_register_reg[1][39]_0\(18),
      R => '0'
    );
\needs_delay.shift_register_reg[1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(35),
      Q => \needs_delay.shift_register_reg[1][39]_0\(19),
      R => '0'
    );
\needs_delay.shift_register_reg[1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(36),
      Q => \needs_delay.shift_register_reg[1][39]_0\(20),
      R => '0'
    );
\needs_delay.shift_register_reg[1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(37),
      Q => \needs_delay.shift_register_reg[1][39]_0\(21),
      R => '0'
    );
\needs_delay.shift_register_reg[1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(38),
      Q => \needs_delay.shift_register_reg[1][39]_0\(22),
      R => '0'
    );
\needs_delay.shift_register_reg[1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(39),
      Q => \needs_delay.shift_register_reg[1][39]_0\(23),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(3),
      Q => \needs_delay.shift_register_reg[1][39]_0\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(4),
      Q => \needs_delay.shift_register_reg[1][39]_0\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(5),
      Q => \needs_delay.shift_register_reg[1][39]_0\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(6),
      Q => \needs_delay.shift_register_reg[1][39]_0\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(7),
      Q => \needs_delay.shift_register_reg[1][39]_0\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(8),
      Q => \needs_delay.shift_register_reg[1][31]_0\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => Q(9),
      Q => \needs_delay.shift_register_reg[1][31]_0\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized2_12\ is
  port (
    \needs_delay.shift_register_reg[1][39]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \D0313_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d1113_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d1323_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_b_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \D1315_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D1113_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D1121_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D1323_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D1525_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    nhood : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][39]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \needs_delay.shift_register_reg[2][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][1]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][2]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][3]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][4]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][6]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][7]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \needs_delay.shift_register_reg[1][23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized2_12\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized2_12\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized2_12\ is
  signal \D1113[7]_i_2_n_0\ : STD_LOGIC;
  signal \D1113[7]_i_3_n_0\ : STD_LOGIC;
  signal \D1113[7]_i_4_n_0\ : STD_LOGIC;
  signal \D1113[7]_i_5_n_0\ : STD_LOGIC;
  signal \D1113[7]_i_6_n_0\ : STD_LOGIC;
  signal \D1113[7]_i_7_n_0\ : STD_LOGIC;
  signal \D1113[7]_i_8_n_0\ : STD_LOGIC;
  signal \D1113[7]_i_9_n_0\ : STD_LOGIC;
  signal \D1113_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D1113_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D1113_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D1113_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D1113_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D1113_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D1113_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \D1121_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D1121_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D1121_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D1121_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D1121_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D1121_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D1121_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \D1315[7]_i_2_n_0\ : STD_LOGIC;
  signal \D1315[7]_i_3_n_0\ : STD_LOGIC;
  signal \D1315[7]_i_4_n_0\ : STD_LOGIC;
  signal \D1315[7]_i_5_n_0\ : STD_LOGIC;
  signal \D1315[7]_i_6_n_0\ : STD_LOGIC;
  signal \D1315[7]_i_7_n_0\ : STD_LOGIC;
  signal \D1315[7]_i_8_n_0\ : STD_LOGIC;
  signal \D1315[7]_i_9_n_0\ : STD_LOGIC;
  signal \D1315_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D1315_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D1315_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D1315_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D1315_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D1315_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D1315_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \D1323_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D1323_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D1323_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D1323_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D1323_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D1323_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D1323_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \D1525_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D1525_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D1525_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D1525_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D1525_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D1525_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D1525_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^needs_delay.shift_register_reg[1][39]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_2_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_3_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_4_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_5_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_6_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_7_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_8_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_9_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_2_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_3_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_4_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_5_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_6_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_7_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_8_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_D1113_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D1113_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D1113_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_D1121_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D1121_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D1121_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_D1315_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D1315_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D1315_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_D1323_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D1323_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D1323_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_D1525_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D1525_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D1525_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \needs_delay.shift_register_reg[1][39]_0\(31 downto 0) <= \^needs_delay.shift_register_reg[1][39]_0\(31 downto 0);
\D0313[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(15),
      I1 => \needs_delay.shift_register_reg[2][7]\,
      O => \D0313_reg[7]\(7)
    );
\D0313[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(14),
      I1 => \needs_delay.shift_register_reg[2][6]\,
      O => \D0313_reg[7]\(6)
    );
\D0313[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(13),
      I1 => \needs_delay.shift_register_reg[2][5]\,
      O => \D0313_reg[7]\(5)
    );
\D0313[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(12),
      I1 => \needs_delay.shift_register_reg[2][4]\,
      O => \D0313_reg[7]\(4)
    );
\D0313[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(11),
      I1 => \needs_delay.shift_register_reg[2][3]\,
      O => \D0313_reg[7]\(3)
    );
\D0313[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(10),
      I1 => \needs_delay.shift_register_reg[2][2]\,
      O => \D0313_reg[7]\(2)
    );
\D0313[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(9),
      I1 => \needs_delay.shift_register_reg[2][1]\,
      O => \D0313_reg[7]\(1)
    );
\D0313[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(8),
      I1 => \needs_delay.shift_register_reg[2][0]\,
      O => \D0313_reg[7]\(0)
    );
\D1113[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(15),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(31),
      O => \D1113[7]_i_2_n_0\
    );
\D1113[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(14),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(30),
      O => \D1113[7]_i_3_n_0\
    );
\D1113[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(13),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(29),
      O => \D1113[7]_i_4_n_0\
    );
\D1113[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(12),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(28),
      O => \D1113[7]_i_5_n_0\
    );
\D1113[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(11),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(27),
      O => \D1113[7]_i_6_n_0\
    );
\D1113[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(10),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(26),
      O => \D1113[7]_i_7_n_0\
    );
\D1113[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(9),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(25),
      O => \D1113[7]_i_8_n_0\
    );
\D1113[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(8),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(24),
      O => \D1113[7]_i_9_n_0\
    );
\D1113_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D1113_reg[7]_i_1_n_0\,
      CO(6) => \D1113_reg[7]_i_1_n_1\,
      CO(5) => \D1113_reg[7]_i_1_n_2\,
      CO(4) => \D1113_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D1113_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D1113_reg[7]_i_1_n_5\,
      CO(1) => \D1113_reg[7]_i_1_n_6\,
      CO(0) => \D1113_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^needs_delay.shift_register_reg[1][39]_0\(31 downto 24),
      O(7 downto 0) => \D1113_reg[8]\(7 downto 0),
      S(7) => \D1113[7]_i_2_n_0\,
      S(6) => \D1113[7]_i_3_n_0\,
      S(5) => \D1113[7]_i_4_n_0\,
      S(4) => \D1113[7]_i_5_n_0\,
      S(3) => \D1113[7]_i_6_n_0\,
      S(2) => \D1113[7]_i_7_n_0\,
      S(1) => \D1113[7]_i_8_n_0\,
      S(0) => \D1113[7]_i_9_n_0\
    );
\D1113_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D1113_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D1113_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D1113_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D1113_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\D1121_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D1121_reg[7]_i_1_n_0\,
      CO(6) => \D1121_reg[7]_i_1_n_1\,
      CO(5) => \D1121_reg[7]_i_1_n_2\,
      CO(4) => \D1121_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D1121_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D1121_reg[7]_i_1_n_5\,
      CO(1) => \D1121_reg[7]_i_1_n_6\,
      CO(0) => \D1121_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^needs_delay.shift_register_reg[1][39]_0\(31 downto 24),
      O(7 downto 0) => \D1121_reg[8]\(7 downto 0),
      S(7) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_2_n_0\,
      S(6) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_3_n_0\,
      S(5) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_4_n_0\,
      S(4) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_5_n_0\,
      S(3) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_6_n_0\,
      S(2) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_7_n_0\,
      S(1) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_8_n_0\,
      S(0) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_9_n_0\
    );
\D1121_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D1121_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D1121_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D1121_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D1121_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\D1315[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(15),
      O => \D1315[7]_i_2_n_0\
    );
\D1315[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(14),
      O => \D1315[7]_i_3_n_0\
    );
\D1315[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(13),
      O => \D1315[7]_i_4_n_0\
    );
\D1315[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(12),
      O => \D1315[7]_i_5_n_0\
    );
\D1315[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(11),
      O => \D1315[7]_i_6_n_0\
    );
\D1315[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(10),
      O => \D1315[7]_i_7_n_0\
    );
\D1315[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(9),
      O => \D1315[7]_i_8_n_0\
    );
\D1315[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(8),
      O => \D1315[7]_i_9_n_0\
    );
\D1315_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D1315_reg[7]_i_1_n_0\,
      CO(6) => \D1315_reg[7]_i_1_n_1\,
      CO(5) => \D1315_reg[7]_i_1_n_2\,
      CO(4) => \D1315_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D1315_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D1315_reg[7]_i_1_n_5\,
      CO(1) => \D1315_reg[7]_i_1_n_6\,
      CO(0) => \D1315_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^needs_delay.shift_register_reg[1][39]_0\(15 downto 8),
      O(7 downto 0) => \D1315_reg[8]\(7 downto 0),
      S(7) => \D1315[7]_i_2_n_0\,
      S(6) => \D1315[7]_i_3_n_0\,
      S(5) => \D1315[7]_i_4_n_0\,
      S(4) => \D1315[7]_i_5_n_0\,
      S(3) => \D1315[7]_i_6_n_0\,
      S(2) => \D1315[7]_i_7_n_0\,
      S(1) => \D1315[7]_i_8_n_0\,
      S(0) => \D1315[7]_i_9_n_0\
    );
\D1315_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D1315_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D1315_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D1315_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D1315_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\D1323_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D1323_reg[7]_i_1_n_0\,
      CO(6) => \D1323_reg[7]_i_1_n_1\,
      CO(5) => \D1323_reg[7]_i_1_n_2\,
      CO(4) => \D1323_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D1323_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D1323_reg[7]_i_1_n_5\,
      CO(1) => \D1323_reg[7]_i_1_n_6\,
      CO(0) => \D1323_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^needs_delay.shift_register_reg[1][39]_0\(15 downto 8),
      O(7 downto 0) => \D1323_reg[8]\(7 downto 0),
      S(7 downto 0) => \needs_delay.shift_register_reg[1][23]_0\(7 downto 0)
    );
\D1323_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D1323_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D1323_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D1323_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D1323_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\D1525_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D1525_reg[7]_i_1_n_0\,
      CO(6) => \D1525_reg[7]_i_1_n_1\,
      CO(5) => \D1525_reg[7]_i_1_n_2\,
      CO(4) => \D1525_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D1525_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D1525_reg[7]_i_1_n_5\,
      CO(1) => \D1525_reg[7]_i_1_n_6\,
      CO(0) => \D1525_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => \D1525_reg[8]\(7 downto 0),
      S(7) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_2_n_0\,
      S(6) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_3_n_0\,
      S(5) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_4_n_0\,
      S(4) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_5_n_0\,
      S(3) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_6_n_0\,
      S(2) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_7_n_0\,
      S(1) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_8_n_0\,
      S(0) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_9_n_0\
    );
\D1525_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D1525_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D1525_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D1525_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D1525_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\i__carry_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(15),
      I1 => \^q\(7),
      O => S(7)
    );
\i__carry_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(31),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(15),
      O => \d1113_reg[7]\(7)
    );
\i__carry_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(15),
      I1 => nhood(15),
      O => \d1323_reg[7]\(7)
    );
\i__carry_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(14),
      I1 => \^q\(6),
      O => S(6)
    );
\i__carry_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(30),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(14),
      O => \d1113_reg[7]\(6)
    );
\i__carry_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(14),
      I1 => nhood(14),
      O => \d1323_reg[7]\(6)
    );
\i__carry_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(13),
      I1 => \^q\(5),
      O => S(5)
    );
\i__carry_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(29),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(13),
      O => \d1113_reg[7]\(5)
    );
\i__carry_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(13),
      I1 => nhood(13),
      O => \d1323_reg[7]\(5)
    );
\i__carry_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(12),
      I1 => \^q\(4),
      O => S(4)
    );
\i__carry_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(28),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(12),
      O => \d1113_reg[7]\(4)
    );
\i__carry_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(12),
      I1 => nhood(12),
      O => \d1323_reg[7]\(4)
    );
\i__carry_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(11),
      I1 => \^q\(3),
      O => S(3)
    );
\i__carry_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(27),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(11),
      O => \d1113_reg[7]\(3)
    );
\i__carry_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(11),
      I1 => nhood(11),
      O => \d1323_reg[7]\(3)
    );
\i__carry_i_6__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(10),
      I1 => \^q\(2),
      O => S(2)
    );
\i__carry_i_6__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(26),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(10),
      O => \d1113_reg[7]\(2)
    );
\i__carry_i_6__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(10),
      I1 => nhood(10),
      O => \d1323_reg[7]\(2)
    );
\i__carry_i_7__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(9),
      I1 => \^q\(1),
      O => S(1)
    );
\i__carry_i_7__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(25),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(9),
      O => \d1113_reg[7]\(1)
    );
\i__carry_i_7__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(9),
      I1 => nhood(9),
      O => \d1323_reg[7]\(1)
    );
\i__carry_i_8__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(8),
      I1 => \^q\(0),
      O => S(0)
    );
\i__carry_i_8__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(24),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(8),
      O => \d1113_reg[7]\(0)
    );
\i__carry_i_8__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(8),
      I1 => nhood(8),
      O => \d1323_reg[7]\(0)
    );
\i_b[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0AACCAAF0AA"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][39]_1\(8),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(16),
      I2 => \^needs_delay.shift_register_reg[1][39]_0\(0),
      I3 => \needs_delay.shift_register_reg[3][0]\,
      I4 => \needs_delay.shift_register_reg[3][3]\(1),
      I5 => \needs_delay.shift_register_reg[3][3]\(0),
      O => \i_b_reg[7]\(0)
    );
\i_b[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0AACCAAF0AA"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][39]_1\(9),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(17),
      I2 => \^needs_delay.shift_register_reg[1][39]_0\(1),
      I3 => \needs_delay.shift_register_reg[3][0]\,
      I4 => \needs_delay.shift_register_reg[3][3]\(1),
      I5 => \needs_delay.shift_register_reg[3][3]\(0),
      O => \i_b_reg[7]\(1)
    );
\i_b[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0AACCAAF0AA"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][39]_1\(10),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(18),
      I2 => \^needs_delay.shift_register_reg[1][39]_0\(2),
      I3 => \needs_delay.shift_register_reg[3][0]\,
      I4 => \needs_delay.shift_register_reg[3][3]\(1),
      I5 => \needs_delay.shift_register_reg[3][3]\(0),
      O => \i_b_reg[7]\(2)
    );
\i_b[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0AACCAAF0AA"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][39]_1\(11),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(19),
      I2 => \^needs_delay.shift_register_reg[1][39]_0\(3),
      I3 => \needs_delay.shift_register_reg[3][0]\,
      I4 => \needs_delay.shift_register_reg[3][3]\(1),
      I5 => \needs_delay.shift_register_reg[3][3]\(0),
      O => \i_b_reg[7]\(3)
    );
\i_b[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0AACCAAF0AA"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][39]_1\(12),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(20),
      I2 => \^needs_delay.shift_register_reg[1][39]_0\(4),
      I3 => \needs_delay.shift_register_reg[3][0]\,
      I4 => \needs_delay.shift_register_reg[3][3]\(1),
      I5 => \needs_delay.shift_register_reg[3][3]\(0),
      O => \i_b_reg[7]\(4)
    );
\i_b[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0AACCAAF0AA"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][39]_1\(13),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(21),
      I2 => \^needs_delay.shift_register_reg[1][39]_0\(5),
      I3 => \needs_delay.shift_register_reg[3][0]\,
      I4 => \needs_delay.shift_register_reg[3][3]\(1),
      I5 => \needs_delay.shift_register_reg[3][3]\(0),
      O => \i_b_reg[7]\(5)
    );
\i_b[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0AACCAAF0AA"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][39]_1\(14),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(22),
      I2 => \^needs_delay.shift_register_reg[1][39]_0\(6),
      I3 => \needs_delay.shift_register_reg[3][0]\,
      I4 => \needs_delay.shift_register_reg[3][3]\(1),
      I5 => \needs_delay.shift_register_reg[3][3]\(0),
      O => \i_b_reg[7]\(6)
    );
\i_b[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0AACCAAF0AA"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][39]_1\(15),
      I1 => \^needs_delay.shift_register_reg[1][39]_0\(23),
      I2 => \^needs_delay.shift_register_reg[1][39]_0\(7),
      I3 => \needs_delay.shift_register_reg[3][0]\,
      I4 => \needs_delay.shift_register_reg[3][3]\(1),
      I5 => \needs_delay.shift_register_reg[3][3]\(0),
      O => \i_b_reg[7]\(7)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(0),
      Q => \^q\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(8),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(9),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(9),
      R => '0'
    );
\needs_delay.shift_register_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(10),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(11),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(1),
      Q => \^q\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(12),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(13),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(14),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(15),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(24),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(16),
      R => '0'
    );
\needs_delay.shift_register_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(25),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(17),
      R => '0'
    );
\needs_delay.shift_register_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(26),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(18),
      R => '0'
    );
\needs_delay.shift_register_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(27),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(19),
      R => '0'
    );
\needs_delay.shift_register_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(28),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(20),
      R => '0'
    );
\needs_delay.shift_register_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(29),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(21),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(2),
      Q => \^q\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(30),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(22),
      R => '0'
    );
\needs_delay.shift_register_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(31),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(23),
      R => '0'
    );
\needs_delay.shift_register_reg[1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(16),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(24),
      R => '0'
    );
\needs_delay.shift_register_reg[1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(17),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(25),
      R => '0'
    );
\needs_delay.shift_register_reg[1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(18),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(26),
      R => '0'
    );
\needs_delay.shift_register_reg[1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(19),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(27),
      R => '0'
    );
\needs_delay.shift_register_reg[1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(20),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(28),
      R => '0'
    );
\needs_delay.shift_register_reg[1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(21),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(29),
      R => '0'
    );
\needs_delay.shift_register_reg[1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(22),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(30),
      R => '0'
    );
\needs_delay.shift_register_reg[1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(23),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(31),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(3),
      Q => \^q\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(4),
      Q => \^q\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(5),
      Q => \^q\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(6),
      Q => \^q\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(7),
      Q => \^q\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => \^needs_delay.shift_register_reg[1][39]_0\(1),
      R => '0'
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(31),
      I1 => nhood(23),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_2_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(30),
      I1 => nhood(22),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_3_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(29),
      I1 => nhood(21),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_4_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(28),
      I1 => nhood(20),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_5_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(27),
      I1 => nhood(19),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_6_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(26),
      I1 => nhood(18),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_7_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(25),
      I1 => nhood(17),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_8_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^needs_delay.shift_register_reg[1][39]_0\(24),
      I1 => nhood(16),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1121[7]_i_9_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => nhood(7),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_2_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => nhood(6),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_3_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => nhood(5),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_4_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => nhood(4),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_5_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => nhood(3),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_6_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => nhood(2),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_7_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => nhood(1),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_8_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => nhood(0),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D1525[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized2_13\ is
  port (
    \needs_delay.shift_register_reg[1][39]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][24]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[1][25]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[1][26]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[1][27]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[1][28]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[1][29]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[1][30]_0\ : out STD_LOGIC;
    \needs_delay.shift_register_reg[1][31]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][39]_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized2_13\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized2_13\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized2_13\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => \needs_delay.shift_register_reg[1][39]_0\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(2),
      Q => Q(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(3),
      Q => Q(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(4),
      Q => Q(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(5),
      Q => Q(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(6),
      Q => Q(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(7),
      Q => Q(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => \needs_delay.shift_register_reg[1][39]_0\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(8),
      Q => \needs_delay.shift_register_reg[1][24]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(9),
      Q => \needs_delay.shift_register_reg[1][25]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(10),
      Q => \needs_delay.shift_register_reg[1][26]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(11),
      Q => \needs_delay.shift_register_reg[1][27]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(12),
      Q => \needs_delay.shift_register_reg[1][28]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(13),
      Q => \needs_delay.shift_register_reg[1][29]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => \needs_delay.shift_register_reg[1][39]_0\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(14),
      Q => \needs_delay.shift_register_reg[1][30]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(15),
      Q => \needs_delay.shift_register_reg[1][31]_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(16),
      Q => \needs_delay.shift_register_reg[1][39]_0\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => \needs_delay.shift_register_reg[1][39]_0\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => \needs_delay.shift_register_reg[1][39]_0\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => \needs_delay.shift_register_reg[1][39]_0\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => \needs_delay.shift_register_reg[1][39]_0\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => \needs_delay.shift_register_reg[1][39]_0\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(0),
      Q => Q(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(1),
      Q => Q(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized2_14\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P2d_reg[7]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \D0103_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D0111_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D0515_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[2][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][39]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \needs_delay.shift_register_reg[1][24]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][25]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][26]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][27]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][28]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][29]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][30]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][31]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[2][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][1]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][2]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][3]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][4]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][6]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized2_14\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized2_14\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized2_14\ is
  signal \D0103_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D0103_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D0103_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D0103_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D0103_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D0103_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D0103_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \D0111_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D0111_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D0111_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D0111_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D0111_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D0111_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D0111_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \D0515_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D0515_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D0515_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D0515_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D0515_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D0515_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D0515_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p2d_reg[7]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_2_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_3_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_4_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_5_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_6_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_7_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_8_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_9_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_2_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_3_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_4_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_5_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_6_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_7_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_8_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_9_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_2_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_3_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_4_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_5_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_6_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_7_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_8_n_0\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_D0103_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D0103_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D0103_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_D0111_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D0111_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D0111_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_D0515_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D0515_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D0515_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  DI(7 downto 0) <= \^di\(7 downto 0);
  \P2d_reg[7]\(23 downto 0) <= \^p2d_reg[7]\(23 downto 0);
\D0103_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D0103_reg[7]_i_1_n_0\,
      CO(6) => \D0103_reg[7]_i_1_n_1\,
      CO(5) => \D0103_reg[7]_i_1_n_2\,
      CO(4) => \D0103_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D0103_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D0103_reg[7]_i_1_n_5\,
      CO(1) => \D0103_reg[7]_i_1_n_6\,
      CO(0) => \D0103_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^di\(7 downto 0),
      O(7 downto 0) => \D0103_reg[8]\(7 downto 0),
      S(7) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_2_n_0\,
      S(6) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_3_n_0\,
      S(5) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_4_n_0\,
      S(4) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_5_n_0\,
      S(3) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_6_n_0\,
      S(2) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_7_n_0\,
      S(1) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_8_n_0\,
      S(0) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_9_n_0\
    );
\D0103_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D0103_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D0103_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D0103_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D0103_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\D0111_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D0111_reg[7]_i_1_n_0\,
      CO(6) => \D0111_reg[7]_i_1_n_1\,
      CO(5) => \D0111_reg[7]_i_1_n_2\,
      CO(4) => \D0111_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D0111_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D0111_reg[7]_i_1_n_5\,
      CO(1) => \D0111_reg[7]_i_1_n_6\,
      CO(0) => \D0111_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^di\(7 downto 0),
      O(7 downto 0) => \D0111_reg[8]\(7 downto 0),
      S(7) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_2_n_0\,
      S(6) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_3_n_0\,
      S(5) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_4_n_0\,
      S(4) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_5_n_0\,
      S(3) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_6_n_0\,
      S(2) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_7_n_0\,
      S(1) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_8_n_0\,
      S(0) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_9_n_0\
    );
\D0111_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D0111_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D0111_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D0111_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D0111_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\D0515_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D0515_reg[7]_i_1_n_0\,
      CO(6) => \D0515_reg[7]_i_1_n_1\,
      CO(5) => \D0515_reg[7]_i_1_n_2\,
      CO(4) => \D0515_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D0515_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D0515_reg[7]_i_1_n_5\,
      CO(1) => \D0515_reg[7]_i_1_n_6\,
      CO(0) => \D0515_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^p2d_reg[7]\(7 downto 0),
      O(7 downto 0) => \D0515_reg[8]\(7 downto 0),
      S(7) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_2_n_0\,
      S(6) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_3_n_0\,
      S(5) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_4_n_0\,
      S(4) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_5_n_0\,
      S(3) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_6_n_0\,
      S(2) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_7_n_0\,
      S(1) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_8_n_0\,
      S(0) => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_9_n_0\
    );
\D0515_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D0515_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D0515_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D0515_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D0515_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(8),
      Q => \^p2d_reg[7]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => \^p2d_reg[7]\(10),
      R => '0'
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => \^p2d_reg[7]\(11),
      R => '0'
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => \^p2d_reg[7]\(12),
      R => '0'
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => \^p2d_reg[7]\(13),
      R => '0'
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => \^p2d_reg[7]\(14),
      R => '0'
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => \^p2d_reg[7]\(15),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(9),
      Q => \^p2d_reg[7]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][24]_0\,
      Q => \^p2d_reg[7]\(16),
      R => '0'
    );
\needs_delay.shift_register_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][25]_0\,
      Q => \^p2d_reg[7]\(17),
      R => '0'
    );
\needs_delay.shift_register_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][26]_0\,
      Q => \^p2d_reg[7]\(18),
      R => '0'
    );
\needs_delay.shift_register_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][27]_0\,
      Q => \^p2d_reg[7]\(19),
      R => '0'
    );
\needs_delay.shift_register_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][28]_0\,
      Q => \^p2d_reg[7]\(20),
      R => '0'
    );
\needs_delay.shift_register_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][29]_0\,
      Q => \^p2d_reg[7]\(21),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(10),
      Q => \^p2d_reg[7]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][30]_0\,
      Q => \^p2d_reg[7]\(22),
      R => '0'
    );
\needs_delay.shift_register_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][31]_0\,
      Q => \^p2d_reg[7]\(23),
      R => '0'
    );
\needs_delay.shift_register_reg[1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(0),
      Q => \^di\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(1),
      Q => \^di\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(2),
      Q => \^di\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(3),
      Q => \^di\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(4),
      Q => \^di\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(5),
      Q => \^di\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(6),
      Q => \^di\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(16),
      Q => \^di\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(11),
      Q => \^p2d_reg[7]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(12),
      Q => \^p2d_reg[7]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(13),
      Q => \^p2d_reg[7]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(14),
      Q => \^p2d_reg[7]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(15),
      Q => \^p2d_reg[7]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => \^p2d_reg[7]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => \^p2d_reg[7]\(9),
      R => '0'
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(7),
      I1 => \needs_delay.shift_register_reg[2][7]\,
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_2_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(6),
      I1 => \needs_delay.shift_register_reg[2][6]_0\,
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_3_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(5),
      I1 => \needs_delay.shift_register_reg[2][5]\,
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_4_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(4),
      I1 => \needs_delay.shift_register_reg[2][4]\,
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_5_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \needs_delay.shift_register_reg[2][3]\,
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_6_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(2),
      I1 => \needs_delay.shift_register_reg[2][2]\,
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_7_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \needs_delay.shift_register_reg[2][1]\,
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_8_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \needs_delay.shift_register_reg[2][0]\,
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0103[7]_i_9_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(7),
      I1 => \needs_delay.shift_register_reg[1][39]_0\(7),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_2_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(6),
      I1 => \needs_delay.shift_register_reg[1][39]_0\(6),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_3_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(5),
      I1 => \needs_delay.shift_register_reg[1][39]_0\(5),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_4_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(4),
      I1 => \needs_delay.shift_register_reg[1][39]_0\(4),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_5_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \needs_delay.shift_register_reg[1][39]_0\(3),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_6_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(2),
      I1 => \needs_delay.shift_register_reg[1][39]_0\(2),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_7_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \needs_delay.shift_register_reg[1][39]_0\(1),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_8_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \needs_delay.shift_register_reg[1][39]_0\(0),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0111[7]_i_9_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p2d_reg[7]\(7),
      I1 => Q(7),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_2_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p2d_reg[7]\(6),
      I1 => Q(6),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_3_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p2d_reg[7]\(5),
      I1 => Q(5),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_4_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p2d_reg[7]\(4),
      I1 => Q(4),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_5_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p2d_reg[7]\(3),
      I1 => Q(3),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_6_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p2d_reg[7]\(2),
      I1 => Q(2),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_7_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p2d_reg[7]\(1),
      I1 => Q(1),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_8_n_0\
    );
\robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p2d_reg[7]\(0),
      I1 => Q(0),
      O => \robust_chrominance.get_var_min_G/get_ave_var_SDs/D0515[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized3\ is
  port (
    valid_d : out STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[27]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized3\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized3\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized3\ is
  signal \needs_delay.shift_register_reg[26][0]_srl26_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[26][1]_srl26_n_0\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[26][0]_srl26_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_needs_delay.shift_register_reg[26][1]_srl26_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[26][0]_srl26\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_valid/needs_delay.shift_register_reg[26] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[26][0]_srl26\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_valid/needs_delay.shift_register_reg[26][0]_srl26 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[26][1]_srl26\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_valid/needs_delay.shift_register_reg[26] ";
  attribute srl_name of \needs_delay.shift_register_reg[26][1]_srl26\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/delay_match_valid/needs_delay.shift_register_reg[26][1]_srl26 ";
begin
\needs_delay.shift_register_reg[26][0]_srl26\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11001",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[26][0]_srl26_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[26][0]_srl26_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[26][1]_srl26\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11001",
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[26][1]_srl26_n_0\,
      Q31 => \NLW_needs_delay.shift_register_reg[26][1]_srl26_Q31_UNCONNECTED\
    );
\needs_delay.shift_register_reg[27][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[26][0]_srl26_n_0\,
      Q => \needs_delay.shift_register_reg[27]_1\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[27][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[26][1]_srl26_n_0\,
      Q => valid_d(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4\ is
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => Q(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => Q(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => Q(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => Q(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => Q(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => Q(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => Q(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => Q(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => Q(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_47\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \abs_1_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_13_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ave_4_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ave_1_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_47\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_47\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_47\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg[2]_6\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\i__carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2]_6\(9),
      I1 => \ave_4_reg[11]\(9),
      O => S(1)
    );
\i__carry__0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2]_6\(9),
      I1 => \ave_1_reg[11]\(9),
      O => \abs_1_reg[10]\(1)
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ave_1_reg[11]\(8),
      O => \abs_1_reg[10]\(0)
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ave_4_reg[11]\(8),
      O => S(0)
    );
\i__carry_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ave_1_reg[11]\(7),
      O => \abs_1_reg[7]\(7)
    );
\i__carry_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ave_4_reg[11]\(7),
      O => \abs_13_reg[7]\(7)
    );
\i__carry_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ave_1_reg[11]\(6),
      O => \abs_1_reg[7]\(6)
    );
\i__carry_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ave_4_reg[11]\(6),
      O => \abs_13_reg[7]\(6)
    );
\i__carry_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ave_1_reg[11]\(5),
      O => \abs_1_reg[7]\(5)
    );
\i__carry_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ave_4_reg[11]\(5),
      O => \abs_13_reg[7]\(5)
    );
\i__carry_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ave_1_reg[11]\(4),
      O => \abs_1_reg[7]\(4)
    );
\i__carry_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ave_4_reg[11]\(4),
      O => \abs_13_reg[7]\(4)
    );
\i__carry_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ave_1_reg[11]\(3),
      O => \abs_1_reg[7]\(3)
    );
\i__carry_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ave_4_reg[11]\(3),
      O => \abs_13_reg[7]\(3)
    );
\i__carry_i_6__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ave_1_reg[11]\(2),
      O => \abs_1_reg[7]\(2)
    );
\i__carry_i_6__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ave_4_reg[11]\(2),
      O => \abs_13_reg[7]\(2)
    );
\i__carry_i_7__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ave_1_reg[11]\(1),
      O => \abs_1_reg[7]\(1)
    );
\i__carry_i_7__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ave_4_reg[11]\(1),
      O => \abs_13_reg[7]\(1)
    );
\i__carry_i_8__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ave_1_reg[11]\(0),
      O => \abs_1_reg[7]\(0)
    );
\i__carry_i_8__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ave_4_reg[11]\(0),
      O => \abs_13_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K1_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^q\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^q\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^q\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^q\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^q\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^q\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^q\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^q\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^q\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg[2]_6\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_48\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_7_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_7_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_12_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \abs_12_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ave_2_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K10_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_48\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_48\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_48\ is
  signal \^abs_12_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_12_reg[10]\(8 downto 0) <= \^abs_12_reg[10]\(8 downto 0);
\i__carry__0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => \ave_2_reg[11]\(9),
      O => \abs_7_reg[10]\(1)
    );
\i__carry__0_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(8),
      I1 => \ave_2_reg[11]\(8),
      O => \abs_7_reg[10]\(0)
    );
\i__carry__0_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(7),
      I1 => \ave_2_reg[11]\(7),
      O => \abs_7_reg[7]\(7)
    );
\i__carry_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(7),
      I1 => Q(7),
      O => \abs_12_reg[7]\(7)
    );
\i__carry_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(6),
      I1 => \ave_2_reg[11]\(6),
      O => \abs_7_reg[7]\(6)
    );
\i__carry_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(6),
      I1 => Q(6),
      O => \abs_12_reg[7]\(6)
    );
\i__carry_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(5),
      I1 => \ave_2_reg[11]\(5),
      O => \abs_7_reg[7]\(5)
    );
\i__carry_i_3__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(5),
      I1 => Q(5),
      O => \abs_12_reg[7]\(5)
    );
\i__carry_i_4__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(4),
      I1 => \ave_2_reg[11]\(4),
      O => \abs_7_reg[7]\(4)
    );
\i__carry_i_4__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(4),
      I1 => Q(4),
      O => \abs_12_reg[7]\(4)
    );
\i__carry_i_5__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(3),
      I1 => \ave_2_reg[11]\(3),
      O => \abs_7_reg[7]\(3)
    );
\i__carry_i_5__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(3),
      I1 => Q(3),
      O => \abs_12_reg[7]\(3)
    );
\i__carry_i_6__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(2),
      I1 => \ave_2_reg[11]\(2),
      O => \abs_7_reg[7]\(2)
    );
\i__carry_i_6__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(2),
      I1 => Q(2),
      O => \abs_12_reg[7]\(2)
    );
\i__carry_i_7__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(1),
      I1 => \ave_2_reg[11]\(1),
      O => \abs_7_reg[7]\(1)
    );
\i__carry_i_7__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(1),
      I1 => Q(1),
      O => \abs_12_reg[7]\(1)
    );
\i__carry_i_8__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(0),
      I1 => \ave_2_reg[11]\(0),
      O => \abs_7_reg[7]\(0)
    );
\i__carry_i_8__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_12_reg[10]\(0),
      I1 => Q(0),
      O => \abs_12_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K10_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_12_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_12_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_12_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_12_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_12_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_12_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_12_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_12_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_12_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_49\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_16_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_16_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K11_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_49\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_49\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_49\ is
  signal \^abs_16_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_16_reg[10]\(8 downto 0) <= \^abs_16_reg[10]\(8 downto 0);
\i__carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(7),
      I1 => Q(7),
      O => \abs_16_reg[7]\(7)
    );
\i__carry_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(6),
      I1 => Q(6),
      O => \abs_16_reg[7]\(6)
    );
\i__carry_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(5),
      I1 => Q(5),
      O => \abs_16_reg[7]\(5)
    );
\i__carry_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(4),
      I1 => Q(4),
      O => \abs_16_reg[7]\(4)
    );
\i__carry_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(3),
      I1 => Q(3),
      O => \abs_16_reg[7]\(3)
    );
\i__carry_i_6__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(2),
      I1 => Q(2),
      O => \abs_16_reg[7]\(2)
    );
\i__carry_i_7__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(1),
      I1 => Q(1),
      O => \abs_16_reg[7]\(1)
    );
\i__carry_i_8__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_16_reg[10]\(0),
      I1 => Q(0),
      O => \abs_16_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K11_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_16_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_16_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_16_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_16_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_16_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_16_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_16_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_16_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_16_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_50\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_8_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_8_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K12_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_50\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_50\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_50\ is
  signal \^abs_8_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_8_reg[10]\(8 downto 0) <= \^abs_8_reg[10]\(8 downto 0);
\i__carry__0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(7),
      I1 => Q(7),
      O => \abs_8_reg[7]\(7)
    );
\i__carry_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(6),
      I1 => Q(6),
      O => \abs_8_reg[7]\(6)
    );
\i__carry_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(5),
      I1 => Q(5),
      O => \abs_8_reg[7]\(5)
    );
\i__carry_i_4__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(4),
      I1 => Q(4),
      O => \abs_8_reg[7]\(4)
    );
\i__carry_i_5__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(3),
      I1 => Q(3),
      O => \abs_8_reg[7]\(3)
    );
\i__carry_i_6__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(2),
      I1 => Q(2),
      O => \abs_8_reg[7]\(2)
    );
\i__carry_i_7__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(1),
      I1 => Q(1),
      O => \abs_8_reg[7]\(1)
    );
\i__carry_i_8__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_8_reg[10]\(0),
      I1 => Q(0),
      O => \abs_8_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K12_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_8_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_8_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_8_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_8_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_8_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_8_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_8_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_8_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_8_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_51\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_5_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_5_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_51\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_51\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_51\ is
  signal \^abs_5_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_5_reg[10]\(8 downto 0) <= \^abs_5_reg[10]\(8 downto 0);
\i__carry__0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(7),
      I1 => Q(7),
      O => \abs_5_reg[7]\(7)
    );
\i__carry_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(6),
      I1 => Q(6),
      O => \abs_5_reg[7]\(6)
    );
\i__carry_i_3__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(5),
      I1 => Q(5),
      O => \abs_5_reg[7]\(5)
    );
\i__carry_i_4__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(4),
      I1 => Q(4),
      O => \abs_5_reg[7]\(4)
    );
\i__carry_i_5__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(3),
      I1 => Q(3),
      O => \abs_5_reg[7]\(3)
    );
\i__carry_i_6__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(2),
      I1 => Q(2),
      O => \abs_5_reg[7]\(2)
    );
\i__carry_i_7__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(1),
      I1 => Q(1),
      O => \abs_5_reg[7]\(1)
    );
\i__carry_i_8__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_5_reg[10]\(0),
      I1 => Q(0),
      O => \abs_5_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K2_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_5_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_5_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_5_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_5_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_5_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_5_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_5_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_5_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_5_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_52\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_2_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_2_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K3_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_52\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_52\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_52\ is
  signal \^abs_2_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_2_reg[10]\(8 downto 0) <= \^abs_2_reg[10]\(8 downto 0);
\i__carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(7),
      I1 => Q(7),
      O => \abs_2_reg[7]\(7)
    );
\i__carry_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(6),
      I1 => Q(6),
      O => \abs_2_reg[7]\(6)
    );
\i__carry_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(5),
      I1 => Q(5),
      O => \abs_2_reg[7]\(5)
    );
\i__carry_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(4),
      I1 => Q(4),
      O => \abs_2_reg[7]\(4)
    );
\i__carry_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(3),
      I1 => Q(3),
      O => \abs_2_reg[7]\(3)
    );
\i__carry_i_6__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(2),
      I1 => Q(2),
      O => \abs_2_reg[7]\(2)
    );
\i__carry_i_7__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(1),
      I1 => Q(1),
      O => \abs_2_reg[7]\(1)
    );
\i__carry_i_8__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_2_reg[10]\(0),
      I1 => Q(0),
      O => \abs_2_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K3_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_2_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_2_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_2_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_2_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_2_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_2_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_2_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_2_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_2_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_53\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_6_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_6_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_9_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \abs_9_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ave_2_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K4_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_53\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_53\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_53\ is
  signal \^abs_9_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_9_reg[10]\(8 downto 0) <= \^abs_9_reg[10]\(8 downto 0);
\i__carry__0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => \ave_2_reg[11]\(9),
      O => \abs_6_reg[10]\(1)
    );
\i__carry__0_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(8),
      I1 => \ave_2_reg[11]\(8),
      O => \abs_6_reg[10]\(0)
    );
\i__carry__0_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(7),
      I1 => \ave_2_reg[11]\(7),
      O => \abs_6_reg[7]\(7)
    );
\i__carry_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(7),
      I1 => Q(7),
      O => \abs_9_reg[7]\(7)
    );
\i__carry_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(6),
      I1 => \ave_2_reg[11]\(6),
      O => \abs_6_reg[7]\(6)
    );
\i__carry_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(6),
      I1 => Q(6),
      O => \abs_9_reg[7]\(6)
    );
\i__carry_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(5),
      I1 => \ave_2_reg[11]\(5),
      O => \abs_6_reg[7]\(5)
    );
\i__carry_i_3__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(5),
      I1 => Q(5),
      O => \abs_9_reg[7]\(5)
    );
\i__carry_i_4__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(4),
      I1 => \ave_2_reg[11]\(4),
      O => \abs_6_reg[7]\(4)
    );
\i__carry_i_4__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(4),
      I1 => Q(4),
      O => \abs_9_reg[7]\(4)
    );
\i__carry_i_5__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(3),
      I1 => \ave_2_reg[11]\(3),
      O => \abs_6_reg[7]\(3)
    );
\i__carry_i_5__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(3),
      I1 => Q(3),
      O => \abs_9_reg[7]\(3)
    );
\i__carry_i_6__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(2),
      I1 => \ave_2_reg[11]\(2),
      O => \abs_6_reg[7]\(2)
    );
\i__carry_i_6__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(2),
      I1 => Q(2),
      O => \abs_9_reg[7]\(2)
    );
\i__carry_i_7__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(1),
      I1 => \ave_2_reg[11]\(1),
      O => \abs_6_reg[7]\(1)
    );
\i__carry_i_7__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(1),
      I1 => Q(1),
      O => \abs_9_reg[7]\(1)
    );
\i__carry_i_8__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(0),
      I1 => \ave_2_reg[11]\(0),
      O => \abs_6_reg[7]\(0)
    );
\i__carry_i_8__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_9_reg[10]\(0),
      I1 => Q(0),
      O => \abs_9_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K4_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_9_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_9_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_9_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_9_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_9_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_9_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_9_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_9_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_9_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_54\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_3_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K5_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_54\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_54\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_54\ is
  signal \^abs_3_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_3_reg[10]\(8 downto 0) <= \^abs_3_reg[10]\(8 downto 0);
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(7),
      I1 => Q(7),
      O => \abs_3_reg[7]\(7)
    );
\i__carry_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(6),
      I1 => Q(6),
      O => \abs_3_reg[7]\(6)
    );
\i__carry_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(5),
      I1 => Q(5),
      O => \abs_3_reg[7]\(5)
    );
\i__carry_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(4),
      I1 => Q(4),
      O => \abs_3_reg[7]\(4)
    );
\i__carry_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(3),
      I1 => Q(3),
      O => \abs_3_reg[7]\(3)
    );
\i__carry_i_6__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(2),
      I1 => Q(2),
      O => \abs_3_reg[7]\(2)
    );
\i__carry_i_7__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(1),
      I1 => Q(1),
      O => \abs_3_reg[7]\(1)
    );
\i__carry_i_8__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_3_reg[10]\(0),
      I1 => Q(0),
      O => \abs_3_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K5_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_3_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_3_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_3_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_3_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_3_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_3_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_3_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_3_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_3_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_55\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_10_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_10_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K6_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_55\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_55\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_55\ is
  signal \^abs_10_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_10_reg[10]\(8 downto 0) <= \^abs_10_reg[10]\(8 downto 0);
\i__carry__0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(7),
      I1 => Q(7),
      O => \abs_10_reg[7]\(7)
    );
\i__carry_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(6),
      I1 => Q(6),
      O => \abs_10_reg[7]\(6)
    );
\i__carry_i_3__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(5),
      I1 => Q(5),
      O => \abs_10_reg[7]\(5)
    );
\i__carry_i_4__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(4),
      I1 => Q(4),
      O => \abs_10_reg[7]\(4)
    );
\i__carry_i_5__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(3),
      I1 => Q(3),
      O => \abs_10_reg[7]\(3)
    );
\i__carry_i_6__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(2),
      I1 => Q(2),
      O => \abs_10_reg[7]\(2)
    );
\i__carry_i_7__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(1),
      I1 => Q(1),
      O => \abs_10_reg[7]\(1)
    );
\i__carry_i_8__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_10_reg[10]\(0),
      I1 => Q(0),
      O => \abs_10_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K6_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_10_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_10_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_10_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_10_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_10_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_10_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_10_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_10_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_10_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_56\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_4_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_4_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_14_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \abs_14_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ave_1_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K7_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_56\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_56\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_56\ is
  signal \^abs_14_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_14_reg[10]\(8 downto 0) <= \^abs_14_reg[10]\(8 downto 0);
\i__carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => \ave_1_reg[11]\(9),
      O => \abs_4_reg[10]\(1)
    );
\i__carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(8),
      I1 => \ave_1_reg[11]\(8),
      O => \abs_4_reg[10]\(0)
    );
\i__carry_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(7),
      I1 => \ave_1_reg[11]\(7),
      O => \abs_4_reg[7]\(7)
    );
\i__carry_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(7),
      I1 => Q(7),
      O => \abs_14_reg[7]\(7)
    );
\i__carry_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(6),
      I1 => \ave_1_reg[11]\(6),
      O => \abs_4_reg[7]\(6)
    );
\i__carry_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(6),
      I1 => Q(6),
      O => \abs_14_reg[7]\(6)
    );
\i__carry_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(5),
      I1 => \ave_1_reg[11]\(5),
      O => \abs_4_reg[7]\(5)
    );
\i__carry_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(5),
      I1 => Q(5),
      O => \abs_14_reg[7]\(5)
    );
\i__carry_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(4),
      I1 => \ave_1_reg[11]\(4),
      O => \abs_4_reg[7]\(4)
    );
\i__carry_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(4),
      I1 => Q(4),
      O => \abs_14_reg[7]\(4)
    );
\i__carry_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(3),
      I1 => \ave_1_reg[11]\(3),
      O => \abs_4_reg[7]\(3)
    );
\i__carry_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(3),
      I1 => Q(3),
      O => \abs_14_reg[7]\(3)
    );
\i__carry_i_6__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(2),
      I1 => \ave_1_reg[11]\(2),
      O => \abs_4_reg[7]\(2)
    );
\i__carry_i_6__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(2),
      I1 => Q(2),
      O => \abs_14_reg[7]\(2)
    );
\i__carry_i_7__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(1),
      I1 => \ave_1_reg[11]\(1),
      O => \abs_4_reg[7]\(1)
    );
\i__carry_i_7__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(1),
      I1 => Q(1),
      O => \abs_14_reg[7]\(1)
    );
\i__carry_i_8__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(0),
      I1 => \ave_1_reg[11]\(0),
      O => \abs_4_reg[7]\(0)
    );
\i__carry_i_8__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_14_reg[10]\(0),
      I1 => Q(0),
      O => \abs_14_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K7_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_14_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_14_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_14_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_14_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_14_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_14_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_14_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_14_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_14_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_57\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_11_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_11_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K8_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_57\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_57\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_57\ is
  signal \^abs_11_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_11_reg[10]\(8 downto 0) <= \^abs_11_reg[10]\(8 downto 0);
\i__carry__0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(7),
      I1 => Q(7),
      O => \abs_11_reg[7]\(7)
    );
\i__carry_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(6),
      I1 => Q(6),
      O => \abs_11_reg[7]\(6)
    );
\i__carry_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(5),
      I1 => Q(5),
      O => \abs_11_reg[7]\(5)
    );
\i__carry_i_4__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(4),
      I1 => Q(4),
      O => \abs_11_reg[7]\(4)
    );
\i__carry_i_5__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(3),
      I1 => Q(3),
      O => \abs_11_reg[7]\(3)
    );
\i__carry_i_6__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(2),
      I1 => Q(2),
      O => \abs_11_reg[7]\(2)
    );
\i__carry_i_7__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(1),
      I1 => Q(1),
      O => \abs_11_reg[7]\(1)
    );
\i__carry_i_8__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_11_reg[10]\(0),
      I1 => Q(0),
      O => \abs_11_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K8_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_11_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_11_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_11_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_11_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_11_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_11_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_11_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_11_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_11_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized4_58\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \abs_15_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \abs_15_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K9_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized4_58\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized4_58\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized4_58\ is
  signal \^abs_15_reg[10]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[2][9]\ : STD_LOGIC;
begin
  \abs_15_reg[10]\(8 downto 0) <= \^abs_15_reg[10]\(8 downto 0);
\i__carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[2][9]\,
      I1 => Q(9),
      O => S(1)
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(8),
      I1 => Q(8),
      O => S(0)
    );
\i__carry_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(7),
      I1 => Q(7),
      O => \abs_15_reg[7]\(7)
    );
\i__carry_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(6),
      I1 => Q(6),
      O => \abs_15_reg[7]\(6)
    );
\i__carry_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(5),
      I1 => Q(5),
      O => \abs_15_reg[7]\(5)
    );
\i__carry_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(4),
      I1 => Q(4),
      O => \abs_15_reg[7]\(4)
    );
\i__carry_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(3),
      I1 => Q(3),
      O => \abs_15_reg[7]\(3)
    );
\i__carry_i_6__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(2),
      I1 => Q(2),
      O => \abs_15_reg[7]\(2)
    );
\i__carry_i_7__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(1),
      I1 => Q(1),
      O => \abs_15_reg[7]\(1)
    );
\i__carry_i_8__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^abs_15_reg[10]\(0),
      I1 => Q(0),
      O => \abs_15_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(8),
      Q => \needs_delay.shift_register_reg_n_0_[1][8]\,
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \K9_reg[9]\(9),
      Q => \needs_delay.shift_register_reg_n_0_[1][9]\,
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^abs_15_reg[10]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^abs_15_reg[10]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^abs_15_reg[10]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^abs_15_reg[10]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^abs_15_reg[10]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^abs_15_reg[10]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^abs_15_reg[10]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^abs_15_reg[10]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][8]\,
      Q => \^abs_15_reg[10]\(8),
      R => '0'
    );
\needs_delay.shift_register_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][9]\,
      Q => \needs_delay.shift_register_reg_n_0_[2][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized5\ is
  port (
    \G13_reg[7]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized5\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized5\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized5\ is
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][8]_srl4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][7]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][8]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][8]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w1d/needs_delay.shift_register_reg[4][8]_srl4 ";
begin
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => a(8),
      Q => \needs_delay.shift_register_reg[4][8]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => \G13_reg[7]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => \G13_reg[7]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => \G13_reg[7]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => \G13_reg[7]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => \G13_reg[7]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => \G13_reg[7]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => \G13_reg[7]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => \G13_reg[7]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[5][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][8]_srl4_n_0\,
      Q => \G13_reg[7]\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized5_42\ is
  port (
    a : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized5_42\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized5_42\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized5_42\ is
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w2d/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => DOUTBDOUT(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => DOUTBDOUT(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => DOUTBDOUT(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => DOUTBDOUT(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => DOUTBDOUT(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => DOUTBDOUT(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => DOUTBDOUT(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => DOUTBDOUT(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => a(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => a(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => a(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => a(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => a(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => a(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => a(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => a(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized5_43\ is
  port (
    a : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \block_ram.data_o_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized5_43\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized5_43\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized5_43\ is
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w3d/needs_delay.shift_register_reg[4][7]_srl4 ";
begin
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => a(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => a(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => a(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => a(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => a(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => a(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => a(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => a(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized5_44\ is
  port (
    a : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \block_ram.data_o_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized5_44\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized5_44\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized5_44\ is
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][8]_srl4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][7]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][8]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][8]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/reg_w4d/needs_delay.shift_register_reg[4][8]_srl4 ";
begin
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => \block_ram.data_o_reg\(8),
      Q => \needs_delay.shift_register_reg[4][8]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => a(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => a(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => a(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => a(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => a(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => a(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => a(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => a(7),
      R => '0'
    );
\needs_delay.shift_register_reg[5][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][8]_srl4_n_0\,
      Q => a(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized5_59\ is
  port (
    \needs_delay.shift_register_reg[5]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \den2_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \den3_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[5][7]__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \needs_delay.shift_register_reg[5][7]__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \var3p_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized5_59\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized5_59\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized5_59\ is
  signal \den2_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \den2_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \den2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \den2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \den2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \den2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \den2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \den2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \den2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \den3_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \den3_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \den3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \den3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \den3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \den3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \den3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \den3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \den3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][8]_srl4_n_0\ : STD_LOGIC;
  signal \^needs_delay.shift_register_reg[5]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_den2_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_den2_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_den2_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_den2_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_den3_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_den3_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_den3_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_den3_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][7]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][8]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][8]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDH/needs_delay.shift_register_reg[4][8]_srl4 ";
begin
  \needs_delay.shift_register_reg[5]_0\(8 downto 0) <= \^needs_delay.shift_register_reg[5]_0\(8 downto 0);
\den2_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \den2_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_den2_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \den2_reg[10]_i_1_n_6\,
      CO(0) => \den2_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^needs_delay.shift_register_reg[5]_0\(8),
      O(7 downto 3) => \NLW_den2_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \den2_reg[10]\(9 downto 7),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\den2_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \den2_reg[7]_i_1_n_0\,
      CO(6) => \den2_reg[7]_i_1_n_1\,
      CO(5) => \den2_reg[7]_i_1_n_2\,
      CO(4) => \den2_reg[7]_i_1_n_3\,
      CO(3) => \NLW_den2_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \den2_reg[7]_i_1_n_5\,
      CO(1) => \den2_reg[7]_i_1_n_6\,
      CO(0) => \den2_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^needs_delay.shift_register_reg[5]_0\(7 downto 0),
      O(7 downto 1) => \den2_reg[10]\(6 downto 0),
      O(0) => \NLW_den2_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0_0\(7 downto 0)
    );
\den3_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \den3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_den3_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \den3_reg[10]_i_1_n_6\,
      CO(0) => \den3_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^needs_delay.shift_register_reg[5]_0\(8),
      O(7 downto 3) => \NLW_den3_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \den3_reg[10]\(9 downto 7),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \var3p_reg[11]\(2 downto 0)
    );
\den3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \den3_reg[7]_i_1_n_0\,
      CO(6) => \den3_reg[7]_i_1_n_1\,
      CO(5) => \den3_reg[7]_i_1_n_2\,
      CO(4) => \den3_reg[7]_i_1_n_3\,
      CO(3) => \NLW_den3_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \den3_reg[7]_i_1_n_5\,
      CO(1) => \den3_reg[7]_i_1_n_6\,
      CO(0) => \den3_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^needs_delay.shift_register_reg[5]_0\(7 downto 0),
      O(7 downto 1) => \den3_reg[10]\(6 downto 0),
      O(0) => \NLW_den3_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0_1\(7 downto 0)
    );
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(8),
      Q => \needs_delay.shift_register_reg[4][8]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[5][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][8]_srl4_n_0\,
      Q => \^needs_delay.shift_register_reg[5]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized5_60\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \den4_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \den4_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[5][7]__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \needs_delay.shift_register_reg[5][7]__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \var4p_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized5_60\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized5_60\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized5_60\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \den1_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \den1_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \den1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \den1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \den1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \den1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \den1_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \den1_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \den1_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \den4_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \den4_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \^den4_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \den4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \den4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \den4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \den4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \den4_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \den4_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \den4_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][0]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][5]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][6]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][7]_srl4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][8]_srl4_n_0\ : STD_LOGIC;
  signal \NLW_den1_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_den1_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_den1_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_den1_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_den4_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_den4_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_den4_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_den4_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[4][0]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][0]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][1]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][1]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][2]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][2]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][3]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][3]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][4]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][4]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][5]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][5]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][6]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][6]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][7]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][7]_srl4 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[4][8]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4] ";
  attribute srl_name of \needs_delay.shift_register_reg[4][8]_srl4\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/get_ave_var_SDs/reg_SDV/needs_delay.shift_register_reg[4][8]_srl4 ";
begin
  DI(0) <= \^di\(0);
  \den4_reg[7]\(7 downto 0) <= \^den4_reg[7]\(7 downto 0);
\den1_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \den1_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_den1_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \den1_reg[10]_i_1_n_6\,
      CO(0) => \den1_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^di\(0),
      O(7 downto 3) => \NLW_den1_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(9 downto 7),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\den1_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \den1_reg[7]_i_1_n_0\,
      CO(6) => \den1_reg[7]_i_1_n_1\,
      CO(5) => \den1_reg[7]_i_1_n_2\,
      CO(4) => \den1_reg[7]_i_1_n_3\,
      CO(3) => \NLW_den1_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \den1_reg[7]_i_1_n_5\,
      CO(1) => \den1_reg[7]_i_1_n_6\,
      CO(0) => \den1_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^den4_reg[7]\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_den1_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0_0\(7 downto 0)
    );
\den4_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \den4_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_den4_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \den4_reg[10]_i_1_n_6\,
      CO(0) => \den4_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^di\(0),
      O(7 downto 3) => \NLW_den4_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \den4_reg[10]\(9 downto 7),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \var4p_reg[11]\(2 downto 0)
    );
\den4_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \den4_reg[7]_i_1_n_0\,
      CO(6) => \den4_reg[7]_i_1_n_1\,
      CO(5) => \den4_reg[7]_i_1_n_2\,
      CO(4) => \den4_reg[7]_i_1_n_3\,
      CO(3) => \NLW_den4_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \den4_reg[7]_i_1_n_5\,
      CO(1) => \den4_reg[7]_i_1_n_6\,
      CO(0) => \den4_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^den4_reg[7]\(7 downto 0),
      O(7 downto 1) => \den4_reg[10]\(6 downto 0),
      O(0) => \NLW_den4_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0_1\(7 downto 0)
    );
\needs_delay.shift_register_reg[4][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(0),
      Q => \needs_delay.shift_register_reg[4][0]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(1),
      Q => \needs_delay.shift_register_reg[4][1]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(2),
      Q => \needs_delay.shift_register_reg[4][2]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(3),
      Q => \needs_delay.shift_register_reg[4][3]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(4),
      Q => \needs_delay.shift_register_reg[4][4]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(5),
      Q => \needs_delay.shift_register_reg[4][5]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(6),
      Q => \needs_delay.shift_register_reg[4][6]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(7),
      Q => \needs_delay.shift_register_reg[4][7]_srl4_n_0\
    );
\needs_delay.shift_register_reg[4][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => Q(8),
      Q => \needs_delay.shift_register_reg[4][8]_srl4_n_0\
    );
\needs_delay.shift_register_reg[5][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][0]_srl4_n_0\,
      Q => \^den4_reg[7]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[5][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][1]_srl4_n_0\,
      Q => \^den4_reg[7]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[5][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][2]_srl4_n_0\,
      Q => \^den4_reg[7]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[5][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][3]_srl4_n_0\,
      Q => \^den4_reg[7]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[5][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][4]_srl4_n_0\,
      Q => \^den4_reg[7]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[5][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][5]_srl4_n_0\,
      Q => \^den4_reg[7]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[5][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][6]_srl4_n_0\,
      Q => \^den4_reg[7]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[5][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][7]_srl4_n_0\,
      Q => \^den4_reg[7]\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[5][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[4][8]_srl4_n_0\,
      Q => \^di\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized7\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized7\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized7\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized8\ is
  port (
    b : out STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized8\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized8\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized8\ is
  signal \needs_delay.shift_register_reg[2][0]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][1]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][2]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][3]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][5]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][6]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][7]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][8]_srl2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2][9]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[2][0]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][0]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][1]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][1]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][2]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][2]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][3]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][3]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][4]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][4]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][5]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][5]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][6]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][6]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][7]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][7]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][8]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][8]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][8]_srl2 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[2][9]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2] ";
  attribute srl_name of \needs_delay.shift_register_reg[2][9]_srl2\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/reg_nw4/needs_delay.shift_register_reg[2][9]_srl2 ";
begin
\needs_delay.shift_register_reg[2][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(0),
      Q => \needs_delay.shift_register_reg[2][0]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(1),
      Q => \needs_delay.shift_register_reg[2][1]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(2),
      Q => \needs_delay.shift_register_reg[2][2]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(3),
      Q => \needs_delay.shift_register_reg[2][3]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(4),
      Q => \needs_delay.shift_register_reg[2][4]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(5),
      Q => \needs_delay.shift_register_reg[2][5]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(6),
      Q => \needs_delay.shift_register_reg[2][6]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(7),
      Q => \needs_delay.shift_register_reg[2][7]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(8),
      Q => \needs_delay.shift_register_reg[2][8]_srl2_n_0\
    );
\needs_delay.shift_register_reg[2][9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => core_en_i_reg(9),
      Q => \needs_delay.shift_register_reg[2][9]_srl2_n_0\
    );
\needs_delay.shift_register_reg[3][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][0]_srl2_n_0\,
      Q => b(0),
      R => '0'
    );
\needs_delay.shift_register_reg[3][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][1]_srl2_n_0\,
      Q => b(1),
      R => '0'
    );
\needs_delay.shift_register_reg[3][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][2]_srl2_n_0\,
      Q => b(2),
      R => '0'
    );
\needs_delay.shift_register_reg[3][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][3]_srl2_n_0\,
      Q => b(3),
      R => '0'
    );
\needs_delay.shift_register_reg[3][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][4]_srl2_n_0\,
      Q => b(4),
      R => '0'
    );
\needs_delay.shift_register_reg[3][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][5]_srl2_n_0\,
      Q => b(5),
      R => '0'
    );
\needs_delay.shift_register_reg[3][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]_srl2_n_0\,
      Q => b(6),
      R => '0'
    );
\needs_delay.shift_register_reg[3][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_srl2_n_0\,
      Q => b(7),
      R => '0'
    );
\needs_delay.shift_register_reg[3][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][8]_srl2_n_0\,
      Q => b(8),
      R => '0'
    );
\needs_delay.shift_register_reg[3][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][9]_srl2_n_0\,
      Q => b(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_DELAY__parameterized9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \D0305_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d0313_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \D0305_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D0313_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    nhood : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_DELAY__parameterized9\ : entity is "DELAY";
end \design_1_v_cfa_0_0_DELAY__parameterized9\;

architecture STRUCTURE of \design_1_v_cfa_0_0_DELAY__parameterized9\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^d0305_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \D0305_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D0305_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D0305_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D0305_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D0305_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D0305_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D0305_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \D0313_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \D0313_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \D0313_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \D0313_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \D0313_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \D0313_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \D0313_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_D0305_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D0305_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D0305_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_D0313_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_D0313_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_D0313_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  \D0305_reg[7]\(7 downto 0) <= \^d0305_reg[7]\(7 downto 0);
\D0305_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D0305_reg[7]_i_1_n_0\,
      CO(6) => \D0305_reg[7]_i_1_n_1\,
      CO(5) => \D0305_reg[7]_i_1_n_2\,
      CO(4) => \D0305_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D0305_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D0305_reg[7]_i_1_n_5\,
      CO(1) => \D0305_reg[7]_i_1_n_6\,
      CO(0) => \D0305_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^d0305_reg[7]\(7 downto 0),
      O(7 downto 0) => \D0305_reg[8]\(7 downto 0),
      S(7 downto 0) => \needs_delay.shift_register_reg[2][7]_0\(7 downto 0)
    );
\D0305_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D0305_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D0305_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D0305_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D0305_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\D0313_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \D0313_reg[7]_i_1_n_0\,
      CO(6) => \D0313_reg[7]_i_1_n_1\,
      CO(5) => \D0313_reg[7]_i_1_n_2\,
      CO(4) => \D0313_reg[7]_i_1_n_3\,
      CO(3) => \NLW_D0313_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \D0313_reg[7]_i_1_n_5\,
      CO(1) => \D0313_reg[7]_i_1_n_6\,
      CO(0) => \D0313_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^d0305_reg[7]\(7 downto 0),
      O(7 downto 0) => \D0313_reg[8]\(7 downto 0),
      S(7 downto 0) => \needs_delay.shift_register_reg[1][23]\(7 downto 0)
    );
\D0313_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \D0313_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_D0313_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \D0313_reg[8]\(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_D0313_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\i__carry_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d0305_reg[7]\(7),
      I1 => nhood(7),
      O => \d0313_reg[7]\(7)
    );
\i__carry_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d0305_reg[7]\(6),
      I1 => nhood(6),
      O => \d0313_reg[7]\(6)
    );
\i__carry_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d0305_reg[7]\(5),
      I1 => nhood(5),
      O => \d0313_reg[7]\(5)
    );
\i__carry_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d0305_reg[7]\(4),
      I1 => nhood(4),
      O => \d0313_reg[7]\(4)
    );
\i__carry_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d0305_reg[7]\(3),
      I1 => nhood(3),
      O => \d0313_reg[7]\(3)
    );
\i__carry_i_6__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d0305_reg[7]\(2),
      I1 => nhood(2),
      O => \d0313_reg[7]\(2)
    );
\i__carry_i_7__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d0305_reg[7]\(1),
      I1 => nhood(1),
      O => \d0313_reg[7]\(1)
    );
\i__carry_i_8__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d0305_reg[7]\(0),
      I1 => nhood(0),
      O => \d0313_reg[7]\(0)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(0),
      Q => \^d\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(1),
      Q => \^d\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(2),
      Q => \^d\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(3),
      Q => \^d\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(4),
      Q => \^d\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(5),
      Q => \^d\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(6),
      Q => \^d\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(7),
      Q => \^d\(7),
      R => '0'
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(0),
      Q => \^d0305_reg[7]\(0),
      R => '0'
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(1),
      Q => \^d0305_reg[7]\(1),
      R => '0'
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(2),
      Q => \^d0305_reg[7]\(2),
      R => '0'
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(3),
      Q => \^d0305_reg[7]\(3),
      R => '0'
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(4),
      Q => \^d0305_reg[7]\(4),
      R => '0'
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(5),
      Q => \^d0305_reg[7]\(5),
      R => '0'
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(6),
      Q => \^d0305_reg[7]\(6),
      R => '0'
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(7),
      Q => \^d0305_reg[7]\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_axi4s_control is
  port (
    in_fifo_reset : out STD_LOGIC;
    master_en : out STD_LOGIC;
    intc_if : out STD_LOGIC_VECTOR ( 8 downto 0 );
    fifo_wr_i : out STD_LOGIC;
    da : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enable_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : out STD_LOGIC;
    sync_active_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rb_orig_a_d2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col_cnt_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wen : out STD_LOGIC;
    in_fifo_reset_reg_0 : out STD_LOGIC;
    \col_cnt_reg[12]_1\ : out STD_LOGIC;
    fifo_rd_i_reg_0 : out STD_LOGIC;
    active_video : out STD_LOGIC;
    \addr_rd_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \G13_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \row_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \var_min_cols_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \row_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    g_select_ce : out STD_LOGIC;
    rb_select_ce : out STD_LOGIC;
    \video_data_out_p_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC;
    active_input_reg : out STD_LOGIC;
    sclr : in STD_LOGIC;
    aclk : in STD_LOGIC;
    col_cnt : in STD_LOGIC;
    \write_ptr_int_reg[2]\ : in STD_LOGIC;
    active_delay_i : in STD_LOGIC;
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetn_out : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    row_g_int0 : in STD_LOGIC;
    t_qb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_active_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_reg[0]\ : in STD_LOGIC;
    aclken_0 : in STD_LOGIC;
    \write_ptr_int_reg[2]_0\ : in STD_LOGIC;
    core_d_out : in STD_LOGIC;
    full_int_reg : in STD_LOGIC;
    vid_empty : in STD_LOGIC;
    \word_count_reg[2]\ : in STD_LOGIC;
    \GenerateDoutWriteFirstB.t_qb_reg[8]\ : in STD_LOGIC;
    active_input_reg_0 : in STD_LOGIC;
    valid_d : in STD_LOGIC_VECTOR ( 0 to 0 );
    eqOp : in STD_LOGIC;
    sync_active_to_G : in STD_LOGIC;
    eqOp_0 : in STD_LOGIC;
    active_outmux : in STD_LOGIC;
    ce_rb_pix_mat : in STD_LOGIC;
    green_g_pix_mat : in STD_LOGIC;
    active_video_prev : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_axi4s_control : entity is "axi4s_control";
end design_1_v_cfa_0_0_axi4s_control;

architecture STRUCTURE of design_1_v_cfa_0_0_axi4s_control is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal active_cols_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \active_cols_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \active_cols_1_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \active_cols_1_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \active_cols_1_reg[12]_i_1_n_14\ : STD_LOGIC;
  signal \active_cols_1_reg[12]_i_1_n_15\ : STD_LOGIC;
  signal \active_cols_1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \active_cols_1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \active_cols_1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \active_cols_1_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal active_cols_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \active_cols_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_14\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_15\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \active_cols_2_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \active_cols_2_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal active_input_i_18_n_0 : STD_LOGIC;
  signal active_video_i : STD_LOGIC;
  signal active_video_i0 : STD_LOGIC;
  signal active_video_prev_i_2_n_0 : STD_LOGIC;
  signal \col_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_10_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_13_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_15_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_16_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_17_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_18_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_19_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_20_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \col_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \col_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \col_cnt_reg[12]_i_9_n_5\ : STD_LOGIC;
  signal \col_cnt_reg[12]_i_9_n_6\ : STD_LOGIC;
  signal \col_cnt_reg[12]_i_9_n_7\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \col_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal core_en_i : STD_LOGIC;
  signal eof_i_i_1_n_0 : STD_LOGIC;
  signal eof_i_i_2_n_0 : STD_LOGIC;
  signal eof_i_i_3_n_0 : STD_LOGIC;
  signal eof_i_i_4_n_0 : STD_LOGIC;
  signal eof_i_i_5_n_0 : STD_LOGIC;
  signal eof_i_i_6_n_0 : STD_LOGIC;
  signal eof_i_i_7_n_0 : STD_LOGIC;
  signal eof_i_i_8_n_0 : STD_LOGIC;
  signal eol_early_i0 : STD_LOGIC;
  signal eol_early_i_i_1_n_0 : STD_LOGIC;
  signal eol_expected : STD_LOGIC;
  signal eol_expected0 : STD_LOGIC;
  signal eol_expected_d : STD_LOGIC;
  signal eol_expected_d_i_1_n_0 : STD_LOGIC;
  signal eol_expected_i_2_n_0 : STD_LOGIC;
  signal eol_expected_i_3_n_0 : STD_LOGIC;
  signal eol_expected_i_4_n_0 : STD_LOGIC;
  signal eol_expected_i_5_n_0 : STD_LOGIC;
  signal eol_expected_i_6_n_0 : STD_LOGIC;
  signal eol_expected_i_7_n_0 : STD_LOGIC;
  signal eol_expected_i_8_n_0 : STD_LOGIC;
  signal eol_late_i3_out : STD_LOGIC;
  signal eol_late_i_i_3_n_0 : STD_LOGIC;
  signal eqOp1_out : STD_LOGIC;
  signal fifo_rd_d : STD_LOGIC;
  signal fifo_rd_d_i_1_n_0 : STD_LOGIC;
  signal fifo_rd_i : STD_LOGIC;
  signal fifo_rd_i0 : STD_LOGIC;
  signal \^fifo_wr_i\ : STD_LOGIC;
  signal fifo_wr_i0 : STD_LOGIC;
  signal fifo_wr_i_i_10_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_11_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_12_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_13_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_3_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_4_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_5_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_6_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_7_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_8_n_0 : STD_LOGIC;
  signal fifo_wr_i_i_9_n_0 : STD_LOGIC;
  signal fifo_wr_i_reg_i_2_n_2 : STD_LOGIC;
  signal fifo_wr_i_reg_i_2_n_3 : STD_LOGIC;
  signal fifo_wr_i_reg_i_2_n_5 : STD_LOGIC;
  signal fifo_wr_i_reg_i_2_n_6 : STD_LOGIC;
  signal fifo_wr_i_reg_i_2_n_7 : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal geqOp_carry_i_10_n_0 : STD_LOGIC;
  signal geqOp_carry_i_11_n_0 : STD_LOGIC;
  signal geqOp_carry_i_12_n_0 : STD_LOGIC;
  signal geqOp_carry_i_13_n_0 : STD_LOGIC;
  signal geqOp_carry_i_14_n_0 : STD_LOGIC;
  signal geqOp_carry_i_1_n_0 : STD_LOGIC;
  signal geqOp_carry_i_2_n_0 : STD_LOGIC;
  signal geqOp_carry_i_3_n_0 : STD_LOGIC;
  signal geqOp_carry_i_4_n_0 : STD_LOGIC;
  signal geqOp_carry_i_5_n_0 : STD_LOGIC;
  signal geqOp_carry_i_6_n_0 : STD_LOGIC;
  signal geqOp_carry_i_7_n_0 : STD_LOGIC;
  signal geqOp_carry_i_8_n_0 : STD_LOGIC;
  signal geqOp_carry_i_9_n_0 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal geqOp_carry_n_5 : STD_LOGIC;
  signal geqOp_carry_n_6 : STD_LOGIC;
  signal geqOp_carry_n_7 : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp19_in : STD_LOGIC;
  signal gtOp20_in : STD_LOGIC;
  signal gtOp22_in : STD_LOGIC;
  signal gtOp23_in : STD_LOGIC;
  signal gtOp_carry_i_10_n_0 : STD_LOGIC;
  signal gtOp_carry_i_11_n_0 : STD_LOGIC;
  signal gtOp_carry_i_12_n_0 : STD_LOGIC;
  signal gtOp_carry_i_13_n_0 : STD_LOGIC;
  signal gtOp_carry_i_14_n_0 : STD_LOGIC;
  signal gtOp_carry_i_1_n_0 : STD_LOGIC;
  signal gtOp_carry_i_2_n_0 : STD_LOGIC;
  signal gtOp_carry_i_3_n_0 : STD_LOGIC;
  signal gtOp_carry_i_4_n_0 : STD_LOGIC;
  signal gtOp_carry_i_5_n_0 : STD_LOGIC;
  signal gtOp_carry_i_6_n_0 : STD_LOGIC;
  signal gtOp_carry_i_7_n_0 : STD_LOGIC;
  signal gtOp_carry_i_8_n_0 : STD_LOGIC;
  signal gtOp_carry_i_9_n_0 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal gtOp_carry_n_5 : STD_LOGIC;
  signal gtOp_carry_n_6 : STD_LOGIC;
  signal gtOp_carry_n_7 : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \gtOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \gtOp_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \i__carry_i_10__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__9_n_0\ : STD_LOGIC;
  signal \^in_fifo_reset\ : STD_LOGIC;
  signal in_fifo_reset0 : STD_LOGIC;
  signal in_fifo_reset_i_3_n_0 : STD_LOGIC;
  signal \^in_fifo_reset_reg_0\ : STD_LOGIC;
  signal \^intc_if\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal leqOp16_in : STD_LOGIC;
  signal leqOp17_in : STD_LOGIC;
  signal leqOp24_in : STD_LOGIC;
  signal leqOp_carry_i_10_n_0 : STD_LOGIC;
  signal leqOp_carry_i_11_n_0 : STD_LOGIC;
  signal leqOp_carry_i_12_n_0 : STD_LOGIC;
  signal leqOp_carry_i_13_n_0 : STD_LOGIC;
  signal leqOp_carry_i_14_n_0 : STD_LOGIC;
  signal leqOp_carry_i_1_n_0 : STD_LOGIC;
  signal leqOp_carry_i_2_n_0 : STD_LOGIC;
  signal leqOp_carry_i_3_n_0 : STD_LOGIC;
  signal leqOp_carry_i_4_n_0 : STD_LOGIC;
  signal leqOp_carry_i_5_n_0 : STD_LOGIC;
  signal leqOp_carry_i_6_n_0 : STD_LOGIC;
  signal leqOp_carry_i_7_n_0 : STD_LOGIC;
  signal leqOp_carry_i_8_n_0 : STD_LOGIC;
  signal leqOp_carry_i_9_n_0 : STD_LOGIC;
  signal leqOp_carry_n_2 : STD_LOGIC;
  signal leqOp_carry_n_3 : STD_LOGIC;
  signal leqOp_carry_n_5 : STD_LOGIC;
  signal leqOp_carry_n_6 : STD_LOGIC;
  signal leqOp_carry_n_7 : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \leqOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \leqOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \leqOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \leqOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \leqOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \leqOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \leqOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal line_cnt_tc_i_2_n_0 : STD_LOGIC;
  signal line_cnt_tc_i_4_n_0 : STD_LOGIC;
  signal line_cnt_tc_i_5_n_0 : STD_LOGIC;
  signal \ltOp_carry_i_10__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_12__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_i_13_n_0 : STD_LOGIC;
  signal ltOp_carry_i_14_n_0 : STD_LOGIC;
  signal ltOp_carry_i_1_n_0 : STD_LOGIC;
  signal \ltOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_9__1_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal ltOp_carry_n_5 : STD_LOGIC;
  signal ltOp_carry_n_6 : STD_LOGIC;
  signal ltOp_carry_n_7 : STD_LOGIC;
  signal \^master_en\ : STD_LOGIC;
  signal out_fifo_eol_i_2_n_0 : STD_LOGIC;
  signal out_fifo_eol_i_3_n_0 : STD_LOGIC;
  signal out_fifo_eol_i_4_n_0 : STD_LOGIC;
  signal out_fifo_eol_i_5_n_0 : STD_LOGIC;
  signal out_fifo_eol_i_6_n_0 : STD_LOGIC;
  signal out_fifo_eol_i_7_n_0 : STD_LOGIC;
  signal out_fifo_sof0 : STD_LOGIC;
  signal out_fifo_sof_i_2_n_0 : STD_LOGIC;
  signal pixel_cnt_tc_i_1_n_0 : STD_LOGIC;
  signal pixel_cnt_tc_i_2_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal row_cnt : STD_LOGIC;
  signal \row_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \row_cnt_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sof_early_i_i_1_n_0 : STD_LOGIC;
  signal sof_expected : STD_LOGIC;
  signal sof_expected0 : STD_LOGIC;
  signal sof_expected_i_2_n_0 : STD_LOGIC;
  signal sof_expected_i_3_n_0 : STD_LOGIC;
  signal sof_expected_i_4_n_0 : STD_LOGIC;
  signal sof_expected_i_5_n_0 : STD_LOGIC;
  signal sof_expected_i_6_n_0 : STD_LOGIC;
  signal sof_expected_i_7_n_0 : STD_LOGIC;
  signal sof_late_i2_out : STD_LOGIC;
  signal total_cols : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \total_cols[8]_i_2_n_0\ : STD_LOGIC;
  signal \total_cols_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \total_cols_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \total_cols_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \total_cols_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal total_rows : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \total_rows[8]_i_2_n_0\ : STD_LOGIC;
  signal \total_rows_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \total_rows_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \total_rows_reg[12]_i_1_n_14\ : STD_LOGIC;
  signal \total_rows_reg[12]_i_1_n_15\ : STD_LOGIC;
  signal \total_rows_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \total_rows_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \total_rows_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \total_rows_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_active_cols_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_active_cols_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_active_cols_1_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_active_cols_1_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_active_cols_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_active_cols_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_active_cols_2_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_col_cnt_reg[12]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_col_cnt_reg[12]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_fifo_wr_i_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_geqOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gtOp_inferred__3/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_leqOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_leqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_leqOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_leqOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_leqOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_leqOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_leqOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_total_cols_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_total_cols_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_total_rows_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_total_rows_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_total_rows_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \G13[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SDVp[9]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of active_input_i_18 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of active_video_prev_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \addr_rd[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \col_cnt[10]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \col_cnt[12]_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \col_cnt[3]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \col_cnt[4]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \col_cnt[5]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \col_cnt[7]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \col_cnt[8]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \col_cnt[9]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \col_g_int[9]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of eof_i_i_4 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of eof_i_i_6 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of eol_expected_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of eol_expected_i_3 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of eol_expected_i_7 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of eol_expected_i_8 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of eol_late_i_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of in_fifo_reset_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][3]_srl3_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[4][7]_srl4_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of out_fifo_eol_i_4 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of out_fifo_sof_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \q[7]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q[7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rb_orig_a_d2[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \row[12]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of sof_expected_i_3 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sof_expected_i_6 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of sof_expected_i_7 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of sof_late_i_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of sync_active_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \valid_dm[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \var_min_cols[9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \video_data_out_p[23]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of we_inferred_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \we_inferred_i_1__0\ : label is "soft_lutpair16";
begin
  CO(0) <= \^co\(0);
  fifo_wr_i <= \^fifo_wr_i\;
  in_fifo_reset <= \^in_fifo_reset\;
  in_fifo_reset_reg_0 <= \^in_fifo_reset_reg_0\;
  intc_if(8 downto 0) <= \^intc_if\(8 downto 0);
  master_en <= \^master_en\;
\G13[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => valid_d(0),
      O => \G13_reg[7]\(0)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \genr_control_regs[0]\(0),
      I1 => aclken,
      I2 => \^intc_if\(6),
      I3 => core_d_out,
      I4 => full_int_reg,
      I5 => \^fifo_wr_i\,
      O => wen
    );
\SDVp[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => resetn_out,
      I1 => \^intc_if\(0),
      O => \enable_reg[0]\(0)
    );
\active_cols_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \time_control_regs[0]\(1),
      I1 => \time_control_regs[0]\(0),
      O => \active_cols_1[1]_i_1_n_0\
    );
\active_cols_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => active_cols_1(0),
      R => '0'
    );
\active_cols_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[12]_i_1_n_14\,
      Q => active_cols_1(10),
      R => '0'
    );
\active_cols_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[12]_i_1_n_13\,
      Q => active_cols_1(11),
      R => '0'
    );
\active_cols_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[12]_i_1_n_12\,
      Q => active_cols_1(12),
      R => '0'
    );
\active_cols_1_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \active_cols_1_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_active_cols_1_reg[12]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \active_cols_1_reg[12]_i_1_n_5\,
      CO(1) => \active_cols_1_reg[12]_i_1_n_6\,
      CO(0) => \active_cols_1_reg[12]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_active_cols_1_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \active_cols_1_reg[12]_i_1_n_12\,
      O(2) => \active_cols_1_reg[12]_i_1_n_13\,
      O(1) => \active_cols_1_reg[12]_i_1_n_14\,
      O(0) => \active_cols_1_reg[12]_i_1_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \time_control_regs[0]\(12 downto 9)
    );
\active_cols_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1[1]_i_1_n_0\,
      Q => active_cols_1(1),
      R => '0'
    );
\active_cols_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[8]_i_1_n_14\,
      Q => active_cols_1(2),
      R => '0'
    );
\active_cols_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[8]_i_1_n_13\,
      Q => active_cols_1(3),
      R => '0'
    );
\active_cols_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[8]_i_1_n_12\,
      Q => active_cols_1(4),
      R => '0'
    );
\active_cols_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[8]_i_1_n_11\,
      Q => active_cols_1(5),
      R => '0'
    );
\active_cols_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[8]_i_1_n_10\,
      Q => active_cols_1(6),
      R => '0'
    );
\active_cols_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[8]_i_1_n_9\,
      Q => active_cols_1(7),
      R => '0'
    );
\active_cols_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[8]_i_1_n_8\,
      Q => active_cols_1(8),
      R => '0'
    );
\active_cols_1_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_control_regs[0]\(0),
      CI_TOP => '0',
      CO(7) => \active_cols_1_reg[8]_i_1_n_0\,
      CO(6) => \active_cols_1_reg[8]_i_1_n_1\,
      CO(5) => \active_cols_1_reg[8]_i_1_n_2\,
      CO(4) => \active_cols_1_reg[8]_i_1_n_3\,
      CO(3) => \NLW_active_cols_1_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \active_cols_1_reg[8]_i_1_n_5\,
      CO(1) => \active_cols_1_reg[8]_i_1_n_6\,
      CO(0) => \active_cols_1_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \active_cols_1_reg[8]_i_1_n_8\,
      O(6) => \active_cols_1_reg[8]_i_1_n_9\,
      O(5) => \active_cols_1_reg[8]_i_1_n_10\,
      O(4) => \active_cols_1_reg[8]_i_1_n_11\,
      O(3) => \active_cols_1_reg[8]_i_1_n_12\,
      O(2) => \active_cols_1_reg[8]_i_1_n_13\,
      O(1) => \active_cols_1_reg[8]_i_1_n_14\,
      O(0) => \NLW_active_cols_1_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7 downto 0) => \time_control_regs[0]\(8 downto 1)
    );
\active_cols_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_1_reg[12]_i_1_n_15\,
      Q => active_cols_1(9),
      R => '0'
    );
\active_cols_2[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(1),
      O => \active_cols_2[7]_i_2_n_0\
    );
\active_cols_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_15\,
      Q => active_cols_2(0),
      R => '0'
    );
\active_cols_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[12]_i_1_n_13\,
      Q => active_cols_2(10),
      R => '0'
    );
\active_cols_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[12]_i_1_n_12\,
      Q => active_cols_2(11),
      R => '0'
    );
\active_cols_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[12]_i_1_n_11\,
      Q => active_cols_2(12),
      R => '0'
    );
\active_cols_2_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \active_cols_2_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_active_cols_2_reg[12]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \active_cols_2_reg[12]_i_1_n_5\,
      CO(1) => \active_cols_2_reg[12]_i_1_n_6\,
      CO(0) => \active_cols_2_reg[12]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_active_cols_2_reg[12]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \active_cols_2_reg[12]_i_1_n_11\,
      O(3) => \active_cols_2_reg[12]_i_1_n_12\,
      O(2) => \active_cols_2_reg[12]_i_1_n_13\,
      O(1) => \active_cols_2_reg[12]_i_1_n_14\,
      O(0) => \active_cols_2_reg[12]_i_1_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => \time_control_regs[0]\(12 downto 8)
    );
\active_cols_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_14\,
      Q => active_cols_2(1),
      R => '0'
    );
\active_cols_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_13\,
      Q => active_cols_2(2),
      R => '0'
    );
\active_cols_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_12\,
      Q => active_cols_2(3),
      R => '0'
    );
\active_cols_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_11\,
      Q => active_cols_2(4),
      R => '0'
    );
\active_cols_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_10\,
      Q => active_cols_2(5),
      R => '0'
    );
\active_cols_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_9\,
      Q => active_cols_2(6),
      R => '0'
    );
\active_cols_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[7]_i_1_n_8\,
      Q => active_cols_2(7),
      R => '0'
    );
\active_cols_2_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \active_cols_2_reg[7]_i_1_n_0\,
      CO(6) => \active_cols_2_reg[7]_i_1_n_1\,
      CO(5) => \active_cols_2_reg[7]_i_1_n_2\,
      CO(4) => \active_cols_2_reg[7]_i_1_n_3\,
      CO(3) => \NLW_active_cols_2_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \active_cols_2_reg[7]_i_1_n_5\,
      CO(1) => \active_cols_2_reg[7]_i_1_n_6\,
      CO(0) => \active_cols_2_reg[7]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \time_control_regs[0]\(1),
      DI(0) => '0',
      O(7) => \active_cols_2_reg[7]_i_1_n_8\,
      O(6) => \active_cols_2_reg[7]_i_1_n_9\,
      O(5) => \active_cols_2_reg[7]_i_1_n_10\,
      O(4) => \active_cols_2_reg[7]_i_1_n_11\,
      O(3) => \active_cols_2_reg[7]_i_1_n_12\,
      O(2) => \active_cols_2_reg[7]_i_1_n_13\,
      O(1) => \active_cols_2_reg[7]_i_1_n_14\,
      O(0) => \active_cols_2_reg[7]_i_1_n_15\,
      S(7 downto 2) => \time_control_regs[0]\(7 downto 2),
      S(1) => \active_cols_2[7]_i_2_n_0\,
      S(0) => \time_control_regs[0]\(0)
    );
\active_cols_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[12]_i_1_n_15\,
      Q => active_cols_2(8),
      R => '0'
    );
\active_cols_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_cols_2_reg[12]_i_1_n_14\,
      Q => active_cols_2(9),
      R => '0'
    );
active_input_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => t_qb(1),
      I1 => \^in_fifo_reset\,
      I2 => sof_expected,
      I3 => \^intc_if\(8),
      O => active_input_i_18_n_0
    );
active_input_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => active_input_i_18_n_0,
      I1 => active_video_i,
      I2 => \^intc_if\(6),
      I3 => aclken,
      I4 => \genr_control_regs[0]\(0),
      I5 => active_video_prev,
      O => active_input_reg
    );
active_video_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => leqOp17_in,
      I1 => leqOp16_in,
      I2 => gtOp,
      O => active_video_i0
    );
active_video_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => active_video_i0,
      Q => active_video_i,
      R => active_delay_i
    );
active_video_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404044"
    )
        port map (
      I0 => aclken_0,
      I1 => active_video_i,
      I2 => active_video_prev_i_2_n_0,
      I3 => sof_expected,
      I4 => \^intc_if\(8),
      O => active_video
    );
active_video_prev_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^in_fifo_reset\,
      I1 => t_qb(1),
      O => active_video_prev_i_2_n_0
    );
\addr_rd[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => active_input_reg_0,
      O => \addr_rd_reg[9]\(0)
    );
\col_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEAAAEFAA"
    )
        port map (
      I0 => \col_cnt[0]_i_2_n_0\,
      I1 => active_cols_2(0),
      I2 => eol_late_i3_out,
      I3 => \col_cnt[12]_i_4_n_0\,
      I4 => \col_cnt_reg_n_0_[0]\,
      I5 => geqOp,
      O => \col_cnt[0]_i_1_n_0\
    );
\col_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DCD0DCD0DCD0"
    )
        port map (
      I0 => \^intc_if\(7),
      I1 => fifo_rd_d,
      I2 => \^intc_if\(8),
      I3 => sof_expected,
      I4 => \^in_fifo_reset\,
      I5 => t_qb(1),
      O => \col_cnt[0]_i_2_n_0\
    );
\col_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => \col_cnt[10]_i_2_n_0\,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(10),
      O => \col_cnt[10]_i_1_n_0\
    );
\col_cnt[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \col_cnt[6]_i_2_n_0\,
      I3 => \col_cnt_reg_n_0_[7]\,
      I4 => \col_cnt_reg_n_0_[9]\,
      O => \col_cnt[10]_i_2_n_0\
    );
\col_cnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[11]\,
      I2 => pixel_cnt_tc_i_2_n_0,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(11),
      O => \col_cnt[11]_i_1_n_0\
    );
\col_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7500FFFF"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => eol_late_i3_out,
      I2 => geqOp,
      I3 => col_cnt,
      I4 => resetn_out,
      O => \col_cnt[12]_i_1_n_0\
    );
\col_cnt[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[11]\,
      I1 => pixel_cnt_tc_i_2_n_0,
      O => \col_cnt[12]_i_10_n_0\
    );
\col_cnt[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080C08080"
    )
        port map (
      I0 => in_fifo_reset_i_3_n_0,
      I1 => aclken,
      I2 => \genr_control_regs[0]\(0),
      I3 => \col_cnt[12]_i_20_n_0\,
      I4 => fifo_rd_i,
      I5 => \word_count_reg[2]\,
      O => \col_cnt[12]_i_13_n_0\
    );
\col_cnt[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[7]\,
      I1 => \col_cnt_reg_n_0_[6]\,
      O => \col_cnt[12]_i_15_n_0\
    );
\col_cnt[12]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      O => \col_cnt[12]_i_16_n_0\
    );
\col_cnt[12]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[11]\,
      I1 => \col_cnt_reg_n_0_[10]\,
      O => \col_cnt[12]_i_17_n_0\
    );
\col_cnt[12]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[9]\,
      I1 => \col_cnt_reg_n_0_[8]\,
      O => \col_cnt[12]_i_18_n_0\
    );
\col_cnt[12]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \col_cnt_reg_n_0_[7]\,
      O => \col_cnt[12]_i_19_n_0\
    );
\col_cnt[12]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^in_fifo_reset\,
      I1 => t_qb(0),
      I2 => \genr_control_regs[0]\(1),
      I3 => eol_expected_d,
      O => \col_cnt[12]_i_20_n_0\
    );
\col_cnt[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8A8800020200"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => eol_late_i3_out,
      I2 => geqOp,
      I3 => \col_cnt[12]_i_10_n_0\,
      I4 => \col_cnt_reg_n_0_[12]\,
      I5 => active_cols_2(12),
      O => \col_cnt[12]_i_3_n_0\
    );
\col_cnt[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80870000808780F7"
    )
        port map (
      I0 => t_qb(1),
      I1 => \^in_fifo_reset\,
      I2 => sof_expected,
      I3 => \^intc_if\(8),
      I4 => fifo_rd_d,
      I5 => \^intc_if\(7),
      O => \col_cnt[12]_i_4_n_0\
    );
\col_cnt[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FDFDFD"
    )
        port map (
      I0 => \^co\(0),
      I1 => vid_empty,
      I2 => \col_cnt[12]_i_13_n_0\,
      I3 => leqOp24_in,
      I4 => gtOp23_in,
      I5 => gtOp22_in,
      O => \col_cnt_reg[12]_1\
    );
\col_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF540000000000"
    )
        port map (
      I0 => sof_early_i_i_1_n_0,
      I1 => sof_late_i2_out,
      I2 => \col_cnt[1]_i_2_n_0\,
      I3 => col_cnt,
      I4 => \col_cnt_reg_n_0_[1]\,
      I5 => resetn_out,
      O => \col_cnt[1]_i_1_n_0\
    );
\col_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA022000000220"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => geqOp,
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => \col_cnt_reg_n_0_[0]\,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(1),
      O => \col_cnt[1]_i_2_n_0\
    );
\col_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8EFFFF8C8E8CAE"
    )
        port map (
      I0 => \col_cnt[2]_i_2_n_0\,
      I1 => active_video_prev_i_2_n_0,
      I2 => sof_expected,
      I3 => \^intc_if\(8),
      I4 => fifo_rd_d,
      I5 => \^intc_if\(7),
      O => \col_cnt[2]_i_1_n_0\
    );
\col_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8B8B8B888888"
    )
        port map (
      I0 => active_cols_2(2),
      I1 => eol_late_i3_out,
      I2 => geqOp,
      I3 => \col_cnt_reg_n_0_[1]\,
      I4 => \col_cnt_reg_n_0_[0]\,
      I5 => \col_cnt_reg_n_0_[2]\,
      O => \col_cnt[2]_i_2_n_0\
    );
\col_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[3]\,
      I2 => \col_cnt[3]_i_2_n_0\,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(3),
      O => \col_cnt[3]_i_1_n_0\
    );
\col_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \col_cnt_reg_n_0_[1]\,
      I2 => \col_cnt_reg_n_0_[2]\,
      O => \col_cnt[3]_i_2_n_0\
    );
\col_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => \col_cnt[4]_i_2_n_0\,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(4),
      O => \col_cnt[4]_i_1_n_0\
    );
\col_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \col_cnt_reg_n_0_[1]\,
      I2 => \col_cnt_reg_n_0_[0]\,
      I3 => \col_cnt_reg_n_0_[3]\,
      O => \col_cnt[4]_i_2_n_0\
    );
\col_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[5]\,
      I2 => \col_cnt[5]_i_2_n_0\,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(5),
      O => \col_cnt[5]_i_1_n_0\
    );
\col_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[3]\,
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => \col_cnt_reg_n_0_[2]\,
      I4 => \col_cnt_reg_n_0_[4]\,
      O => \col_cnt[5]_i_2_n_0\
    );
\col_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \col_cnt[6]_i_2_n_0\,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(6),
      O => \col_cnt[6]_i_1_n_0\
    );
\col_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => \col_cnt_reg_n_0_[0]\,
      I4 => \col_cnt_reg_n_0_[3]\,
      I5 => \col_cnt_reg_n_0_[5]\,
      O => \col_cnt[6]_i_2_n_0\
    );
\col_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[7]\,
      I2 => \col_cnt[7]_i_2_n_0\,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(7),
      O => \col_cnt[7]_i_1_n_0\
    );
\col_cnt[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \col_cnt[6]_i_2_n_0\,
      I1 => \col_cnt_reg_n_0_[6]\,
      O => \col_cnt[7]_i_2_n_0\
    );
\col_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => \col_cnt[8]_i_2_n_0\,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(8),
      O => \col_cnt[8]_i_1_n_0\
    );
\col_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \col_cnt[6]_i_2_n_0\,
      I2 => \col_cnt_reg_n_0_[7]\,
      O => \col_cnt[8]_i_2_n_0\
    );
\col_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA008200000082"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => \col_cnt_reg_n_0_[9]\,
      I2 => \col_cnt[9]_i_2_n_0\,
      I3 => geqOp,
      I4 => eol_late_i3_out,
      I5 => active_cols_2(9),
      O => \col_cnt[9]_i_1_n_0\
    );
\col_cnt[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[7]\,
      I1 => \col_cnt[6]_i_2_n_0\,
      I2 => \col_cnt_reg_n_0_[6]\,
      I3 => \col_cnt_reg_n_0_[8]\,
      O => \col_cnt[9]_i_2_n_0\
    );
\col_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[0]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[0]\,
      S => sclr
    );
\col_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[10]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[10]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[11]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[11]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[12]_i_3_n_0\,
      Q => \col_cnt_reg_n_0_[12]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[12]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_col_cnt_reg[12]_i_9_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \col_cnt_reg[12]_0\(0),
      CO(2) => \col_cnt_reg[12]_i_9_n_5\,
      CO(1) => \col_cnt_reg[12]_i_9_n_6\,
      CO(0) => \col_cnt_reg[12]_i_9_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \col_cnt[12]_i_15_n_0\,
      O(7 downto 0) => \NLW_col_cnt_reg[12]_i_9_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \col_cnt[12]_i_16_n_0\,
      S(2) => \col_cnt[12]_i_17_n_0\,
      S(1) => \col_cnt[12]_i_18_n_0\,
      S(0) => \col_cnt[12]_i_19_n_0\
    );
\col_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \col_cnt[1]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[1]\,
      R => '0'
    );
\col_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[2]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[2]\,
      R => sclr
    );
\col_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[3]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[3]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[4]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[4]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[5]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[5]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[6]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[6]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[7]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[7]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[8]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[8]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => col_cnt,
      D => \col_cnt[9]_i_1_n_0\,
      Q => \col_cnt_reg_n_0_[9]\,
      R => \col_cnt[12]_i_1_n_0\
    );
\col_g_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => row_g_int0,
      I2 => resetn_out,
      O => SS(0)
    );
core_en_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => gtOp,
      Q => core_en_i,
      R => active_delay_i
    );
eof_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA30AAAAAAAA"
    )
        port map (
      I0 => \^intc_if\(1),
      I1 => eof_i_i_2_n_0,
      I2 => eqOp1_out,
      I3 => aclken_0,
      I4 => \write_ptr_int_reg[2]_0\,
      I5 => resetn_out,
      O => eof_i_i_1_n_0
    );
eof_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => eof_i_i_3_n_0,
      I1 => eof_i_i_4_n_0,
      I2 => eof_i_i_5_n_0,
      I3 => eof_i_i_6_n_0,
      I4 => eof_i_i_7_n_0,
      I5 => eof_i_i_8_n_0,
      O => eof_i_i_2_n_0
    );
eof_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(3),
      I1 => \row_cnt_reg__0\(3),
      I2 => total_rows(2),
      I3 => \row_cnt_reg__0\(2),
      O => eof_i_i_3_n_0
    );
eof_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(7),
      I1 => \row_cnt_reg__0\(7),
      I2 => total_rows(6),
      I3 => \row_cnt_reg__0\(6),
      O => eof_i_i_4_n_0
    );
eof_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(9),
      I1 => \row_cnt_reg__0\(9),
      I2 => total_rows(8),
      I3 => \row_cnt_reg__0\(8),
      O => eof_i_i_5_n_0
    );
eof_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(5),
      I1 => \row_cnt_reg__0\(5),
      I2 => total_rows(4),
      I3 => \row_cnt_reg__0\(4),
      O => eof_i_i_6_n_0
    );
eof_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(11),
      I1 => \row_cnt_reg__0\(11),
      I2 => total_rows(10),
      I3 => \row_cnt_reg__0\(10),
      O => eof_i_i_7_n_0
    );
eof_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => total_rows(12),
      I1 => \row_cnt_reg__0\(12),
      I2 => \row_cnt_reg__0\(0),
      I3 => total_rows(0),
      I4 => \row_cnt_reg__0\(1),
      I5 => total_rows(1),
      O => eof_i_i_8_n_0
    );
eof_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => eof_i_i_1_n_0,
      Q => \^intc_if\(1),
      R => '0'
    );
eol_early_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F004000000000"
    )
        port map (
      I0 => eol_expected_d,
      I1 => eol_early_i0,
      I2 => fifo_rd_d,
      I3 => aclken_0,
      I4 => \^intc_if\(5),
      I5 => resetn_out,
      O => eol_early_i_i_1_n_0
    );
eol_early_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8989898900008900"
    )
        port map (
      I0 => active_video_prev_i_2_n_0,
      I1 => sof_expected,
      I2 => \^intc_if\(8),
      I3 => \GenerateDoutWriteFirstB.t_qb_reg[8]\,
      I4 => \^intc_if\(6),
      I5 => \^intc_if\(5),
      O => eol_early_i0
    );
eol_early_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => eol_early_i_i_1_n_0,
      Q => \^intc_if\(5),
      R => '0'
    );
eol_expected_d_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => eol_expected,
      I1 => fifo_rd_i,
      I2 => aclken,
      I3 => \genr_control_regs[0]\(0),
      I4 => eol_expected_d,
      O => eol_expected_d_i_1_n_0
    );
eol_expected_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => eol_expected_d_i_1_n_0,
      Q => eol_expected_d,
      R => sclr
    );
eol_expected_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => eol_expected_i_2_n_0,
      I1 => eol_expected_i_3_n_0,
      I2 => eol_expected_i_4_n_0,
      I3 => eol_expected_i_5_n_0,
      I4 => eol_expected_i_6_n_0,
      I5 => eol_expected_i_7_n_0,
      O => eol_expected0
    );
eol_expected_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \time_control_regs[0]\(10),
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => \time_control_regs[0]\(11),
      O => eol_expected_i_2_n_0
    );
eol_expected_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => \time_control_regs[0]\(1),
      O => eol_expected_i_3_n_0
    );
eol_expected_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \time_control_regs[0]\(2),
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => \time_control_regs[0]\(3),
      O => eol_expected_i_4_n_0
    );
eol_expected_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \time_control_regs[0]\(8),
      I2 => \col_cnt_reg_n_0_[9]\,
      I3 => \time_control_regs[0]\(9),
      O => eol_expected_i_5_n_0
    );
eol_expected_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \time_control_regs[0]\(4),
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => \time_control_regs[0]\(5),
      O => eol_expected_i_6_n_0
    );
eol_expected_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F666FFFF"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      I2 => \^in_fifo_reset\,
      I3 => t_qb(1),
      I4 => eol_expected_i_8_n_0,
      O => eol_expected_i_7_n_0
    );
eol_expected_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \time_control_regs[0]\(6),
      I2 => \col_cnt_reg_n_0_[7]\,
      I3 => \time_control_regs[0]\(7),
      O => eol_expected_i_8_n_0
    );
eol_expected_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => eol_expected0,
      Q => eol_expected,
      R => sclr
    );
eol_late_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555455500004000"
    )
        port map (
      I0 => \GenerateDoutWriteFirstB.t_qb_reg[8]\,
      I1 => eol_late_i_i_3_n_0,
      I2 => eol_expected_d,
      I3 => fifo_rd_d,
      I4 => \^intc_if\(5),
      I5 => \^intc_if\(6),
      O => eol_late_i3_out
    );
eol_late_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C111"
    )
        port map (
      I0 => \^intc_if\(8),
      I1 => sof_expected,
      I2 => \^in_fifo_reset\,
      I3 => t_qb(1),
      O => eol_late_i_i_3_n_0
    );
eol_late_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => eol_late_i3_out,
      Q => \^intc_if\(6),
      R => sclr
    );
fifo_rd_d_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => fifo_rd_i,
      I1 => resetn_out,
      I2 => aclken,
      I3 => \genr_control_regs[0]\(0),
      I4 => fifo_rd_d,
      O => fifo_rd_d_i_1_n_0
    );
fifo_rd_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => fifo_rd_d_i_1_n_0,
      Q => fifo_rd_d,
      R => '0'
    );
fifo_rd_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \^intc_if\(8),
      I1 => fifo_rd_d,
      I2 => sof_expected,
      I3 => \^co\(0),
      I4 => leqOp17_in,
      I5 => active_video_prev_i_2_n_0,
      O => fifo_rd_i0
    );
fifo_rd_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => fifo_rd_i0,
      Q => fifo_rd_i,
      R => active_delay_i
    );
fifo_wr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtOp19_in,
      I1 => gtOp20_in,
      O => fifo_wr_i0
    );
fifo_wr_i_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \col_cnt_reg_n_0_[7]\,
      O => fifo_wr_i_i_10_n_0
    );
fifo_wr_i_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[5]\,
      I1 => \col_cnt_reg_n_0_[4]\,
      O => fifo_wr_i_i_11_n_0
    );
fifo_wr_i_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[3]\,
      I1 => \col_cnt_reg_n_0_[2]\,
      O => fifo_wr_i_i_12_n_0
    );
fifo_wr_i_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \col_cnt_reg_n_0_[1]\,
      O => fifo_wr_i_i_13_n_0
    );
fifo_wr_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \col_cnt_reg_n_0_[11]\,
      O => fifo_wr_i_i_3_n_0
    );
fifo_wr_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \col_cnt_reg_n_0_[9]\,
      O => fifo_wr_i_i_4_n_0
    );
fifo_wr_i_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \col_cnt_reg_n_0_[5]\,
      O => fifo_wr_i_i_5_n_0
    );
fifo_wr_i_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \col_cnt_reg_n_0_[3]\,
      O => fifo_wr_i_i_6_n_0
    );
fifo_wr_i_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      O => fifo_wr_i_i_7_n_0
    );
fifo_wr_i_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[11]\,
      I1 => \col_cnt_reg_n_0_[10]\,
      O => fifo_wr_i_i_8_n_0
    );
fifo_wr_i_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[9]\,
      I1 => \col_cnt_reg_n_0_[8]\,
      O => fifo_wr_i_i_9_n_0
    );
fifo_wr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => fifo_wr_i0,
      Q => \^fifo_wr_i\,
      R => active_delay_i
    );
fifo_wr_i_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED(7),
      CO(6) => gtOp20_in,
      CO(5) => fifo_wr_i_reg_i_2_n_2,
      CO(4) => fifo_wr_i_reg_i_2_n_3,
      CO(3) => NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => fifo_wr_i_reg_i_2_n_5,
      CO(1) => fifo_wr_i_reg_i_2_n_6,
      CO(0) => fifo_wr_i_reg_i_2_n_7,
      DI(7) => '0',
      DI(6) => \col_cnt_reg_n_0_[12]\,
      DI(5) => fifo_wr_i_i_3_n_0,
      DI(4) => fifo_wr_i_i_4_n_0,
      DI(3) => \col_cnt_reg_n_0_[7]\,
      DI(2) => fifo_wr_i_i_5_n_0,
      DI(1) => fifo_wr_i_i_6_n_0,
      DI(0) => \col_cnt_reg_n_0_[1]\,
      O(7 downto 0) => NLW_fifo_wr_i_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => fifo_wr_i_i_7_n_0,
      S(5) => fifo_wr_i_i_8_n_0,
      S(4) => fifo_wr_i_i_9_n_0,
      S(3) => fifo_wr_i_i_10_n_0,
      S(2) => fifo_wr_i_i_11_n_0,
      S(1) => fifo_wr_i_i_12_n_0,
      S(0) => fifo_wr_i_i_13_n_0
    );
geqOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_geqOp_carry_CO_UNCONNECTED(7),
      CO(6) => geqOp,
      CO(5) => geqOp_carry_n_2,
      CO(4) => geqOp_carry_n_3,
      CO(3) => NLW_geqOp_carry_CO_UNCONNECTED(3),
      CO(2) => geqOp_carry_n_5,
      CO(1) => geqOp_carry_n_6,
      CO(0) => geqOp_carry_n_7,
      DI(7) => '0',
      DI(6) => geqOp_carry_i_1_n_0,
      DI(5) => geqOp_carry_i_2_n_0,
      DI(4) => geqOp_carry_i_3_n_0,
      DI(3) => geqOp_carry_i_4_n_0,
      DI(2) => geqOp_carry_i_5_n_0,
      DI(1) => geqOp_carry_i_6_n_0,
      DI(0) => geqOp_carry_i_7_n_0,
      O(7 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => geqOp_carry_i_8_n_0,
      S(5) => geqOp_carry_i_9_n_0,
      S(4) => geqOp_carry_i_10_n_0,
      S(3) => geqOp_carry_i_11_n_0,
      S(2) => geqOp_carry_i_12_n_0,
      S(1) => geqOp_carry_i_13_n_0,
      S(0) => geqOp_carry_i_14_n_0
    );
geqOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => total_cols(12),
      O => geqOp_carry_i_1_n_0
    );
geqOp_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => total_cols(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => geqOp_carry_i_10_n_0
    );
geqOp_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => total_cols(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => geqOp_carry_i_11_n_0
    );
geqOp_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => total_cols(5),
      I3 => \col_cnt_reg_n_0_[5]\,
      O => geqOp_carry_i_12_n_0
    );
geqOp_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => total_cols(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => geqOp_carry_i_13_n_0
    );
geqOp_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => total_cols(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => geqOp_carry_i_14_n_0
    );
geqOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => total_cols(10),
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => total_cols(11),
      O => geqOp_carry_i_2_n_0
    );
geqOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => total_cols(8),
      I2 => \col_cnt_reg_n_0_[9]\,
      I3 => total_cols(9),
      O => geqOp_carry_i_3_n_0
    );
geqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => total_cols(6),
      I2 => \col_cnt_reg_n_0_[7]\,
      I3 => total_cols(7),
      O => geqOp_carry_i_4_n_0
    );
geqOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => total_cols(4),
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => total_cols(5),
      O => geqOp_carry_i_5_n_0
    );
geqOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => total_cols(2),
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => total_cols(3),
      O => geqOp_carry_i_6_n_0
    );
geqOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => total_cols(0),
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => total_cols(1),
      O => geqOp_carry_i_7_n_0
    );
geqOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => total_cols(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => geqOp_carry_i_8_n_0
    );
geqOp_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(10),
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => total_cols(11),
      I3 => \col_cnt_reg_n_0_[11]\,
      O => geqOp_carry_i_9_n_0
    );
gtOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_gtOp_carry_CO_UNCONNECTED(7),
      CO(6) => gtOp23_in,
      CO(5) => gtOp_carry_n_2,
      CO(4) => gtOp_carry_n_3,
      CO(3) => NLW_gtOp_carry_CO_UNCONNECTED(3),
      CO(2) => gtOp_carry_n_5,
      CO(1) => gtOp_carry_n_6,
      CO(0) => gtOp_carry_n_7,
      DI(7) => '0',
      DI(6) => gtOp_carry_i_1_n_0,
      DI(5) => gtOp_carry_i_2_n_0,
      DI(4) => gtOp_carry_i_3_n_0,
      DI(3) => gtOp_carry_i_4_n_0,
      DI(2) => gtOp_carry_i_5_n_0,
      DI(1) => gtOp_carry_i_6_n_0,
      DI(0) => gtOp_carry_i_7_n_0,
      O(7 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => gtOp_carry_i_8_n_0,
      S(5) => gtOp_carry_i_9_n_0,
      S(4) => gtOp_carry_i_10_n_0,
      S(3) => gtOp_carry_i_11_n_0,
      S(2) => gtOp_carry_i_12_n_0,
      S(1) => gtOp_carry_i_13_n_0,
      S(0) => gtOp_carry_i_14_n_0
    );
gtOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => \time_control_regs[0]\(12),
      O => gtOp_carry_i_1_n_0
    );
gtOp_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \time_control_regs[0]\(8),
      I2 => \col_cnt_reg_n_0_[9]\,
      I3 => \time_control_regs[0]\(9),
      O => gtOp_carry_i_10_n_0
    );
gtOp_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \time_control_regs[0]\(6),
      I2 => \col_cnt_reg_n_0_[7]\,
      I3 => \time_control_regs[0]\(7),
      O => gtOp_carry_i_11_n_0
    );
gtOp_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \time_control_regs[0]\(4),
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => \time_control_regs[0]\(5),
      O => gtOp_carry_i_12_n_0
    );
gtOp_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \time_control_regs[0]\(2),
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => \time_control_regs[0]\(3),
      O => gtOp_carry_i_13_n_0
    );
gtOp_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => \time_control_regs[0]\(1),
      O => gtOp_carry_i_14_n_0
    );
gtOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \time_control_regs[0]\(10),
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => \time_control_regs[0]\(11),
      O => gtOp_carry_i_2_n_0
    );
gtOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \time_control_regs[0]\(8),
      I2 => \col_cnt_reg_n_0_[9]\,
      I3 => \time_control_regs[0]\(9),
      O => gtOp_carry_i_3_n_0
    );
gtOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \time_control_regs[0]\(6),
      I2 => \col_cnt_reg_n_0_[7]\,
      I3 => \time_control_regs[0]\(7),
      O => gtOp_carry_i_4_n_0
    );
gtOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \time_control_regs[0]\(4),
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => \time_control_regs[0]\(5),
      O => gtOp_carry_i_5_n_0
    );
gtOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \time_control_regs[0]\(2),
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => \time_control_regs[0]\(3),
      O => gtOp_carry_i_6_n_0
    );
gtOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => \time_control_regs[0]\(1),
      O => gtOp_carry_i_7_n_0
    );
gtOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => gtOp_carry_i_8_n_0
    );
gtOp_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \time_control_regs[0]\(10),
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => \time_control_regs[0]\(11),
      O => gtOp_carry_i_9_n_0
    );
\gtOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\(7),
      CO(6) => gtOp22_in,
      CO(5) => \gtOp_inferred__0/i__carry_n_2\,
      CO(4) => \gtOp_inferred__0/i__carry_n_3\,
      CO(3) => \NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \gtOp_inferred__0/i__carry_n_5\,
      CO(1) => \gtOp_inferred__0/i__carry_n_6\,
      CO(0) => \gtOp_inferred__0/i__carry_n_7\,
      DI(7) => '0',
      DI(6) => \i__carry_i_1__20_n_0\,
      DI(5) => \i__carry_i_2__15_n_0\,
      DI(4) => \i__carry_i_3__15_n_0\,
      DI(3) => \i__carry_i_4__15_n_0\,
      DI(2) => \i__carry_i_5__15_n_0\,
      DI(1) => \i__carry_i_6__15_n_0\,
      DI(0) => \i__carry_i_7__15_n_0\,
      O(7 downto 0) => \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \i__carry_i_8__16_n_0\,
      S(5) => \i__carry_i_9__10_n_0\,
      S(4) => \i__carry_i_10__10_n_0\,
      S(3) => \i__carry_i_11__6_n_0\,
      S(2) => \i__carry_i_12__6_n_0\,
      S(1) => \i__carry_i_13__4_n_0\,
      S(0) => \i__carry_i_14__4_n_0\
    );
\gtOp_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\(7),
      CO(6) => gtOp19_in,
      CO(5) => \gtOp_inferred__2/i__carry_n_2\,
      CO(4) => \gtOp_inferred__2/i__carry_n_3\,
      CO(3) => \NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \gtOp_inferred__2/i__carry_n_5\,
      CO(1) => \gtOp_inferred__2/i__carry_n_6\,
      CO(0) => \gtOp_inferred__2/i__carry_n_7\,
      DI(7) => '0',
      DI(6) => \row_cnt_reg__0\(12),
      DI(5) => \i__carry_i_1__17_n_0\,
      DI(4) => \i__carry_i_2__12_n_0\,
      DI(3) => \i__carry_i_3__12_n_0\,
      DI(2) => \i__carry_i_4__12_n_0\,
      DI(1) => \row_cnt_reg__0\(3),
      DI(0) => \i__carry_i_5__12_n_0\,
      O(7 downto 0) => \NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \i__carry_i_6__12_n_0\,
      S(5) => \i__carry_i_7__12_n_0\,
      S(4) => \i__carry_i_8__13_n_0\,
      S(3) => \i__carry_i_9__11_n_0\,
      S(2) => \i__carry_i_10__11_n_0\,
      S(1) => \i__carry_i_11__1_n_0\,
      S(0) => \i__carry_i_12__1_n_0\
    );
\gtOp_inferred__3/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_gtOp_inferred__3/i__carry_CO_UNCONNECTED\(7),
      CO(6) => gtOp,
      CO(5) => \gtOp_inferred__3/i__carry_n_2\,
      CO(4) => \gtOp_inferred__3/i__carry_n_3\,
      CO(3) => \NLW_gtOp_inferred__3/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \gtOp_inferred__3/i__carry_n_5\,
      CO(1) => \gtOp_inferred__3/i__carry_n_6\,
      CO(0) => \gtOp_inferred__3/i__carry_n_7\,
      DI(7) => '0',
      DI(6) => \col_cnt_reg_n_0_[12]\,
      DI(5) => \i__carry_i_1__18_n_0\,
      DI(4) => \i__carry_i_2__13_n_0\,
      DI(3) => \i__carry_i_3__13_n_0\,
      DI(2) => \i__carry_i_4__13_n_0\,
      DI(1) => \i__carry_i_5__13_n_0\,
      DI(0) => \col_cnt_reg_n_0_[1]\,
      O(7 downto 0) => \NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \i__carry_i_6__13_n_0\,
      S(5) => \i__carry_i_7__13_n_0\,
      S(4) => \i__carry_i_8__14_n_0\,
      S(3) => \i__carry_i_9__7_n_0\,
      S(2) => \i__carry_i_10__6_n_0\,
      S(1) => \i__carry_i_11__2_n_0\,
      S(0) => \i__carry_i_12__2_n_0\
    );
\i__carry_i_10__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(21),
      I1 => \row_cnt_reg__0\(8),
      I2 => \time_control_regs[0]\(22),
      I3 => \row_cnt_reg__0\(9),
      O => \i__carry_i_10__10_n_0\
    );
\i__carry_i_10__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(4),
      I1 => \row_cnt_reg__0\(5),
      O => \i__carry_i_10__11_n_0\
    );
\i__carry_i_10__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[5]\,
      I1 => \col_cnt_reg_n_0_[4]\,
      O => \i__carry_i_10__6_n_0\
    );
\i__carry_i_10__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(21),
      I1 => \row_cnt_reg__0\(8),
      I2 => \time_control_regs[0]\(22),
      I3 => \row_cnt_reg__0\(9),
      O => \i__carry_i_10__7_n_0\
    );
\i__carry_i_10__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => active_cols_1(9),
      I1 => \col_cnt_reg_n_0_[9]\,
      I2 => active_cols_1(8),
      I3 => \col_cnt_reg_n_0_[8]\,
      O => \i__carry_i_10__8_n_0\
    );
\i__carry_i_10__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => total_cols(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => \i__carry_i_10__9_n_0\
    );
\i__carry_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_cnt_reg__0\(2),
      I1 => \row_cnt_reg__0\(3),
      O => \i__carry_i_11__1_n_0\
    );
\i__carry_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[3]\,
      I1 => \col_cnt_reg_n_0_[2]\,
      O => \i__carry_i_11__2_n_0\
    );
\i__carry_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(19),
      I1 => \row_cnt_reg__0\(6),
      I2 => \time_control_regs[0]\(20),
      I3 => \row_cnt_reg__0\(7),
      O => \i__carry_i_11__3_n_0\
    );
\i__carry_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => active_cols_1(7),
      I1 => \col_cnt_reg_n_0_[7]\,
      I2 => active_cols_1(6),
      I3 => \col_cnt_reg_n_0_[6]\,
      O => \i__carry_i_11__4_n_0\
    );
\i__carry_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => total_cols(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => \i__carry_i_11__5_n_0\
    );
\i__carry_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(19),
      I1 => \row_cnt_reg__0\(6),
      I2 => \time_control_regs[0]\(20),
      I3 => \row_cnt_reg__0\(7),
      O => \i__carry_i_11__6_n_0\
    );
\i__carry_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(0),
      I1 => \row_cnt_reg__0\(1),
      O => \i__carry_i_12__1_n_0\
    );
\i__carry_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \col_cnt_reg_n_0_[1]\,
      O => \i__carry_i_12__2_n_0\
    );
\i__carry_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(17),
      I1 => \row_cnt_reg__0\(4),
      I2 => \time_control_regs[0]\(18),
      I3 => \row_cnt_reg__0\(5),
      O => \i__carry_i_12__3_n_0\
    );
\i__carry_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => active_cols_1(5),
      I1 => \col_cnt_reg_n_0_[5]\,
      I2 => active_cols_1(4),
      I3 => \col_cnt_reg_n_0_[4]\,
      O => \i__carry_i_12__4_n_0\
    );
\i__carry_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => total_cols(5),
      I3 => \col_cnt_reg_n_0_[5]\,
      O => \i__carry_i_12__5_n_0\
    );
\i__carry_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(17),
      I1 => \row_cnt_reg__0\(4),
      I2 => \time_control_regs[0]\(18),
      I3 => \row_cnt_reg__0\(5),
      O => \i__carry_i_12__6_n_0\
    );
\i__carry_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      I1 => \row_cnt_reg__0\(2),
      I2 => \time_control_regs[0]\(16),
      I3 => \row_cnt_reg__0\(3),
      O => \i__carry_i_13__1_n_0\
    );
\i__carry_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => active_cols_1(3),
      I1 => \col_cnt_reg_n_0_[3]\,
      I2 => active_cols_1(2),
      I3 => \col_cnt_reg_n_0_[2]\,
      O => \i__carry_i_13__2_n_0\
    );
\i__carry_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => total_cols(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => \i__carry_i_13__3_n_0\
    );
\i__carry_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      I1 => \row_cnt_reg__0\(2),
      I2 => \time_control_regs[0]\(16),
      I3 => \row_cnt_reg__0\(3),
      O => \i__carry_i_13__4_n_0\
    );
\i__carry_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(13),
      I1 => \row_cnt_reg__0\(0),
      I2 => \time_control_regs[0]\(14),
      I3 => \row_cnt_reg__0\(1),
      O => \i__carry_i_14__1_n_0\
    );
\i__carry_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => active_cols_1(1),
      I1 => \col_cnt_reg_n_0_[1]\,
      I2 => active_cols_1(0),
      I3 => \col_cnt_reg_n_0_[0]\,
      O => \i__carry_i_14__2_n_0\
    );
\i__carry_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => total_cols(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => \i__carry_i_14__3_n_0\
    );
\i__carry_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(13),
      I1 => \row_cnt_reg__0\(0),
      I2 => \time_control_regs[0]\(14),
      I3 => \row_cnt_reg__0\(1),
      O => \i__carry_i_14__4_n_0\
    );
\i__carry_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \row_cnt_reg__0\(11),
      I1 => \row_cnt_reg__0\(10),
      O => \i__carry_i_1__17_n_0\
    );
\i__carry_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \col_cnt_reg_n_0_[11]\,
      O => \i__carry_i_1__18_n_0\
    );
\i__carry_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => total_cols(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => \i__carry_i_1__19_n_0\
    );
\i__carry_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \row_cnt_reg__0\(12),
      I1 => \time_control_regs[0]\(25),
      O => \i__carry_i_1__20_n_0\
    );
\i__carry_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_control_regs[0]\(25),
      I1 => \row_cnt_reg__0\(12),
      O => \i__carry_i_1__21_n_0\
    );
\i__carry_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => active_cols_1(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => \i__carry_i_1__22_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => total_cols(10),
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => total_cols(11),
      I3 => \col_cnt_reg_n_0_[11]\,
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \row_cnt_reg__0\(9),
      I1 => \row_cnt_reg__0\(8),
      O => \i__carry_i_2__12_n_0\
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \col_cnt_reg_n_0_[9]\,
      O => \i__carry_i_2__13_n_0\
    );
\i__carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(23),
      I1 => \row_cnt_reg__0\(10),
      I2 => \time_control_regs[0]\(24),
      I3 => \row_cnt_reg__0\(11),
      O => \i__carry_i_2__14_n_0\
    );
\i__carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \row_cnt_reg__0\(10),
      I1 => \time_control_regs[0]\(23),
      I2 => \row_cnt_reg__0\(11),
      I3 => \time_control_regs[0]\(24),
      O => \i__carry_i_2__15_n_0\
    );
\i__carry_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[11]\,
      I1 => active_cols_1(11),
      I2 => active_cols_1(10),
      I3 => \col_cnt_reg_n_0_[10]\,
      O => \i__carry_i_2__16_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => total_cols(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => total_cols(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \row_cnt_reg__0\(7),
      I1 => \row_cnt_reg__0\(6),
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \col_cnt_reg_n_0_[7]\,
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(21),
      I1 => \row_cnt_reg__0\(8),
      I2 => \time_control_regs[0]\(22),
      I3 => \row_cnt_reg__0\(9),
      O => \i__carry_i_3__14_n_0\
    );
\i__carry_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \row_cnt_reg__0\(8),
      I1 => \time_control_regs[0]\(21),
      I2 => \row_cnt_reg__0\(9),
      I3 => \time_control_regs[0]\(22),
      O => \i__carry_i_3__15_n_0\
    );
\i__carry_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[9]\,
      I1 => active_cols_1(9),
      I2 => active_cols_1(8),
      I3 => \col_cnt_reg_n_0_[8]\,
      O => \i__carry_i_3__16_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => total_cols(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => total_cols(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => \i__carry_i_4__11_n_0\
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \row_cnt_reg__0\(5),
      I1 => \row_cnt_reg__0\(4),
      O => \i__carry_i_4__12_n_0\
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \col_cnt_reg_n_0_[5]\,
      O => \i__carry_i_4__13_n_0\
    );
\i__carry_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(19),
      I1 => \row_cnt_reg__0\(6),
      I2 => \time_control_regs[0]\(20),
      I3 => \row_cnt_reg__0\(7),
      O => \i__carry_i_4__14_n_0\
    );
\i__carry_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \row_cnt_reg__0\(6),
      I1 => \time_control_regs[0]\(19),
      I2 => \row_cnt_reg__0\(7),
      I3 => \time_control_regs[0]\(20),
      O => \i__carry_i_4__15_n_0\
    );
\i__carry_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[7]\,
      I1 => active_cols_1(7),
      I2 => active_cols_1(6),
      I3 => \col_cnt_reg_n_0_[6]\,
      O => \i__carry_i_4__16_n_0\
    );
\i__carry_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => total_cols(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => total_cols(5),
      I3 => \col_cnt_reg_n_0_[5]\,
      O => \i__carry_i_5__11_n_0\
    );
\i__carry_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \row_cnt_reg__0\(1),
      I1 => \row_cnt_reg__0\(0),
      O => \i__carry_i_5__12_n_0\
    );
\i__carry_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \col_cnt_reg_n_0_[3]\,
      O => \i__carry_i_5__13_n_0\
    );
\i__carry_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(17),
      I1 => \row_cnt_reg__0\(4),
      I2 => \time_control_regs[0]\(18),
      I3 => \row_cnt_reg__0\(5),
      O => \i__carry_i_5__14_n_0\
    );
\i__carry_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \row_cnt_reg__0\(4),
      I1 => \time_control_regs[0]\(17),
      I2 => \row_cnt_reg__0\(5),
      I3 => \time_control_regs[0]\(18),
      O => \i__carry_i_5__15_n_0\
    );
\i__carry_i_5__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[5]\,
      I1 => active_cols_1(5),
      I2 => active_cols_1(4),
      I3 => \col_cnt_reg_n_0_[4]\,
      O => \i__carry_i_5__16_n_0\
    );
\i__carry_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => total_cols(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => total_cols(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => \i__carry_i_6__11_n_0\
    );
\i__carry_i_6__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(12),
      O => \i__carry_i_6__12_n_0\
    );
\i__carry_i_6__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      O => \i__carry_i_6__13_n_0\
    );
\i__carry_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      I1 => \row_cnt_reg__0\(2),
      I2 => \time_control_regs[0]\(16),
      I3 => \row_cnt_reg__0\(3),
      O => \i__carry_i_6__14_n_0\
    );
\i__carry_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \row_cnt_reg__0\(2),
      I1 => \time_control_regs[0]\(15),
      I2 => \row_cnt_reg__0\(3),
      I3 => \time_control_regs[0]\(16),
      O => \i__carry_i_6__15_n_0\
    );
\i__carry_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[3]\,
      I1 => active_cols_1(3),
      I2 => active_cols_1(2),
      I3 => \col_cnt_reg_n_0_[2]\,
      O => \i__carry_i_6__16_n_0\
    );
\i__carry_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => total_cols(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => total_cols(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => \i__carry_i_7__11_n_0\
    );
\i__carry_i_7__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(10),
      I1 => \row_cnt_reg__0\(11),
      O => \i__carry_i_7__12_n_0\
    );
\i__carry_i_7__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[11]\,
      I1 => \col_cnt_reg_n_0_[10]\,
      O => \i__carry_i_7__13_n_0\
    );
\i__carry_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(13),
      I1 => \row_cnt_reg__0\(0),
      I2 => \time_control_regs[0]\(14),
      I3 => \row_cnt_reg__0\(1),
      O => \i__carry_i_7__14_n_0\
    );
\i__carry_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \row_cnt_reg__0\(0),
      I1 => \time_control_regs[0]\(13),
      I2 => \row_cnt_reg__0\(1),
      I3 => \time_control_regs[0]\(14),
      O => \i__carry_i_7__15_n_0\
    );
\i__carry_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[1]\,
      I1 => active_cols_1(1),
      I2 => active_cols_1(0),
      I3 => \col_cnt_reg_n_0_[0]\,
      O => \i__carry_i_7__16_n_0\
    );
\i__carry_i_8__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(8),
      I1 => \row_cnt_reg__0\(9),
      O => \i__carry_i_8__13_n_0\
    );
\i__carry_i_8__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[9]\,
      I1 => \col_cnt_reg_n_0_[8]\,
      O => \i__carry_i_8__14_n_0\
    );
\i__carry_i_8__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => total_cols(12),
      O => \i__carry_i_8__15_n_0\
    );
\i__carry_i_8__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \time_control_regs[0]\(25),
      I1 => \row_cnt_reg__0\(12),
      O => \i__carry_i_8__16_n_0\
    );
\i__carry_i_8__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_cnt_reg__0\(12),
      I1 => \time_control_regs[0]\(25),
      O => \i__carry_i_8__17_n_0\
    );
\i__carry_i_8__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => active_cols_1(12),
      O => \i__carry_i_8__18_n_0\
    );
\i__carry_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(23),
      I1 => \row_cnt_reg__0\(10),
      I2 => \time_control_regs[0]\(24),
      I3 => \row_cnt_reg__0\(11),
      O => \i__carry_i_9__10_n_0\
    );
\i__carry_i_9__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(6),
      I1 => \row_cnt_reg__0\(7),
      O => \i__carry_i_9__11_n_0\
    );
\i__carry_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(10),
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => total_cols(11),
      I3 => \col_cnt_reg_n_0_[11]\,
      O => \i__carry_i_9__6_n_0\
    );
\i__carry_i_9__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[7]\,
      I1 => \col_cnt_reg_n_0_[6]\,
      O => \i__carry_i_9__7_n_0\
    );
\i__carry_i_9__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(23),
      I1 => \row_cnt_reg__0\(10),
      I2 => \time_control_regs[0]\(24),
      I3 => \row_cnt_reg__0\(11),
      O => \i__carry_i_9__8_n_0\
    );
\i__carry_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => active_cols_1(11),
      I1 => \col_cnt_reg_n_0_[11]\,
      I2 => active_cols_1(10),
      I3 => \col_cnt_reg_n_0_[10]\,
      O => \i__carry_i_9__9_n_0\
    );
in_fifo_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in_fifo_reset\,
      I1 => \^in_fifo_reset_reg_0\,
      O => in_fifo_reset0
    );
in_fifo_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF555D"
    )
        port map (
      I0 => fifo_rd_i,
      I1 => \GenerateDoutWriteFirstB.t_qb_reg[8]\,
      I2 => \genr_control_regs[0]\(1),
      I3 => eol_expected_d,
      I4 => aclken_0,
      I5 => in_fifo_reset_i_3_n_0,
      O => \^in_fifo_reset_reg_0\
    );
in_fifo_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \^intc_if\(8),
      I1 => t_qb(0),
      I2 => \^in_fifo_reset\,
      I3 => eol_expected_d,
      I4 => \^intc_if\(6),
      O => in_fifo_reset_i_3_n_0
    );
in_fifo_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => in_fifo_reset0,
      Q => \^in_fifo_reset\,
      R => sclr
    );
\intc_if[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => core_en_i,
      I1 => \genr_control_regs[0]\(0),
      I2 => aclken,
      I3 => \^intc_if\(6),
      O => \^intc_if\(0)
    );
\intc_if[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^intc_if\(8),
      I1 => \^intc_if\(6),
      I2 => \^intc_if\(5),
      I3 => \^intc_if\(7),
      O => \^intc_if\(4)
    );
leqOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_leqOp_carry_CO_UNCONNECTED(7),
      CO(6) => \^co\(0),
      CO(5) => leqOp_carry_n_2,
      CO(4) => leqOp_carry_n_3,
      CO(3) => NLW_leqOp_carry_CO_UNCONNECTED(3),
      CO(2) => leqOp_carry_n_5,
      CO(1) => leqOp_carry_n_6,
      CO(0) => leqOp_carry_n_7,
      DI(7) => '0',
      DI(6) => leqOp_carry_i_1_n_0,
      DI(5) => leqOp_carry_i_2_n_0,
      DI(4) => leqOp_carry_i_3_n_0,
      DI(3) => leqOp_carry_i_4_n_0,
      DI(2) => leqOp_carry_i_5_n_0,
      DI(1) => leqOp_carry_i_6_n_0,
      DI(0) => leqOp_carry_i_7_n_0,
      O(7 downto 0) => NLW_leqOp_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => leqOp_carry_i_8_n_0,
      S(5) => leqOp_carry_i_9_n_0,
      S(4) => leqOp_carry_i_10_n_0,
      S(3) => leqOp_carry_i_11_n_0,
      S(2) => leqOp_carry_i_12_n_0,
      S(1) => leqOp_carry_i_13_n_0,
      S(0) => leqOp_carry_i_14_n_0
    );
leqOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \col_cnt_reg_n_0_[12]\,
      O => leqOp_carry_i_1_n_0
    );
leqOp_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[8]\,
      I1 => \time_control_regs[0]\(8),
      I2 => \col_cnt_reg_n_0_[9]\,
      I3 => \time_control_regs[0]\(9),
      O => leqOp_carry_i_10_n_0
    );
leqOp_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[6]\,
      I1 => \time_control_regs[0]\(6),
      I2 => \col_cnt_reg_n_0_[7]\,
      I3 => \time_control_regs[0]\(7),
      O => leqOp_carry_i_11_n_0
    );
leqOp_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \time_control_regs[0]\(4),
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => \time_control_regs[0]\(5),
      O => leqOp_carry_i_12_n_0
    );
leqOp_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[2]\,
      I1 => \time_control_regs[0]\(2),
      I2 => \col_cnt_reg_n_0_[3]\,
      I3 => \time_control_regs[0]\(3),
      O => leqOp_carry_i_13_n_0
    );
leqOp_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \col_cnt_reg_n_0_[1]\,
      I3 => \time_control_regs[0]\(1),
      O => leqOp_carry_i_14_n_0
    );
leqOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(10),
      I1 => \col_cnt_reg_n_0_[10]\,
      I2 => \time_control_regs[0]\(11),
      I3 => \col_cnt_reg_n_0_[11]\,
      O => leqOp_carry_i_2_n_0
    );
leqOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => \time_control_regs[0]\(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => leqOp_carry_i_3_n_0
    );
leqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => \time_control_regs[0]\(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => leqOp_carry_i_4_n_0
    );
leqOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => \time_control_regs[0]\(5),
      I3 => \col_cnt_reg_n_0_[5]\,
      O => leqOp_carry_i_5_n_0
    );
leqOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => \time_control_regs[0]\(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => leqOp_carry_i_6_n_0
    );
leqOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => \time_control_regs[0]\(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => leqOp_carry_i_7_n_0
    );
leqOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => \time_control_regs[0]\(12),
      O => leqOp_carry_i_8_n_0
    );
leqOp_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[10]\,
      I1 => \time_control_regs[0]\(10),
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => \time_control_regs[0]\(11),
      O => leqOp_carry_i_9_n_0
    );
\leqOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \NLW_leqOp_inferred__0/i__carry_CO_UNCONNECTED\(7),
      CO(6) => leqOp24_in,
      CO(5) => \leqOp_inferred__0/i__carry_n_2\,
      CO(4) => \leqOp_inferred__0/i__carry_n_3\,
      CO(3) => \NLW_leqOp_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \leqOp_inferred__0/i__carry_n_5\,
      CO(1) => \leqOp_inferred__0/i__carry_n_6\,
      CO(0) => \leqOp_inferred__0/i__carry_n_7\,
      DI(7) => '0',
      DI(6) => \i__carry_i_1__19_n_0\,
      DI(5) => \i__carry_i_2__11_n_0\,
      DI(4) => \i__carry_i_3__11_n_0\,
      DI(3) => \i__carry_i_4__11_n_0\,
      DI(2) => \i__carry_i_5__11_n_0\,
      DI(1) => \i__carry_i_6__11_n_0\,
      DI(0) => \i__carry_i_7__11_n_0\,
      O(7 downto 0) => \NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \i__carry_i_8__15_n_0\,
      S(5) => \i__carry_i_9__6_n_0\,
      S(4) => \i__carry_i_10__9_n_0\,
      S(3) => \i__carry_i_11__5_n_0\,
      S(2) => \i__carry_i_12__5_n_0\,
      S(1) => \i__carry_i_13__3_n_0\,
      S(0) => \i__carry_i_14__3_n_0\
    );
\leqOp_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \NLW_leqOp_inferred__1/i__carry_CO_UNCONNECTED\(7),
      CO(6) => leqOp17_in,
      CO(5) => \leqOp_inferred__1/i__carry_n_2\,
      CO(4) => \leqOp_inferred__1/i__carry_n_3\,
      CO(3) => \NLW_leqOp_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \leqOp_inferred__1/i__carry_n_5\,
      CO(1) => \leqOp_inferred__1/i__carry_n_6\,
      CO(0) => \leqOp_inferred__1/i__carry_n_7\,
      DI(7) => '0',
      DI(6) => \i__carry_i_1__21_n_0\,
      DI(5) => \i__carry_i_2__14_n_0\,
      DI(4) => \i__carry_i_3__14_n_0\,
      DI(3) => \i__carry_i_4__14_n_0\,
      DI(2) => \i__carry_i_5__14_n_0\,
      DI(1) => \i__carry_i_6__14_n_0\,
      DI(0) => \i__carry_i_7__14_n_0\,
      O(7 downto 0) => \NLW_leqOp_inferred__1/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \i__carry_i_8__17_n_0\,
      S(5) => \i__carry_i_9__8_n_0\,
      S(4) => \i__carry_i_10__7_n_0\,
      S(3) => \i__carry_i_11__3_n_0\,
      S(2) => \i__carry_i_12__3_n_0\,
      S(1) => \i__carry_i_13__1_n_0\,
      S(0) => \i__carry_i_14__1_n_0\
    );
\leqOp_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \NLW_leqOp_inferred__2/i__carry_CO_UNCONNECTED\(7),
      CO(6) => leqOp16_in,
      CO(5) => \leqOp_inferred__2/i__carry_n_2\,
      CO(4) => \leqOp_inferred__2/i__carry_n_3\,
      CO(3) => \NLW_leqOp_inferred__2/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \leqOp_inferred__2/i__carry_n_5\,
      CO(1) => \leqOp_inferred__2/i__carry_n_6\,
      CO(0) => \leqOp_inferred__2/i__carry_n_7\,
      DI(7) => '0',
      DI(6) => \i__carry_i_1__22_n_0\,
      DI(5) => \i__carry_i_2__16_n_0\,
      DI(4) => \i__carry_i_3__16_n_0\,
      DI(3) => \i__carry_i_4__16_n_0\,
      DI(2) => \i__carry_i_5__16_n_0\,
      DI(1) => \i__carry_i_6__16_n_0\,
      DI(0) => \i__carry_i_7__16_n_0\,
      O(7 downto 0) => \NLW_leqOp_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \i__carry_i_8__18_n_0\,
      S(5) => \i__carry_i_9__9_n_0\,
      S(4) => \i__carry_i_10__8_n_0\,
      S(3) => \i__carry_i_11__4_n_0\,
      S(2) => \i__carry_i_12__4_n_0\,
      S(1) => \i__carry_i_13__2_n_0\,
      S(0) => \i__carry_i_14__2_n_0\
    );
line_cnt_tc_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => line_cnt_tc_i_4_n_0,
      I1 => line_cnt_tc_i_5_n_0,
      I2 => \row_cnt_reg__0\(6),
      I3 => \row_cnt_reg__0\(5),
      I4 => \row_cnt_reg__0\(3),
      O => line_cnt_tc_i_2_n_0
    );
line_cnt_tc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \row_cnt_reg__0\(0),
      I1 => \row_cnt_reg__0\(12),
      I2 => \row_cnt_reg__0\(2),
      I3 => \row_cnt_reg__0\(11),
      I4 => \row_cnt_reg__0\(9),
      I5 => \row_cnt_reg__0\(4),
      O => line_cnt_tc_i_4_n_0
    );
line_cnt_tc_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \row_cnt_reg__0\(10),
      I1 => \row_cnt_reg__0\(1),
      I2 => \row_cnt_reg__0\(7),
      I3 => \row_cnt_reg__0\(8),
      O => line_cnt_tc_i_5_n_0
    );
line_cnt_tc_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gtOp22_in,
      I1 => gtOp23_in,
      I2 => leqOp24_in,
      O => fifo_rd_i_reg_0
    );
line_cnt_tc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \write_ptr_int_reg[2]\,
      D => line_cnt_tc_i_2_n_0,
      Q => \^intc_if\(3),
      R => '0'
    );
ltOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_ltOp_carry_CO_UNCONNECTED(7),
      CO(6) => ltOp_carry_n_1,
      CO(5) => ltOp_carry_n_2,
      CO(4) => ltOp_carry_n_3,
      CO(3) => NLW_ltOp_carry_CO_UNCONNECTED(3),
      CO(2) => ltOp_carry_n_5,
      CO(1) => ltOp_carry_n_6,
      CO(0) => ltOp_carry_n_7,
      DI(7) => '0',
      DI(6) => ltOp_carry_i_1_n_0,
      DI(5) => \ltOp_carry_i_2__1_n_0\,
      DI(4) => \ltOp_carry_i_3__1_n_0\,
      DI(3) => \ltOp_carry_i_4__1_n_0\,
      DI(2) => \ltOp_carry_i_5__1_n_0\,
      DI(1) => \ltOp_carry_i_6__1_n_0\,
      DI(0) => \ltOp_carry_i_7__1_n_0\,
      O(7 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => \ltOp_carry_i_8__1_n_0\,
      S(5) => \ltOp_carry_i_9__1_n_0\,
      S(4) => \ltOp_carry_i_10__1_n_0\,
      S(3) => \ltOp_carry_i_11__0_n_0\,
      S(2) => \ltOp_carry_i_12__0_n_0\,
      S(1) => ltOp_carry_i_13_n_0,
      S(0) => ltOp_carry_i_14_n_0
    );
ltOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => total_rows(12),
      I1 => \row_cnt_reg__0\(12),
      O => ltOp_carry_i_1_n_0
    );
\ltOp_carry_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(9),
      I1 => \row_cnt_reg__0\(9),
      I2 => total_rows(8),
      I3 => \row_cnt_reg__0\(8),
      O => \ltOp_carry_i_10__1_n_0\
    );
\ltOp_carry_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(7),
      I1 => \row_cnt_reg__0\(7),
      I2 => total_rows(6),
      I3 => \row_cnt_reg__0\(6),
      O => \ltOp_carry_i_11__0_n_0\
    );
\ltOp_carry_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(5),
      I1 => \row_cnt_reg__0\(5),
      I2 => total_rows(4),
      I3 => \row_cnt_reg__0\(4),
      O => \ltOp_carry_i_12__0_n_0\
    );
ltOp_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(3),
      I1 => \row_cnt_reg__0\(3),
      I2 => total_rows(2),
      I3 => \row_cnt_reg__0\(2),
      O => ltOp_carry_i_13_n_0
    );
ltOp_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(1),
      I1 => \row_cnt_reg__0\(1),
      I2 => total_rows(0),
      I3 => \row_cnt_reg__0\(0),
      O => ltOp_carry_i_14_n_0
    );
\ltOp_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \row_cnt_reg__0\(11),
      I1 => total_rows(11),
      I2 => total_rows(10),
      I3 => \row_cnt_reg__0\(10),
      O => \ltOp_carry_i_2__1_n_0\
    );
\ltOp_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \row_cnt_reg__0\(9),
      I1 => total_rows(9),
      I2 => total_rows(8),
      I3 => \row_cnt_reg__0\(8),
      O => \ltOp_carry_i_3__1_n_0\
    );
\ltOp_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \row_cnt_reg__0\(7),
      I1 => total_rows(7),
      I2 => total_rows(6),
      I3 => \row_cnt_reg__0\(6),
      O => \ltOp_carry_i_4__1_n_0\
    );
\ltOp_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \row_cnt_reg__0\(5),
      I1 => total_rows(5),
      I2 => total_rows(4),
      I3 => \row_cnt_reg__0\(4),
      O => \ltOp_carry_i_5__1_n_0\
    );
\ltOp_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \row_cnt_reg__0\(3),
      I1 => total_rows(3),
      I2 => total_rows(2),
      I3 => \row_cnt_reg__0\(2),
      O => \ltOp_carry_i_6__1_n_0\
    );
\ltOp_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \row_cnt_reg__0\(1),
      I1 => total_rows(1),
      I2 => total_rows(0),
      I3 => \row_cnt_reg__0\(0),
      O => \ltOp_carry_i_7__1_n_0\
    );
\ltOp_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_cnt_reg__0\(12),
      I1 => total_rows(12),
      O => \ltOp_carry_i_8__1_n_0\
    );
\ltOp_carry_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_rows(11),
      I1 => \row_cnt_reg__0\(11),
      I2 => total_rows(10),
      I3 => \row_cnt_reg__0\(10),
      O => \ltOp_carry_i_9__1_n_0\
    );
\needs_delay.shift_register_reg[3][3]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => \row_reg[0]\,
      O => rb_select_ce
    );
\needs_delay.shift_register_reg[4][7]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => \row_reg[0]\,
      O => g_select_ce
    );
out_fifo_eol_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => out_fifo_eol_i_2_n_0,
      I1 => out_fifo_eol_i_3_n_0,
      I2 => out_fifo_eol_i_4_n_0,
      I3 => out_fifo_eol_i_5_n_0,
      I4 => out_fifo_eol_i_6_n_0,
      I5 => out_fifo_eol_i_7_n_0,
      O => eqOp1_out
    );
out_fifo_eol_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(8),
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => total_cols(9),
      I3 => \col_cnt_reg_n_0_[9]\,
      O => out_fifo_eol_i_2_n_0
    );
out_fifo_eol_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(4),
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => total_cols(5),
      I3 => \col_cnt_reg_n_0_[5]\,
      O => out_fifo_eol_i_3_n_0
    );
out_fifo_eol_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(6),
      I1 => \col_cnt_reg_n_0_[6]\,
      I2 => total_cols(7),
      I3 => \col_cnt_reg_n_0_[7]\,
      O => out_fifo_eol_i_4_n_0
    );
out_fifo_eol_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(2),
      I1 => \col_cnt_reg_n_0_[2]\,
      I2 => total_cols(3),
      I3 => \col_cnt_reg_n_0_[3]\,
      O => out_fifo_eol_i_5_n_0
    );
out_fifo_eol_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => total_cols(0),
      I1 => \col_cnt_reg_n_0_[0]\,
      I2 => total_cols(1),
      I3 => \col_cnt_reg_n_0_[1]\,
      O => out_fifo_eol_i_6_n_0
    );
out_fifo_eol_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[12]\,
      I1 => total_cols(12),
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => total_cols(11),
      I4 => \col_cnt_reg_n_0_[10]\,
      I5 => total_cols(10),
      O => out_fifo_eol_i_7_n_0
    );
out_fifo_eol_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => eqOp1_out,
      Q => da(0),
      R => sclr
    );
out_fifo_sof_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sof_expected_i_2_n_0,
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => \row_cnt_reg__0\(1),
      I4 => out_fifo_sof_i_2_n_0,
      I5 => sof_expected_i_4_n_0,
      O => out_fifo_sof0
    );
out_fifo_sof_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[4]\,
      I1 => \col_cnt_reg_n_0_[3]\,
      I2 => \col_cnt_reg_n_0_[6]\,
      I3 => \col_cnt_reg_n_0_[7]\,
      I4 => \row_cnt_reg__0\(2),
      O => out_fifo_sof_i_2_n_0
    );
out_fifo_sof_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => out_fifo_sof0,
      Q => da(1),
      S => sclr
    );
pixel_cnt_tc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => pixel_cnt_tc_i_2_n_0,
      I1 => \col_cnt_reg_n_0_[11]\,
      I2 => \col_cnt_reg_n_0_[12]\,
      O => pixel_cnt_tc_i_1_n_0
    );
pixel_cnt_tc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[9]\,
      I1 => \col_cnt_reg_n_0_[7]\,
      I2 => \col_cnt[6]_i_2_n_0\,
      I3 => \col_cnt_reg_n_0_[6]\,
      I4 => \col_cnt_reg_n_0_[8]\,
      I5 => \col_cnt_reg_n_0_[10]\,
      O => pixel_cnt_tc_i_2_n_0
    );
pixel_cnt_tc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \write_ptr_int_reg[2]\,
      D => pixel_cnt_tc_i_1_n_0,
      Q => \^intc_if\(2),
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \row_cnt_reg__0\(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__1\(8 downto 1),
      S(7 downto 0) => \row_cnt_reg__0\(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_carry__0_n_5\,
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \plusOp__1\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \row_cnt_reg__0\(12 downto 9)
    );
\q[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => resetn_out,
      I2 => Q(0),
      O => SR(0)
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => resetn_out,
      O => \q_reg[0]\
    );
\rb_orig_a_d2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => resetn_out,
      I2 => \row_reg[0]\,
      O => \rb_orig_a_d2_reg[7]\(0)
    );
\row[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => eqOp,
      O => \row_reg[12]\(0)
    );
\row[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => eqOp_0,
      O => \row_reg[12]_0\(0)
    );
\row_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(0),
      O => \row_cnt[0]_i_1_n_0\
    );
\row_cnt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55750000FFFFFFFF"
    )
        port map (
      I0 => \col_cnt[12]_i_4_n_0\,
      I1 => ltOp_carry_n_1,
      I2 => geqOp,
      I3 => eol_late_i3_out,
      I4 => col_cnt,
      I5 => resetn_out,
      O => \row_cnt[12]_i_1_n_0\
    );
\row_cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => col_cnt,
      I1 => eol_late_i3_out,
      I2 => geqOp,
      O => row_cnt
    );
\row_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \row_cnt[0]_i_1_n_0\,
      Q => \row_cnt_reg__0\(0),
      S => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(10),
      Q => \row_cnt_reg__0\(10),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(11),
      Q => \row_cnt_reg__0\(11),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(12),
      Q => \row_cnt_reg__0\(12),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(1),
      Q => \row_cnt_reg__0\(1),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(2),
      Q => \row_cnt_reg__0\(2),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(3),
      Q => \row_cnt_reg__0\(3),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(4),
      Q => \row_cnt_reg__0\(4),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(5),
      Q => \row_cnt_reg__0\(5),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(6),
      Q => \row_cnt_reg__0\(6),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(7),
      Q => \row_cnt_reg__0\(7),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(8),
      Q => \row_cnt_reg__0\(8),
      R => \row_cnt[12]_i_1_n_0\
    );
\row_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row_cnt,
      D => \plusOp__1\(9),
      Q => \row_cnt_reg__0\(9),
      R => \row_cnt[12]_i_1_n_0\
    );
sof_early_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => t_qb(1),
      I1 => \^in_fifo_reset\,
      I2 => sof_expected,
      I3 => \^intc_if\(8),
      I4 => fifo_rd_d,
      I5 => \^intc_if\(7),
      O => sof_early_i_i_1_n_0
    );
sof_early_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => sof_early_i_i_1_n_0,
      Q => \^intc_if\(7),
      R => sclr
    );
sof_expected_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sof_expected_i_2_n_0,
      I1 => \col_cnt_reg_n_0_[8]\,
      I2 => \col_cnt_reg_n_0_[5]\,
      I3 => \row_cnt_reg__0\(1),
      I4 => sof_expected_i_3_n_0,
      I5 => sof_expected_i_4_n_0,
      O => sof_expected0
    );
sof_expected_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[9]\,
      I1 => \col_cnt_reg_n_0_[1]\,
      I2 => \row_cnt_reg__0\(9),
      I3 => \row_cnt_reg__0\(12),
      I4 => sof_expected_i_5_n_0,
      O => sof_expected_i_2_n_0
    );
sof_expected_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[3]\,
      I1 => \col_cnt_reg_n_0_[4]\,
      I2 => \row_cnt_reg__0\(2),
      I3 => \col_cnt_reg_n_0_[6]\,
      I4 => \col_cnt_reg_n_0_[7]\,
      O => sof_expected_i_3_n_0
    );
sof_expected_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \col_cnt_reg_n_0_[0]\,
      I1 => \row_cnt_reg__0\(8),
      I2 => \col_cnt_reg_n_0_[2]\,
      I3 => \row_cnt_reg__0\(3),
      I4 => sof_expected_i_6_n_0,
      I5 => sof_expected_i_7_n_0,
      O => sof_expected_i_4_n_0
    );
sof_expected_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \row_cnt_reg__0\(0),
      I1 => \col_cnt_reg_n_0_[12]\,
      I2 => \col_cnt_reg_n_0_[11]\,
      I3 => \col_cnt_reg_n_0_[10]\,
      I4 => \row_cnt_reg__0\(11),
      I5 => \row_cnt_reg__0\(10),
      O => sof_expected_i_5_n_0
    );
sof_expected_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(4),
      I1 => \row_cnt_reg__0\(5),
      O => sof_expected_i_6_n_0
    );
sof_expected_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_cnt_reg__0\(6),
      I1 => \row_cnt_reg__0\(7),
      O => sof_expected_i_7_n_0
    );
sof_expected_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => sof_expected0,
      Q => sof_expected,
      R => sclr
    );
sof_late_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aclken,
      I1 => \genr_control_regs[0]\(0),
      O => \^master_en\
    );
sof_late_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F3F2A00"
    )
        port map (
      I0 => sof_expected,
      I1 => \^in_fifo_reset\,
      I2 => t_qb(1),
      I3 => fifo_rd_d,
      I4 => \^intc_if\(8),
      O => sof_late_i2_out
    );
sof_late_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^master_en\,
      D => sof_late_i2_out,
      Q => \^intc_if\(8),
      R => sclr
    );
sync_active_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => resetn_out,
      I2 => t_qb(1),
      I3 => sync_active_reg_0,
      O => sync_active_reg
    );
\total_cols[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      O => \total_cols[8]_i_2_n_0\
    );
\total_cols_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => total_cols(0),
      R => '0'
    );
\total_cols_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(10),
      Q => total_cols(10),
      R => '0'
    );
\total_cols_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(11),
      Q => total_cols(11),
      R => '0'
    );
\total_cols_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(12),
      Q => total_cols(12),
      R => '0'
    );
\total_cols_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \total_cols_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \total_cols_reg[12]_i_1_n_5\,
      CO(1) => \total_cols_reg[12]_i_1_n_6\,
      CO(0) => \total_cols_reg[12]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_total_cols_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => plusOp(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \time_control_regs[0]\(12 downto 9)
    );
\total_cols_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => total_cols(1),
      R => '0'
    );
\total_cols_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => total_cols(2),
      R => '0'
    );
\total_cols_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => total_cols(3),
      R => '0'
    );
\total_cols_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => total_cols(4),
      R => '0'
    );
\total_cols_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => total_cols(5),
      R => '0'
    );
\total_cols_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => total_cols(6),
      R => '0'
    );
\total_cols_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(7),
      Q => total_cols(7),
      R => '0'
    );
\total_cols_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(8),
      Q => total_cols(8),
      R => '0'
    );
\total_cols_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_control_regs[0]\(0),
      CI_TOP => '0',
      CO(7) => \total_cols_reg[8]_i_1_n_0\,
      CO(6) => \total_cols_reg[8]_i_1_n_1\,
      CO(5) => \total_cols_reg[8]_i_1_n_2\,
      CO(4) => \total_cols_reg[8]_i_1_n_3\,
      CO(3) => \NLW_total_cols_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \total_cols_reg[8]_i_1_n_5\,
      CO(1) => \total_cols_reg[8]_i_1_n_6\,
      CO(0) => \total_cols_reg[8]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \time_control_regs[0]\(6),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => plusOp(8 downto 1),
      S(7 downto 6) => \time_control_regs[0]\(8 downto 7),
      S(5) => \total_cols[8]_i_2_n_0\,
      S(4 downto 0) => \time_control_regs[0]\(5 downto 1)
    );
\total_cols_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => plusOp(9),
      Q => total_cols(9),
      R => '0'
    );
\total_rows[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      O => \total_rows[8]_i_2_n_0\
    );
\total_rows_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \time_control_regs[0]\(13),
      Q => total_rows(0),
      R => '0'
    );
\total_rows_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[12]_i_1_n_14\,
      Q => total_rows(10),
      R => '0'
    );
\total_rows_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[12]_i_1_n_13\,
      Q => total_rows(11),
      R => '0'
    );
\total_rows_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[12]_i_1_n_12\,
      Q => total_rows(12),
      R => '0'
    );
\total_rows_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \total_rows_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_total_rows_reg[12]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \total_rows_reg[12]_i_1_n_5\,
      CO(1) => \total_rows_reg[12]_i_1_n_6\,
      CO(0) => \total_rows_reg[12]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_total_rows_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \total_rows_reg[12]_i_1_n_12\,
      O(2) => \total_rows_reg[12]_i_1_n_13\,
      O(1) => \total_rows_reg[12]_i_1_n_14\,
      O(0) => \total_rows_reg[12]_i_1_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \time_control_regs[0]\(25 downto 22)
    );
\total_rows_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[8]_i_1_n_15\,
      Q => total_rows(1),
      R => '0'
    );
\total_rows_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[8]_i_1_n_14\,
      Q => total_rows(2),
      R => '0'
    );
\total_rows_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[8]_i_1_n_13\,
      Q => total_rows(3),
      R => '0'
    );
\total_rows_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[8]_i_1_n_12\,
      Q => total_rows(4),
      R => '0'
    );
\total_rows_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[8]_i_1_n_11\,
      Q => total_rows(5),
      R => '0'
    );
\total_rows_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[8]_i_1_n_10\,
      Q => total_rows(6),
      R => '0'
    );
\total_rows_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[8]_i_1_n_9\,
      Q => total_rows(7),
      R => '0'
    );
\total_rows_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[8]_i_1_n_8\,
      Q => total_rows(8),
      R => '0'
    );
\total_rows_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \total_rows_reg[8]_i_1_n_0\,
      CO(6) => \total_rows_reg[8]_i_1_n_1\,
      CO(5) => \total_rows_reg[8]_i_1_n_2\,
      CO(4) => \total_rows_reg[8]_i_1_n_3\,
      CO(3) => \NLW_total_rows_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \total_rows_reg[8]_i_1_n_5\,
      CO(1) => \total_rows_reg[8]_i_1_n_6\,
      CO(0) => \total_rows_reg[8]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \time_control_regs[0]\(15),
      DI(0) => '0',
      O(7) => \total_rows_reg[8]_i_1_n_8\,
      O(6) => \total_rows_reg[8]_i_1_n_9\,
      O(5) => \total_rows_reg[8]_i_1_n_10\,
      O(4) => \total_rows_reg[8]_i_1_n_11\,
      O(3) => \total_rows_reg[8]_i_1_n_12\,
      O(2) => \total_rows_reg[8]_i_1_n_13\,
      O(1) => \total_rows_reg[8]_i_1_n_14\,
      O(0) => \total_rows_reg[8]_i_1_n_15\,
      S(7 downto 2) => \time_control_regs[0]\(21 downto 16),
      S(1) => \total_rows[8]_i_2_n_0\,
      S(0) => \time_control_regs[0]\(14)
    );
\total_rows_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \total_rows_reg[12]_i_1_n_15\,
      Q => total_rows(9),
      R => '0'
    );
\valid_dm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => resetn_out,
      O => E(0)
    );
\var_min_cols[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => sync_active_to_G,
      O => \var_min_cols_reg[9]\(0)
    );
\video_data_out_p[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => active_outmux,
      O => \video_data_out_p_reg[0]\(0)
    );
we_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => ce_rb_pix_mat,
      O => we
    );
\we_inferred_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^intc_if\(0),
      I1 => green_g_pix_mat,
      O => ram_reg_bram_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_bilinear_G is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_bilinear_G : entity is "bilinear_G";
end design_1_v_cfa_0_0_bilinear_G;

architecture STRUCTURE of design_1_v_cfa_0_0_bilinear_G is
  signal i_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_b : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q[3]_i_2_n_0\ : STD_LOGIC;
  signal \q[5]_i_2_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \q[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \q[5]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \q[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \q[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \q[7]_i_2\ : label is "soft_lutpair61";
begin
\i_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => i_a(0),
      R => SR(0)
    );
\i_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => i_a(1),
      R => SR(0)
    );
\i_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => i_a(2),
      R => SR(0)
    );
\i_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => i_a(3),
      R => SR(0)
    );
\i_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => i_a(4),
      R => SR(0)
    );
\i_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => i_a(5),
      R => SR(0)
    );
\i_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => i_a(6),
      R => SR(0)
    );
\i_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => i_a(7),
      R => SR(0)
    );
\i_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]\(0),
      Q => i_b(0),
      R => SR(0)
    );
\i_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]\(1),
      Q => i_b(1),
      R => SR(0)
    );
\i_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]\(2),
      Q => i_b(2),
      R => SR(0)
    );
\i_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]\(3),
      Q => i_b(3),
      R => SR(0)
    );
\i_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]\(4),
      Q => i_b(4),
      R => SR(0)
    );
\i_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]\(5),
      Q => i_b(5),
      R => SR(0)
    );
\i_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]\(6),
      Q => i_b(6),
      R => SR(0)
    );
\i_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]\(7),
      Q => i_b(7),
      R => SR(0)
    );
\q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => i_a(0),
      I1 => i_b(0),
      I2 => i_b(1),
      I3 => i_a(1),
      O => p_0_in(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => i_b(0),
      I1 => i_a(0),
      I2 => i_a(1),
      I3 => i_b(1),
      I4 => i_b(2),
      I5 => i_a(2),
      O => p_0_in(1)
    );
\q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \q[3]_i_2_n_0\,
      I1 => i_b(3),
      I2 => i_a(3),
      O => p_0_in(2)
    );
\q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \q[3]_i_2_n_0\,
      I1 => i_a(3),
      I2 => i_b(3),
      I3 => i_b(4),
      I4 => i_a(4),
      O => p_0_in(3)
    );
\q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => i_b(2),
      I1 => i_a(2),
      I2 => i_b(0),
      I3 => i_a(0),
      I4 => i_a(1),
      I5 => i_b(1),
      O => \q[3]_i_2_n_0\
    );
\q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \q[5]_i_2_n_0\,
      I1 => i_b(5),
      I2 => i_a(5),
      O => p_0_in(4)
    );
\q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \q[5]_i_2_n_0\,
      I1 => i_a(5),
      I2 => i_b(5),
      I3 => i_b(6),
      I4 => i_a(6),
      O => p_0_in(5)
    );
\q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => i_b(4),
      I1 => i_a(4),
      I2 => \q[3]_i_2_n_0\,
      I3 => i_a(3),
      I4 => i_b(3),
      O => \q[5]_i_2_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \q[7]_i_2_n_0\,
      I1 => i_b(7),
      I2 => i_a(7),
      O => p_0_in(6)
    );
\q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => i_b(7),
      I1 => i_a(7),
      I2 => \q[7]_i_2_n_0\,
      O => p_0_in(7)
    );
\q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => i_b(6),
      I1 => i_a(6),
      I2 => \q[5]_i_2_n_0\,
      I3 => i_a(5),
      I4 => i_b(5),
      O => \q[7]_i_2_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(0),
      Q => Q(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(1),
      Q => Q(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(2),
      Q => Q(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(3),
      Q => Q(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(4),
      Q => Q(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(5),
      Q => Q(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(6),
      Q => Q(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(7),
      Q => Q(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_delay_sclr is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_b_reg[7]\ : out STD_LOGIC;
    nhood : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \valid_ablr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_delay_sclr : entity is "delay_sclr";
end design_1_v_cfa_0_0_delay_sclr;

architecture STRUCTURE of design_1_v_cfa_0_0_delay_sclr is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \needs_delay.shift_register_reg[1]_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \needs_delay.shift_register_reg[2]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal valid_ablr_d : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\i_a[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => valid_ablr_d(1),
      I1 => nhood(0),
      I2 => \needs_delay.shift_register_reg[1][7]\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => nhood(8),
      O => D(0)
    );
\i_a[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => valid_ablr_d(1),
      I1 => nhood(1),
      I2 => \needs_delay.shift_register_reg[1][7]\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => nhood(9),
      O => D(1)
    );
\i_a[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => valid_ablr_d(1),
      I1 => nhood(2),
      I2 => \needs_delay.shift_register_reg[1][7]\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => nhood(10),
      O => D(2)
    );
\i_a[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => valid_ablr_d(1),
      I1 => nhood(3),
      I2 => \needs_delay.shift_register_reg[1][7]\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => nhood(11),
      O => D(3)
    );
\i_a[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => valid_ablr_d(1),
      I1 => nhood(4),
      I2 => \needs_delay.shift_register_reg[1][7]\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => nhood(12),
      O => D(4)
    );
\i_a[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => valid_ablr_d(1),
      I1 => nhood(5),
      I2 => \needs_delay.shift_register_reg[1][7]\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => nhood(13),
      O => D(5)
    );
\i_a[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => valid_ablr_d(1),
      I1 => nhood(6),
      I2 => \needs_delay.shift_register_reg[1][7]\(6),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => nhood(14),
      O => D(6)
    );
\i_a[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => valid_ablr_d(1),
      I1 => nhood(7),
      I2 => \needs_delay.shift_register_reg[1][7]\(7),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => nhood(15),
      O => D(7)
    );
\i_b[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => valid_ablr_d(0),
      I1 => valid_ablr_d(1),
      O => \i_b_reg[7]\
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr_reg[3]\(0),
      Q => \needs_delay.shift_register_reg[1]_7\(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr_reg[3]\(1),
      Q => \needs_delay.shift_register_reg[1]_7\(1),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr_reg[3]\(2),
      Q => \needs_delay.shift_register_reg[1]_7\(2),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr_reg[3]\(3),
      Q => \needs_delay.shift_register_reg[1]_7\(3),
      R => SR(0)
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1]_7\(0),
      Q => \needs_delay.shift_register_reg[2]_8\(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1]_7\(1),
      Q => \needs_delay.shift_register_reg[2]_8\(1),
      R => SR(0)
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1]_7\(2),
      Q => \needs_delay.shift_register_reg[2]_8\(2),
      R => SR(0)
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1]_7\(3),
      Q => \needs_delay.shift_register_reg[2]_8\(3),
      R => SR(0)
    );
\needs_delay.shift_register_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2]_8\(0),
      Q => valid_ablr_d(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2]_8\(1),
      Q => valid_ablr_d(1),
      R => SR(0)
    );
\needs_delay.shift_register_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2]_8\(2),
      Q => \^q\(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2]_8\(3),
      Q => \^q\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_delay_sclr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_delay_sclr__parameterized0\ : entity is "delay_sclr";
end \design_1_v_cfa_0_0_delay_sclr__parameterized0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_delay_sclr__parameterized0\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(0),
      Q => Q(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(1),
      Q => Q(1),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(2),
      Q => Q(2),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(3),
      Q => Q(3),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(4),
      Q => Q(4),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(5),
      Q => Q(5),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(6),
      Q => Q(6),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(7),
      Q => Q(7),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(8),
      Q => Q(8),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_delay_sclr__parameterized0_46\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_delay_sclr__parameterized0_46\ : entity is "delay_sclr";
end \design_1_v_cfa_0_0_delay_sclr__parameterized0_46\;

architecture STRUCTURE of \design_1_v_cfa_0_0_delay_sclr__parameterized0_46\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(0),
      Q => Q(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(1),
      Q => Q(1),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(2),
      Q => Q(2),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(3),
      Q => Q(3),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(4),
      Q => Q(4),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(5),
      Q => Q(5),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(6),
      Q => Q(6),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(7),
      Q => Q(7),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(8),
      Q => Q(8),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_delay_sclr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 10 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_delay_sclr__parameterized1\ : entity is "delay_sclr";
end \design_1_v_cfa_0_0_delay_sclr__parameterized1\;

architecture STRUCTURE of \design_1_v_cfa_0_0_delay_sclr__parameterized1\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(0),
      Q => Q(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(10),
      Q => Q(10),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(1),
      Q => Q(1),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(2),
      Q => Q(2),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(3),
      Q => Q(3),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(4),
      Q => Q(4),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(5),
      Q => Q(5),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(6),
      Q => Q(6),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(7),
      Q => Q(7),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(8),
      Q => Q(8),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_delay_sclr__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_delay_sclr__parameterized2\ : entity is "delay_sclr";
end \design_1_v_cfa_0_0_delay_sclr__parameterized2\;

architecture STRUCTURE of \design_1_v_cfa_0_0_delay_sclr__parameterized2\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_delay_sclr__parameterized2_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_delay_sclr__parameterized2_45\ : entity is "delay_sclr";
end \design_1_v_cfa_0_0_delay_sclr__parameterized2_45\;

architecture STRUCTURE of \design_1_v_cfa_0_0_delay_sclr__parameterized2_45\ is
begin
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\needs_delay.shift_register_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_delay_sclr__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_delay_sclr__parameterized3\ : entity is "delay_sclr";
end \design_1_v_cfa_0_0_delay_sclr__parameterized3\;

architecture STRUCTURE of \design_1_v_cfa_0_0_delay_sclr__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[1][7]\ : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\g_d3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCACAAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \g_d2_reg[7]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \row_reg[0]\(0),
      I5 => \time_control_regs[0]\(0),
      O => D(0)
    );
\g_d3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCACAAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \g_d2_reg[7]\(1),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \row_reg[0]\(0),
      I5 => \time_control_regs[0]\(0),
      O => D(1)
    );
\g_d3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCACAAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \g_d2_reg[7]\(2),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \row_reg[0]\(0),
      I5 => \time_control_regs[0]\(0),
      O => D(2)
    );
\g_d3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCACAAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \g_d2_reg[7]\(3),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \row_reg[0]\(0),
      I5 => \time_control_regs[0]\(0),
      O => D(3)
    );
\g_d3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCACAAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \g_d2_reg[7]\(4),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \row_reg[0]\(0),
      I5 => \time_control_regs[0]\(0),
      O => D(4)
    );
\g_d3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCACAAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \g_d2_reg[7]\(5),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \row_reg[0]\(0),
      I5 => \time_control_regs[0]\(0),
      O => D(5)
    );
\g_d3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCACAAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \g_d2_reg[7]\(6),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \row_reg[0]\(0),
      I5 => \time_control_regs[0]\(0),
      O => D(6)
    );
\g_d3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCACAAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \g_d2_reg[7]\(7),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \row_reg[0]\(0),
      I5 => \time_control_regs[0]\(0),
      O => D(7)
    );
\needs_delay.shift_register_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(0),
      Q => \needs_delay.shift_register_reg_n_0_[1][0]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(1),
      Q => \needs_delay.shift_register_reg_n_0_[1][1]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(2),
      Q => \needs_delay.shift_register_reg_n_0_[1][2]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(3),
      Q => \needs_delay.shift_register_reg_n_0_[1][3]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(4),
      Q => \needs_delay.shift_register_reg_n_0_[1][4]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(5),
      Q => \needs_delay.shift_register_reg_n_0_[1][5]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(6),
      Q => \needs_delay.shift_register_reg_n_0_[1][6]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(7),
      Q => \needs_delay.shift_register_reg_n_0_[1][7]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][0]\,
      Q => \^q\(0),
      R => aresetn
    );
\needs_delay.shift_register_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][1]\,
      Q => \^q\(1),
      R => aresetn
    );
\needs_delay.shift_register_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][2]\,
      Q => \^q\(2),
      R => aresetn
    );
\needs_delay.shift_register_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][3]\,
      Q => \^q\(3),
      R => aresetn
    );
\needs_delay.shift_register_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][4]\,
      Q => \^q\(4),
      R => aresetn
    );
\needs_delay.shift_register_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][5]\,
      Q => \^q\(5),
      R => aresetn
    );
\needs_delay.shift_register_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][6]\,
      Q => \^q\(6),
      R => aresetn
    );
\needs_delay.shift_register_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_n_0_[1][7]\,
      Q => \^q\(7),
      R => aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_delay_sclr__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_br_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_al_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_al_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_bl_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_ar_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_bl_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_ar_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aresetn : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    valid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[28][7]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][7]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][7]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][6]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][6]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][6]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][5]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][5]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][4]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][4]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][4]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][3]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][3]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][3]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][2]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][2]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][2]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][1]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][1]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][1]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][0]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][0]__0\ : in STD_LOGIC;
    RB_BR_g_bl : in STD_LOGIC_VECTOR ( 7 downto 0 );
    G_nhood : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RB_BR_g_al : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RB_BR_g_ar : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_delay_sclr__parameterized4\ : entity is "delay_sclr";
end \design_1_v_cfa_0_0_delay_sclr__parameterized4\;

architecture STRUCTURE of \design_1_v_cfa_0_0_delay_sclr__parameterized4\ is
  signal \i_al[7]_i_4_n_0\ : STD_LOGIC;
  signal \i_al[7]_i_5_n_0\ : STD_LOGIC;
  signal \i_ar[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_ar[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_ar[1]_i_2_n_0\ : STD_LOGIC;
  signal \i_ar[1]_i_3_n_0\ : STD_LOGIC;
  signal \i_ar[2]_i_2_n_0\ : STD_LOGIC;
  signal \i_ar[2]_i_3_n_0\ : STD_LOGIC;
  signal \i_ar[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_ar[3]_i_3_n_0\ : STD_LOGIC;
  signal \i_ar[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_ar[4]_i_3_n_0\ : STD_LOGIC;
  signal \i_ar[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_ar[5]_i_3_n_0\ : STD_LOGIC;
  signal \i_ar[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_ar[6]_i_3_n_0\ : STD_LOGIC;
  signal \i_ar[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_ar[7]_i_3_n_0\ : STD_LOGIC;
  signal \i_bl[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_bl[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_bl[1]_i_2_n_0\ : STD_LOGIC;
  signal \i_bl[1]_i_3_n_0\ : STD_LOGIC;
  signal \i_bl[2]_i_2_n_0\ : STD_LOGIC;
  signal \i_bl[2]_i_3_n_0\ : STD_LOGIC;
  signal \i_bl[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_bl[3]_i_3_n_0\ : STD_LOGIC;
  signal \i_bl[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_bl[4]_i_3_n_0\ : STD_LOGIC;
  signal \i_bl[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_bl[5]_i_3_n_0\ : STD_LOGIC;
  signal \i_bl[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_bl[6]_i_3_n_0\ : STD_LOGIC;
  signal \i_bl[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_bl[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_ar[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_ar[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_ar[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_ar[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_ar[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_ar[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_ar[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_ar[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_bl[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_bl[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_bl[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_bl[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_bl[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_bl[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_bl[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_bl[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_br[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_br[7]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][0]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][1]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][2]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[4][3]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_gate__0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_gate__1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_gate__2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_gate_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_r_0_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_r_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_r_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg_r_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_al[7]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i_al[7]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \m_br[7]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \m_br[7]_i_3\ : label is "soft_lutpair144";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 ";
  attribute srl_bus_name of \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3] ";
  attribute srl_name of \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\ : label is "U0/\cfa_top_inst/intcore/var_min_cfa_instance/get_RB_at_BR/delay_match_valid/needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1 ";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg_gate\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg_gate__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg_gate__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg_gate__2\ : label is "soft_lutpair147";
begin
\i_al[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(0),
      I1 => G_nhood(0),
      I2 => RB_BR_g_al(0),
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => RB_BR_g_ar(0),
      O => \i_al_reg[7]\(0)
    );
\i_al[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(1),
      I1 => G_nhood(1),
      I2 => RB_BR_g_al(1),
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => RB_BR_g_ar(1),
      O => \i_al_reg[7]\(1)
    );
\i_al[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(2),
      I1 => G_nhood(2),
      I2 => RB_BR_g_al(2),
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => RB_BR_g_ar(2),
      O => \i_al_reg[7]\(2)
    );
\i_al[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(3),
      I1 => G_nhood(3),
      I2 => RB_BR_g_al(3),
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => RB_BR_g_ar(3),
      O => \i_al_reg[7]\(3)
    );
\i_al[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(4),
      I1 => G_nhood(4),
      I2 => RB_BR_g_al(4),
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => RB_BR_g_ar(4),
      O => \i_al_reg[7]\(4)
    );
\i_al[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(5),
      I1 => G_nhood(5),
      I2 => RB_BR_g_al(5),
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => RB_BR_g_ar(5),
      O => \i_al_reg[7]\(5)
    );
\i_al[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(6),
      I1 => G_nhood(6),
      I2 => RB_BR_g_al(6),
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => RB_BR_g_ar(6),
      O => \i_al_reg[7]\(6)
    );
\i_al[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(7),
      I1 => G_nhood(7),
      I2 => RB_BR_g_al(7),
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => RB_BR_g_ar(7),
      O => \i_al_reg[7]\(7)
    );
\i_al[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      O => \i_al[7]_i_4_n_0\
    );
\i_al[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I3 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      O => \i_al[7]_i_5_n_0\
    );
\i_ar[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_bl(0),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(0),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_ar(0),
      O => \i_ar[0]_i_2_n_0\
    );
\i_ar[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_ar(0),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(0),
      I4 => G_nhood(8),
      I5 => \time_control_regs[0]\(0),
      O => \i_ar[0]_i_3_n_0\
    );
\i_ar[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_bl(1),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(1),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_ar(1),
      O => \i_ar[1]_i_2_n_0\
    );
\i_ar[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_ar(1),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(1),
      I4 => G_nhood(9),
      I5 => \time_control_regs[0]\(0),
      O => \i_ar[1]_i_3_n_0\
    );
\i_ar[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_bl(2),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(2),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_ar(2),
      O => \i_ar[2]_i_2_n_0\
    );
\i_ar[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_ar(2),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(2),
      I4 => G_nhood(10),
      I5 => \time_control_regs[0]\(0),
      O => \i_ar[2]_i_3_n_0\
    );
\i_ar[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_bl(3),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(3),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_ar(3),
      O => \i_ar[3]_i_2_n_0\
    );
\i_ar[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_ar(3),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(3),
      I4 => G_nhood(11),
      I5 => \time_control_regs[0]\(0),
      O => \i_ar[3]_i_3_n_0\
    );
\i_ar[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_bl(4),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(4),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_ar(4),
      O => \i_ar[4]_i_2_n_0\
    );
\i_ar[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_ar(4),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(4),
      I4 => G_nhood(12),
      I5 => \time_control_regs[0]\(0),
      O => \i_ar[4]_i_3_n_0\
    );
\i_ar[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_bl(5),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(5),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_ar(5),
      O => \i_ar[5]_i_2_n_0\
    );
\i_ar[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_ar(5),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(5),
      I4 => G_nhood(13),
      I5 => \time_control_regs[0]\(0),
      O => \i_ar[5]_i_3_n_0\
    );
\i_ar[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_bl(6),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(6),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_ar(6),
      O => \i_ar[6]_i_2_n_0\
    );
\i_ar[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_ar(6),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(6),
      I4 => G_nhood(14),
      I5 => \time_control_regs[0]\(0),
      O => \i_ar[6]_i_3_n_0\
    );
\i_ar[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_bl(7),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(7),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_ar(7),
      O => \i_ar[7]_i_2_n_0\
    );
\i_ar[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => RB_BR_g_ar(7),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(7),
      I4 => G_nhood(15),
      I5 => \time_control_regs[0]\(0),
      O => \i_ar[7]_i_3_n_0\
    );
\i_ar_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_ar[0]_i_2_n_0\,
      I1 => \i_ar[0]_i_3_n_0\,
      O => \i_ar_reg[7]\(0),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_ar_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_ar[1]_i_2_n_0\,
      I1 => \i_ar[1]_i_3_n_0\,
      O => \i_ar_reg[7]\(1),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_ar_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_ar[2]_i_2_n_0\,
      I1 => \i_ar[2]_i_3_n_0\,
      O => \i_ar_reg[7]\(2),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_ar_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_ar[3]_i_2_n_0\,
      I1 => \i_ar[3]_i_3_n_0\,
      O => \i_ar_reg[7]\(3),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_ar_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_ar[4]_i_2_n_0\,
      I1 => \i_ar[4]_i_3_n_0\,
      O => \i_ar_reg[7]\(4),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_ar_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_ar[5]_i_2_n_0\,
      I1 => \i_ar[5]_i_3_n_0\,
      O => \i_ar_reg[7]\(5),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_ar_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_ar[6]_i_2_n_0\,
      I1 => \i_ar[6]_i_3_n_0\,
      O => \i_ar_reg[7]\(6),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_ar_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_ar[7]_i_2_n_0\,
      I1 => \i_ar[7]_i_3_n_0\,
      O => \i_ar_reg[7]\(7),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_bl[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => RB_BR_g_ar(0),
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(0),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_bl(0),
      O => \i_bl[0]_i_2_n_0\
    );
\i_bl[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => RB_BR_g_bl(0),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(0),
      I4 => G_nhood(8),
      I5 => \time_control_regs[0]\(0),
      O => \i_bl[0]_i_3_n_0\
    );
\i_bl[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => RB_BR_g_ar(1),
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(1),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_bl(1),
      O => \i_bl[1]_i_2_n_0\
    );
\i_bl[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => RB_BR_g_bl(1),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(1),
      I4 => G_nhood(9),
      I5 => \time_control_regs[0]\(0),
      O => \i_bl[1]_i_3_n_0\
    );
\i_bl[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => RB_BR_g_ar(2),
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(2),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_bl(2),
      O => \i_bl[2]_i_2_n_0\
    );
\i_bl[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => RB_BR_g_bl(2),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(2),
      I4 => G_nhood(10),
      I5 => \time_control_regs[0]\(0),
      O => \i_bl[2]_i_3_n_0\
    );
\i_bl[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => RB_BR_g_ar(3),
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(3),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_bl(3),
      O => \i_bl[3]_i_2_n_0\
    );
\i_bl[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => RB_BR_g_bl(3),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(3),
      I4 => G_nhood(11),
      I5 => \time_control_regs[0]\(0),
      O => \i_bl[3]_i_3_n_0\
    );
\i_bl[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => RB_BR_g_ar(4),
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(4),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_bl(4),
      O => \i_bl[4]_i_2_n_0\
    );
\i_bl[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => RB_BR_g_bl(4),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(4),
      I4 => G_nhood(12),
      I5 => \time_control_regs[0]\(0),
      O => \i_bl[4]_i_3_n_0\
    );
\i_bl[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => RB_BR_g_ar(5),
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(5),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_bl(5),
      O => \i_bl[5]_i_2_n_0\
    );
\i_bl[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => RB_BR_g_bl(5),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(5),
      I4 => G_nhood(13),
      I5 => \time_control_regs[0]\(0),
      O => \i_bl[5]_i_3_n_0\
    );
\i_bl[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => RB_BR_g_ar(6),
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(6),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_bl(6),
      O => \i_bl[6]_i_2_n_0\
    );
\i_bl[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => RB_BR_g_bl(6),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(6),
      I4 => G_nhood(14),
      I5 => \time_control_regs[0]\(0),
      O => \i_bl[6]_i_3_n_0\
    );
\i_bl[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => RB_BR_g_ar(7),
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => G_nhood(7),
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => RB_BR_g_bl(7),
      O => \i_bl[7]_i_2_n_0\
    );
\i_bl[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => RB_BR_g_bl(7),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[1][7]\(7),
      I4 => G_nhood(15),
      I5 => \time_control_regs[0]\(0),
      O => \i_bl[7]_i_3_n_0\
    );
\i_bl_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_bl[0]_i_2_n_0\,
      I1 => \i_bl[0]_i_3_n_0\,
      O => \i_bl_reg[7]\(0),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_bl_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_bl[1]_i_2_n_0\,
      I1 => \i_bl[1]_i_3_n_0\,
      O => \i_bl_reg[7]\(1),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_bl_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_bl[2]_i_2_n_0\,
      I1 => \i_bl[2]_i_3_n_0\,
      O => \i_bl_reg[7]\(2),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_bl_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_bl[3]_i_2_n_0\,
      I1 => \i_bl[3]_i_3_n_0\,
      O => \i_bl_reg[7]\(3),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_bl_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_bl[4]_i_2_n_0\,
      I1 => \i_bl[4]_i_3_n_0\,
      O => \i_bl_reg[7]\(4),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_bl_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_bl[5]_i_2_n_0\,
      I1 => \i_bl[5]_i_3_n_0\,
      O => \i_bl_reg[7]\(5),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_bl_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_bl[6]_i_2_n_0\,
      I1 => \i_bl[6]_i_3_n_0\,
      O => \i_bl_reg[7]\(6),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_bl_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_bl[7]_i_2_n_0\,
      I1 => \i_bl[7]_i_3_n_0\,
      O => \i_bl_reg[7]\(7),
      S => \needs_delay.shift_register_reg_n_0_[5][3]\
    );
\i_br[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(0),
      I1 => G_nhood(0),
      I2 => RB_BR_g_al(0),
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => RB_BR_g_ar(0),
      O => \i_br_reg[7]\(0)
    );
\i_br[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(1),
      I1 => G_nhood(1),
      I2 => RB_BR_g_al(1),
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => RB_BR_g_ar(1),
      O => \i_br_reg[7]\(1)
    );
\i_br[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(2),
      I1 => G_nhood(2),
      I2 => RB_BR_g_al(2),
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => RB_BR_g_ar(2),
      O => \i_br_reg[7]\(2)
    );
\i_br[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(3),
      I1 => G_nhood(3),
      I2 => RB_BR_g_al(3),
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => RB_BR_g_ar(3),
      O => \i_br_reg[7]\(3)
    );
\i_br[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(4),
      I1 => G_nhood(4),
      I2 => RB_BR_g_al(4),
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => RB_BR_g_ar(4),
      O => \i_br_reg[7]\(4)
    );
\i_br[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(5),
      I1 => G_nhood(5),
      I2 => RB_BR_g_al(5),
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => RB_BR_g_ar(5),
      O => \i_br_reg[7]\(5)
    );
\i_br[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(6),
      I1 => G_nhood(6),
      I2 => RB_BR_g_al(6),
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => RB_BR_g_ar(6),
      O => \i_br_reg[7]\(6)
    );
\i_br[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => RB_BR_g_bl(7),
      I1 => G_nhood(7),
      I2 => RB_BR_g_al(7),
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => RB_BR_g_ar(7),
      O => \i_br_reg[7]\(7)
    );
\m_al[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(0),
      I1 => \needs_delay.shift_register_reg[28][0]__0\,
      I2 => \needs_delay.shift_register_reg[28][0]\,
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => \needs_delay.shift_register_reg[26][0]__0\,
      O => \m_al_reg[7]\(0)
    );
\m_al[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(1),
      I1 => \needs_delay.shift_register_reg[28][1]__0\,
      I2 => \needs_delay.shift_register_reg[28][1]\,
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => \needs_delay.shift_register_reg[26][1]__0\,
      O => \m_al_reg[7]\(1)
    );
\m_al[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(2),
      I1 => \needs_delay.shift_register_reg[28][2]__0\,
      I2 => \needs_delay.shift_register_reg[28][2]\,
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => \needs_delay.shift_register_reg[26][2]__0\,
      O => \m_al_reg[7]\(2)
    );
\m_al[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(3),
      I1 => \needs_delay.shift_register_reg[28][3]__0\,
      I2 => \needs_delay.shift_register_reg[28][3]\,
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => \needs_delay.shift_register_reg[26][3]__0\,
      O => \m_al_reg[7]\(3)
    );
\m_al[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(4),
      I1 => \needs_delay.shift_register_reg[28][4]__0\,
      I2 => \needs_delay.shift_register_reg[28][4]\,
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => \needs_delay.shift_register_reg[26][4]__0\,
      O => \m_al_reg[7]\(4)
    );
\m_al[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(5),
      I1 => \needs_delay.shift_register_reg[28][5]__0\,
      I2 => \needs_delay.shift_register_reg[28][5]\,
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => \needs_delay.shift_register_reg[26][5]__0\,
      O => \m_al_reg[7]\(5)
    );
\m_al[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(6),
      I1 => \needs_delay.shift_register_reg[28][6]__0\,
      I2 => \needs_delay.shift_register_reg[28][6]\,
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => \needs_delay.shift_register_reg[26][6]__0\,
      O => \m_al_reg[7]\(6)
    );
\m_al[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(7),
      I1 => \needs_delay.shift_register_reg[28][7]__0\,
      I2 => \needs_delay.shift_register_reg[28][7]\,
      I3 => \i_al[7]_i_4_n_0\,
      I4 => \i_al[7]_i_5_n_0\,
      I5 => \needs_delay.shift_register_reg[26][7]__0\,
      O => \m_al_reg[7]\(7)
    );
\m_ar[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg[26][0]__0\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][0]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_ar[0]_i_2_n_0\,
      O => \m_ar_reg[7]\(0)
    );
\m_ar[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => Q(0),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][0]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => \needs_delay.shift_register_reg[26][0]__0\,
      O => \m_ar[0]_i_2_n_0\
    );
\m_ar[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg[26][1]__0\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][1]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_ar[1]_i_2_n_0\,
      O => \m_ar_reg[7]\(1)
    );
\m_ar[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => Q(1),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][1]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => \needs_delay.shift_register_reg[26][1]__0\,
      O => \m_ar[1]_i_2_n_0\
    );
\m_ar[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg[26][2]__0\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][2]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_ar[2]_i_2_n_0\,
      O => \m_ar_reg[7]\(2)
    );
\m_ar[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => Q(2),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][2]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => \needs_delay.shift_register_reg[26][2]__0\,
      O => \m_ar[2]_i_2_n_0\
    );
\m_ar[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg[26][3]__0\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][3]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_ar[3]_i_2_n_0\,
      O => \m_ar_reg[7]\(3)
    );
\m_ar[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => Q(3),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][3]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => \needs_delay.shift_register_reg[26][3]__0\,
      O => \m_ar[3]_i_2_n_0\
    );
\m_ar[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg[26][4]__0\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][4]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_ar[4]_i_2_n_0\,
      O => \m_ar_reg[7]\(4)
    );
\m_ar[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => Q(4),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][4]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => \needs_delay.shift_register_reg[26][4]__0\,
      O => \m_ar[4]_i_2_n_0\
    );
\m_ar[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg[26][5]__0\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][5]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_ar[5]_i_2_n_0\,
      O => \m_ar_reg[7]\(5)
    );
\m_ar[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => Q(5),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][5]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => \needs_delay.shift_register_reg[26][5]__0\,
      O => \m_ar[5]_i_2_n_0\
    );
\m_ar[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg[26][6]__0\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][6]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_ar[6]_i_2_n_0\,
      O => \m_ar_reg[7]\(6)
    );
\m_ar[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => Q(6),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][6]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => \needs_delay.shift_register_reg[26][6]__0\,
      O => \m_ar[6]_i_2_n_0\
    );
\m_ar[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg[26][7]__0\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][7]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_ar[7]_i_2_n_0\,
      O => \m_ar_reg[7]\(7)
    );
\m_ar[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFEF55004040"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => Q(7),
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][7]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => \needs_delay.shift_register_reg[26][7]__0\,
      O => \m_ar[7]_i_2_n_0\
    );
\m_bl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => Q(0),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][0]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_bl[0]_i_2_n_0\,
      O => \m_bl_reg[7]\(0)
    );
\m_bl[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[26][0]__0\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][0]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => Q(0),
      O => \m_bl[0]_i_2_n_0\
    );
\m_bl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => Q(1),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][1]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_bl[1]_i_2_n_0\,
      O => \m_bl_reg[7]\(1)
    );
\m_bl[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[26][1]__0\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][1]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => Q(1),
      O => \m_bl[1]_i_2_n_0\
    );
\m_bl[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => Q(2),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][2]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_bl[2]_i_2_n_0\,
      O => \m_bl_reg[7]\(2)
    );
\m_bl[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[26][2]__0\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][2]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => Q(2),
      O => \m_bl[2]_i_2_n_0\
    );
\m_bl[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => Q(3),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][3]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_bl[3]_i_2_n_0\,
      O => \m_bl_reg[7]\(3)
    );
\m_bl[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[26][3]__0\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][3]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => Q(3),
      O => \m_bl[3]_i_2_n_0\
    );
\m_bl[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => Q(4),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][4]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_bl[4]_i_2_n_0\,
      O => \m_bl_reg[7]\(4)
    );
\m_bl[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[26][4]__0\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][4]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => Q(4),
      O => \m_bl[4]_i_2_n_0\
    );
\m_bl[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => Q(5),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][5]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_bl[5]_i_2_n_0\,
      O => \m_bl_reg[7]\(5)
    );
\m_bl[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[26][5]__0\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][5]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => Q(5),
      O => \m_bl[5]_i_2_n_0\
    );
\m_bl[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => Q(6),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][6]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_bl[6]_i_2_n_0\,
      O => \m_bl_reg[7]\(6)
    );
\m_bl[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[26][6]__0\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][6]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => Q(6),
      O => \m_bl[6]_i_2_n_0\
    );
\m_bl[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I1 => Q(7),
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I3 => \needs_delay.shift_register_reg[28][7]\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I5 => \m_bl[7]_i_2_n_0\,
      O => \m_bl_reg[7]\(7)
    );
\m_bl[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBFB0F000808"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[26][7]__0\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I3 => \needs_delay.shift_register_reg[28][7]__0\,
      I4 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I5 => Q(7),
      O => \m_bl[7]_i_2_n_0\
    );
\m_br[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(0),
      I1 => \needs_delay.shift_register_reg[28][0]__0\,
      I2 => \needs_delay.shift_register_reg[28][0]\,
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => \needs_delay.shift_register_reg[26][0]__0\,
      O => D(0)
    );
\m_br[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(1),
      I1 => \needs_delay.shift_register_reg[28][1]__0\,
      I2 => \needs_delay.shift_register_reg[28][1]\,
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => \needs_delay.shift_register_reg[26][1]__0\,
      O => D(1)
    );
\m_br[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(2),
      I1 => \needs_delay.shift_register_reg[28][2]__0\,
      I2 => \needs_delay.shift_register_reg[28][2]\,
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => \needs_delay.shift_register_reg[26][2]__0\,
      O => D(2)
    );
\m_br[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(3),
      I1 => \needs_delay.shift_register_reg[28][3]__0\,
      I2 => \needs_delay.shift_register_reg[28][3]\,
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => \needs_delay.shift_register_reg[26][3]__0\,
      O => D(3)
    );
\m_br[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(4),
      I1 => \needs_delay.shift_register_reg[28][4]__0\,
      I2 => \needs_delay.shift_register_reg[28][4]\,
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => \needs_delay.shift_register_reg[26][4]__0\,
      O => D(4)
    );
\m_br[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(5),
      I1 => \needs_delay.shift_register_reg[28][5]__0\,
      I2 => \needs_delay.shift_register_reg[28][5]\,
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => \needs_delay.shift_register_reg[26][5]__0\,
      O => D(5)
    );
\m_br[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(6),
      I1 => \needs_delay.shift_register_reg[28][6]__0\,
      I2 => \needs_delay.shift_register_reg[28][6]\,
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => \needs_delay.shift_register_reg[26][6]__0\,
      O => D(6)
    );
\m_br[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => Q(7),
      I1 => \needs_delay.shift_register_reg[28][7]__0\,
      I2 => \needs_delay.shift_register_reg[28][7]\,
      I3 => \m_br[7]_i_2_n_0\,
      I4 => \m_br[7]_i_3_n_0\,
      I5 => \needs_delay.shift_register_reg[26][7]__0\,
      O => D(7)
    );
\m_br[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      O => \m_br[7]_i_2_n_0\
    );
\m_br[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \needs_delay.shift_register_reg_n_0_[5][0]\,
      I1 => \needs_delay.shift_register_reg_n_0_[5][1]\,
      I2 => \needs_delay.shift_register_reg_n_0_[5][3]\,
      I3 => \needs_delay.shift_register_reg_n_0_[5][2]\,
      O => \m_br[7]_i_3_n_0\
    );
\needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => valid(0),
      Q => \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\
    );
\needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => valid(1),
      Q => \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\
    );
\needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => valid(2),
      Q => \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\
    );
\needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => intc_if(0),
      CLK => aclk,
      D => valid(3),
      Q => \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\
    );
\needs_delay.shift_register_reg[4][0]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\,
      Q => \needs_delay.shift_register_reg[4][0]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[4][1]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\,
      Q => \needs_delay.shift_register_reg[4][1]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[4][2]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\,
      Q => \needs_delay.shift_register_reg[4][2]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[4][3]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_n_0\,
      Q => \needs_delay.shift_register_reg[4][3]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\,
      R => '0'
    );
\needs_delay.shift_register_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_gate__2_n_0\,
      Q => \needs_delay.shift_register_reg_n_0_[5][0]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_gate__1_n_0\,
      Q => \needs_delay.shift_register_reg_n_0_[5][1]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_gate__0_n_0\,
      Q => \needs_delay.shift_register_reg_n_0_[5][2]\,
      R => aresetn
    );
\needs_delay.shift_register_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_gate_n_0\,
      Q => \needs_delay.shift_register_reg_n_0_[5][3]\,
      R => aresetn
    );
\needs_delay.shift_register_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[4][3]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\,
      I1 => \needs_delay.shift_register_reg_r_2_n_0\,
      O => \needs_delay.shift_register_reg_gate_n_0\
    );
\needs_delay.shift_register_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[4][2]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\,
      I1 => \needs_delay.shift_register_reg_r_2_n_0\,
      O => \needs_delay.shift_register_reg_gate__0_n_0\
    );
\needs_delay.shift_register_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[4][1]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\,
      I1 => \needs_delay.shift_register_reg_r_2_n_0\,
      O => \needs_delay.shift_register_reg_gate__1_n_0\
    );
\needs_delay.shift_register_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[4][0]_cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_2_n_0\,
      I1 => \needs_delay.shift_register_reg_r_2_n_0\,
      O => \needs_delay.shift_register_reg_gate__2_n_0\
    );
\needs_delay.shift_register_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => '1',
      Q => \needs_delay.shift_register_reg_r_n_0\,
      R => aresetn
    );
\needs_delay.shift_register_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_r_n_0\,
      Q => \needs_delay.shift_register_reg_r_0_n_0\,
      R => aresetn
    );
\needs_delay.shift_register_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_r_0_n_0\,
      Q => \needs_delay.shift_register_reg_r_1_n_0\,
      R => aresetn
    );
\needs_delay.shift_register_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg_r_1_n_0\,
      Q => \needs_delay.shift_register_reg_r_2_n_0\,
      R => aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_dp_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_ptr_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \word_count_reg[4]\ : out STD_LOGIC;
    eol_late_i_reg : out STD_LOGIC;
    sof_late_i_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    reg_update : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_match_reg : in STD_LOGIC;
    fifo_rd_i_reg : in STD_LOGIC;
    depth_match_reg : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tready_int_reg : in STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    in_fifo_reset : in STD_LOGIC;
    aclk : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \write_ptr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_dp_ram : entity is "dp_ram";
end design_1_v_cfa_0_0_dp_ram;

architecture STRUCTURE of design_1_v_cfa_0_0_dp_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^read_ptr_reg[0]\ : STD_LOGIC;
  signal \^sof_late_i_reg\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5__0\ : label is "soft_lutpair21";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  E(0) <= \^e\(0);
  \read_ptr_reg[0]\ <= \^read_ptr_reg[0]\;
  sof_late_i_reg(9 downto 0) <= \^sof_late_i_reg\(9 downto 0);
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^d\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^d\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^d\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^d\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \^d\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \^d\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \^d\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => \write_ptr_reg[3]\(3 downto 0),
      DIA(1 downto 0) => da(1 downto 0),
      DIB(1 downto 0) => da(3 downto 2),
      DIC(1 downto 0) => da(5 downto 4),
      DID(1 downto 0) => da(7 downto 6),
      DIE(1 downto 0) => da(9 downto 8),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_2_out(1 downto 0),
      DOB(1 downto 0) => p_2_out(3 downto 2),
      DOC(1 downto 0) => p_2_out(5 downto 4),
      DOD(1 downto 0) => p_2_out(7 downto 6),
      DOE(1 downto 0) => p_2_out(9 downto 8),
      DOF(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOH_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => \^e\(0)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => depth_match_reg,
      I1 => resetn_out,
      I2 => aclken,
      I3 => \genr_control_regs[0]\(0),
      I4 => s_axis_tready_int_reg,
      I5 => s_axis_video_tvalid,
      O => \^e\(0)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \^read_ptr_reg[0]\,
      I3 => Q(0),
      I4 => Q(2),
      O => \^d\(3)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \^read_ptr_reg[0]\,
      I3 => Q(1),
      O => \^d\(2)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(1),
      I1 => \^read_ptr_reg[0]\,
      I2 => Q(0),
      O => \^d\(1)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^read_ptr_reg[0]\,
      O => \^d\(0)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_match_reg,
      I1 => fifo_rd_i_reg,
      O => \^read_ptr_reg[0]\
    );
\GenerateDoutWriteFirstB.t_qb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(0),
      Q => \^sof_late_i_reg\(0),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(1),
      Q => \^sof_late_i_reg\(1),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(2),
      Q => \^sof_late_i_reg\(2),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(3),
      Q => \^sof_late_i_reg\(3),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(4),
      Q => \^sof_late_i_reg\(4),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(5),
      Q => \^sof_late_i_reg\(5),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(6),
      Q => \^sof_late_i_reg\(6),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(7),
      Q => \^sof_late_i_reg\(7),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(8),
      Q => \^sof_late_i_reg\(8),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_2_out(9),
      Q => \^sof_late_i_reg\(9),
      R => '0'
    );
eol_early_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \genr_control_regs[0]\(0),
      I1 => aclken,
      O => \word_count_reg[4]\
    );
eol_late_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sof_late_i_reg\(8),
      I1 => in_fifo_reset,
      O => eol_late_i_reg
    );
video_cntrl_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sof_late_i_reg\(9),
      I1 => \genr_control_regs[0]\(1),
      O => reg_update
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_dp_ram__parameterized0\ is
  port (
    \read_ptr_int_reg[3]\ : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_tready : in STD_LOGIC;
    axi_fifo_empty : in STD_LOGIC;
    aclken_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    wen : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \write_ptr_int_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_dp_ram__parameterized0\ : entity is "dp_ram";
end \design_1_v_cfa_0_0_dp_ram__parameterized0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_dp_ram__parameterized0\ is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_10\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_11\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_12\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_13\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_6\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_7\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_8\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_9\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_10\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_11\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_6\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_7\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_8\ : STD_LOGIC;
  signal \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_9\ : STD_LOGIC;
  signal \^read_ptr_int_reg[3]\ : STD_LOGIC;
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \GenerateDoutWriteFirstA.mem_reg_0_15_6_11\ : label is "";
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  \read_ptr_int_reg[3]\ <= \^read_ptr_int_reg[3]\;
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^addra\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^addra\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^addra\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^addra\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \^addra\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \^addra\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \^addra\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => \write_ptr_int_reg[3]\(3 downto 0),
      DIA(1 downto 0) => da(1 downto 0),
      DIB(1 downto 0) => da(3 downto 2),
      DIC(1 downto 0) => da(5 downto 4),
      DID(1 downto 0) => da(7 downto 6),
      DIE(1 downto 0) => da(9 downto 8),
      DIF(1 downto 0) => da(11 downto 10),
      DIG(1 downto 0) => da(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0\,
      DOA(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1\,
      DOB(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2\,
      DOB(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3\,
      DOC(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4\,
      DOC(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5\,
      DOD(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_6\,
      DOD(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_7\,
      DOE(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_8\,
      DOE(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_9\,
      DOF(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_10\,
      DOF(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_11\,
      DOG(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_12\,
      DOG(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_13\,
      DOH(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOH_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => wen
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(3),
      I1 => \^read_ptr_int_reg[3]\,
      I2 => Q(2),
      O => \^addra\(3)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => axi_fifo_empty,
      I3 => m_axis_video_tready,
      I4 => aclken_0,
      I5 => Q(0),
      O => \^addra\(2)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => aclken,
      I3 => \genr_control_regs[0]\(0),
      I4 => m_axis_video_tready,
      I5 => axi_fifo_empty,
      O => \^addra\(1)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => axi_fifo_empty,
      I2 => m_axis_video_tready,
      I3 => \genr_control_regs[0]\(0),
      I4 => aclken,
      O => \^addra\(0)
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Q(0),
      I1 => aclken,
      I2 => \genr_control_regs[0]\(0),
      I3 => m_axis_video_tready,
      I4 => axi_fifo_empty,
      I5 => Q(1),
      O => \^read_ptr_int_reg[3]\
    );
\GenerateDoutWriteFirstA.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \^addra\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \^addra\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \^addra\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \^addra\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \^addra\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \^addra\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \^addra\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => \write_ptr_int_reg[3]\(3 downto 0),
      DIA(1 downto 0) => da(15 downto 14),
      DIB(1 downto 0) => da(17 downto 16),
      DIC(1 downto 0) => da(19 downto 18),
      DID(1 downto 0) => da(21 downto 20),
      DIE(1 downto 0) => da(23 downto 22),
      DIF(1 downto 0) => da(25 downto 24),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0\,
      DOA(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1\,
      DOB(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2\,
      DOB(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3\,
      DOC(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4\,
      DOC(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5\,
      DOD(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_6\,
      DOD(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_7\,
      DOE(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_8\,
      DOE(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_9\,
      DOF(1) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_10\,
      DOF(0) => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_11\,
      DOG(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOH_UNCONNECTED\(1 downto 0),
      WCLK => aclk,
      WE => wen
    );
\GenerateDoutWriteFirstB.t_qb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1\,
      Q => O52(0),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_11\,
      Q => O52(10),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_10\,
      Q => O52(11),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_13\,
      Q => O52(12),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_12\,
      Q => O52(13),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1\,
      Q => O52(14),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0\,
      Q => O52(15),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3\,
      Q => O52(16),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2\,
      Q => O52(17),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5\,
      Q => O52(18),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4\,
      Q => O52(19),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0\,
      Q => O52(1),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_7\,
      Q => O52(20),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_6\,
      Q => O52(21),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_9\,
      Q => O52(22),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_8\,
      Q => O52(23),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_11\,
      Q => O52(24),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_10\,
      Q => O52(25),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3\,
      Q => O52(2),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2\,
      Q => O52(3),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5\,
      Q => O52(4),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4\,
      Q => O52(5),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_7\,
      Q => O52(6),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_6\,
      Q => O52(7),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_9\,
      Q => O52(8),
      R => '0'
    );
\GenerateDoutWriteFirstB.t_qb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_8\,
      Q => O52(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_dpram is
  port (
    data_out_b : out STD_LOGIC_VECTOR ( 39 downto 0 );
    active_input_reg : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr_b : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_dpram : entity is "dpram";
end design_1_v_cfa_0_0_dpram;

architecture STRUCTURE of design_1_v_cfa_0_0_dpram is
  signal active_ce : STD_LOGIC;
  signal \^data_out_b\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30080;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 30080;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_bram_1 : label is 0;
  attribute bram_addr_end of ram_reg_bram_1 : label is 1023;
  attribute bram_slice_begin of ram_reg_bram_1 : label is 36;
  attribute bram_slice_end of ram_reg_bram_1 : label is 39;
begin
  data_out_b(39 downto 0) <= \^data_out_b\(39 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => Q(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addr_b(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => \^data_out_b\(23 downto 0),
      DINADIN(7 downto 0) => wr_data(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => \^data_out_b\(27 downto 24),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^data_out_b\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \^data_out_b\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => active_ce,
      ENBWREN => active_ce,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => active_ce,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => intc_if(0),
      WEA(2) => intc_if(0),
      WEA(1) => intc_if(0),
      WEA(0) => intc_if(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => active_input_reg,
      I1 => intc_if(0),
      O => active_ce
    );
ram_reg_bram_1: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => addr_b(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DINADIN(15 downto 4) => B"000000000000",
      DINADIN(3 downto 0) => \^data_out_b\(31 downto 28),
      DINBDIN(15 downto 0) => B"0000000000001111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 4) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(15 downto 4),
      DOUTBDOUT(3 downto 0) => \^data_out_b\(39 downto 36),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => active_ce,
      ENBWREN => active_ce,
      REGCEAREGCE => '0',
      REGCEB => active_ce,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => intc_if(0),
      WEA(0) => intc_if(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_dpram__parameterized0\ is
  port (
    data_out_b : out STD_LOGIC_VECTOR ( 23 downto 0 );
    we : in STD_LOGIC;
    aclk : in STD_LOGIC;
    en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr_b : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_dpram__parameterized0\ : entity is "dpram";
end \design_1_v_cfa_0_0_dpram__parameterized0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_dpram__parameterized0\ is
  signal \^data_out_b\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ram_reg_bram_0_n_76 : STD_LOGIC;
  signal ram_reg_bram_0_n_77 : STD_LOGIC;
  signal ram_reg_bram_0_n_78 : STD_LOGIC;
  signal ram_reg_bram_0_n_79 : STD_LOGIC;
  signal ram_reg_bram_0_n_80 : STD_LOGIC;
  signal ram_reg_bram_0_n_81 : STD_LOGIC;
  signal ram_reg_bram_0_n_82 : STD_LOGIC;
  signal ram_reg_bram_0_n_83 : STD_LOGIC;
  signal ram_reg_bram_0_n_84 : STD_LOGIC;
  signal ram_reg_bram_0_n_85 : STD_LOGIC;
  signal ram_reg_bram_0_n_86 : STD_LOGIC;
  signal ram_reg_bram_0_n_87 : STD_LOGIC;
  signal ram_reg_bram_0_n_88 : STD_LOGIC;
  signal ram_reg_bram_0_n_89 : STD_LOGIC;
  signal ram_reg_bram_0_n_90 : STD_LOGIC;
  signal ram_reg_bram_0_n_91 : STD_LOGIC;
  signal ram_reg_bram_0_n_92 : STD_LOGIC;
  signal ram_reg_bram_0_n_93 : STD_LOGIC;
  signal ram_reg_bram_0_n_94 : STD_LOGIC;
  signal ram_reg_bram_0_n_95 : STD_LOGIC;
  signal ram_reg_bram_0_n_96 : STD_LOGIC;
  signal ram_reg_bram_0_n_97 : STD_LOGIC;
  signal ram_reg_bram_0_n_98 : STD_LOGIC;
  signal ram_reg_bram_0_n_99 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d24";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d24";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 18048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 23;
begin
  data_out_b(23 downto 0) <= \^data_out_b\(23 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => Q(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addr_b(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 24) => B"00000000",
      DINADIN(23 downto 8) => \^data_out_b\(15 downto 0),
      DINADIN(7 downto 0) => wr_data(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 24) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 24),
      DOUTADOUT(23) => ram_reg_bram_0_n_76,
      DOUTADOUT(22) => ram_reg_bram_0_n_77,
      DOUTADOUT(21) => ram_reg_bram_0_n_78,
      DOUTADOUT(20) => ram_reg_bram_0_n_79,
      DOUTADOUT(19) => ram_reg_bram_0_n_80,
      DOUTADOUT(18) => ram_reg_bram_0_n_81,
      DOUTADOUT(17) => ram_reg_bram_0_n_82,
      DOUTADOUT(16) => ram_reg_bram_0_n_83,
      DOUTADOUT(15) => ram_reg_bram_0_n_84,
      DOUTADOUT(14) => ram_reg_bram_0_n_85,
      DOUTADOUT(13) => ram_reg_bram_0_n_86,
      DOUTADOUT(12) => ram_reg_bram_0_n_87,
      DOUTADOUT(11) => ram_reg_bram_0_n_88,
      DOUTADOUT(10) => ram_reg_bram_0_n_89,
      DOUTADOUT(9) => ram_reg_bram_0_n_90,
      DOUTADOUT(8) => ram_reg_bram_0_n_91,
      DOUTADOUT(7) => ram_reg_bram_0_n_92,
      DOUTADOUT(6) => ram_reg_bram_0_n_93,
      DOUTADOUT(5) => ram_reg_bram_0_n_94,
      DOUTADOUT(4) => ram_reg_bram_0_n_95,
      DOUTADOUT(3) => ram_reg_bram_0_n_96,
      DOUTADOUT(2) => ram_reg_bram_0_n_97,
      DOUTADOUT(1) => ram_reg_bram_0_n_98,
      DOUTADOUT(0) => ram_reg_bram_0_n_99,
      DOUTBDOUT(31 downto 24) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 24),
      DOUTBDOUT(23 downto 0) => \^data_out_b\(23 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => en,
      ENBWREN => en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => we,
      WEA(2) => we,
      WEA(1) => we,
      WEA(0) => we,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_dpram__parameterized1\ is
  port (
    data_out_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \needs_delay.shift_register_reg[17][0]__0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr_b : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_dpram__parameterized1\ : entity is "dpram";
end \design_1_v_cfa_0_0_dpram__parameterized1\;

architecture STRUCTURE of \design_1_v_cfa_0_0_dpram__parameterized1\ is
  signal \^data_out_b\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_bram_0_n_32 : STD_LOGIC;
  signal ram_reg_bram_0_n_33 : STD_LOGIC;
  signal ram_reg_bram_0_n_34 : STD_LOGIC;
  signal ram_reg_bram_0_n_35 : STD_LOGIC;
  signal ram_reg_bram_0_n_36 : STD_LOGIC;
  signal ram_reg_bram_0_n_37 : STD_LOGIC;
  signal ram_reg_bram_0_n_38 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 12032;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_bram_0 : label is 15;
begin
  data_out_b(15 downto 0) <= \^data_out_b\(15 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => addr_b(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DINADIN(15 downto 8) => \^data_out_b\(7 downto 0),
      DINADIN(7 downto 0) => wr_data(7 downto 0),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => ram_reg_bram_0_n_32,
      DOUTADOUT(14) => ram_reg_bram_0_n_33,
      DOUTADOUT(13) => ram_reg_bram_0_n_34,
      DOUTADOUT(12) => ram_reg_bram_0_n_35,
      DOUTADOUT(11) => ram_reg_bram_0_n_36,
      DOUTADOUT(10) => ram_reg_bram_0_n_37,
      DOUTADOUT(9) => ram_reg_bram_0_n_38,
      DOUTADOUT(8) => ram_reg_bram_0_n_39,
      DOUTADOUT(7) => ram_reg_bram_0_n_40,
      DOUTADOUT(6) => ram_reg_bram_0_n_41,
      DOUTADOUT(5) => ram_reg_bram_0_n_42,
      DOUTADOUT(4) => ram_reg_bram_0_n_43,
      DOUTADOUT(3) => ram_reg_bram_0_n_44,
      DOUTADOUT(2) => ram_reg_bram_0_n_45,
      DOUTADOUT(1) => ram_reg_bram_0_n_46,
      DOUTADOUT(0) => ram_reg_bram_0_n_47,
      DOUTBDOUT(15 downto 0) => \^data_out_b\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => en,
      ENBWREN => en,
      REGCEAREGCE => '0',
      REGCEB => en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \needs_delay.shift_register_reg[17][0]__0\,
      WEA(0) => \needs_delay.shift_register_reg[17][0]__0\,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_mac is
  port (
    a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b : in STD_LOGIC_VECTOR ( 17 downto 0 );
    c : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of design_1_v_cfa_0_0_mac : entity is 1;
  attribute HAS_C : integer;
  attribute HAS_C of design_1_v_cfa_0_0_mac : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of design_1_v_cfa_0_0_mac : entity is 10;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of design_1_v_cfa_0_0_mac : entity is 18;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_mac : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of design_1_v_cfa_0_0_mac : entity is 28;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of design_1_v_cfa_0_0_mac : entity is 0;
  attribute mult_style : string;
  attribute mult_style of design_1_v_cfa_0_0_mac : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of design_1_v_cfa_0_0_mac : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of design_1_v_cfa_0_0_mac : entity is "yes";
end design_1_v_cfa_0_0_mac;

architecture STRUCTURE of design_1_v_cfa_0_0_mac is
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mac_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => b(17),
      A(28) => b(17),
      A(27) => b(17),
      A(26) => b(17),
      A(25) => b(17),
      A(24) => b(17),
      A(23) => b(17),
      A(22) => b(17),
      A(21) => b(17),
      A(20) => b(17),
      A(19) => b(17),
      A(18) => b(17),
      A(17 downto 0) => b(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(9),
      B(16) => a(9),
      B(15) => a(9),
      B(14) => a(9),
      B(13) => a(9),
      B(12) => a(9),
      B(11) => a(9),
      B(10) => a(9),
      B(9 downto 0) => a(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(27),
      C(46) => c(27),
      C(45) => c(27),
      C(44) => c(27),
      C(43) => c(27),
      C(42) => c(27),
      C(41) => c(27),
      C(40) => c(27),
      C(39) => c(27),
      C(38) => c(27),
      C(37) => c(27),
      C(36) => c(27),
      C(35) => c(27),
      C(34) => c(27),
      C(33) => c(27),
      C(32) => c(27),
      C(31) => c(27),
      C(30) => c(27),
      C(29) => c(27),
      C(28) => c(27),
      C(27 downto 0) => c(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => ce,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mac_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => p(27 downto 0),
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => sclr,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mac_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_mac__1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b : in STD_LOGIC_VECTOR ( 17 downto 0 );
    c : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \design_1_v_cfa_0_0_mac__1\ : entity is 1;
  attribute HAS_C : integer;
  attribute HAS_C of \design_1_v_cfa_0_0_mac__1\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \design_1_v_cfa_0_0_mac__1\ : entity is 10;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \design_1_v_cfa_0_0_mac__1\ : entity is 18;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_mac__1\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \design_1_v_cfa_0_0_mac__1\ : entity is 28;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \design_1_v_cfa_0_0_mac__1\ : entity is 0;
  attribute mult_style : string;
  attribute mult_style of \design_1_v_cfa_0_0_mac__1\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \design_1_v_cfa_0_0_mac__1\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \design_1_v_cfa_0_0_mac__1\ : entity is "yes";
end \design_1_v_cfa_0_0_mac__1\;

architecture STRUCTURE of \design_1_v_cfa_0_0_mac__1\ is
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mac_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => b(17),
      A(28) => b(17),
      A(27) => b(17),
      A(26) => b(17),
      A(25) => b(17),
      A(24) => b(17),
      A(23) => b(17),
      A(22) => b(17),
      A(21) => b(17),
      A(20) => b(17),
      A(19) => b(17),
      A(18) => b(17),
      A(17 downto 0) => b(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(9),
      B(16) => a(9),
      B(15) => a(9),
      B(14) => a(9),
      B(13) => a(9),
      B(12) => a(9),
      B(11) => a(9),
      B(10) => a(9),
      B(9 downto 0) => a(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(27),
      C(46) => c(27),
      C(45) => c(27),
      C(44) => c(27),
      C(43) => c(27),
      C(42) => c(27),
      C(41) => c(27),
      C(40) => c(27),
      C(39) => c(27),
      C(38) => c(27),
      C(37) => c(27),
      C(36) => c(27),
      C(35) => c(27),
      C(34) => c(27),
      C(33) => c(27),
      C(32) => c(27),
      C(31) => c(27),
      C(30) => c(27),
      C(29) => c(27),
      C(28) => c(27),
      C(27 downto 0) => c(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => ce,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mac_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => p(27 downto 0),
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => sclr,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mac_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_mac__2\ is
  port (
    a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b : in STD_LOGIC_VECTOR ( 17 downto 0 );
    c : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \design_1_v_cfa_0_0_mac__2\ : entity is 1;
  attribute HAS_C : integer;
  attribute HAS_C of \design_1_v_cfa_0_0_mac__2\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \design_1_v_cfa_0_0_mac__2\ : entity is 10;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \design_1_v_cfa_0_0_mac__2\ : entity is 18;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_mac__2\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \design_1_v_cfa_0_0_mac__2\ : entity is 28;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \design_1_v_cfa_0_0_mac__2\ : entity is 0;
  attribute mult_style : string;
  attribute mult_style of \design_1_v_cfa_0_0_mac__2\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \design_1_v_cfa_0_0_mac__2\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \design_1_v_cfa_0_0_mac__2\ : entity is "yes";
end \design_1_v_cfa_0_0_mac__2\;

architecture STRUCTURE of \design_1_v_cfa_0_0_mac__2\ is
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mac_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => b(17),
      A(28) => b(17),
      A(27) => b(17),
      A(26) => b(17),
      A(25) => b(17),
      A(24) => b(17),
      A(23) => b(17),
      A(22) => b(17),
      A(21) => b(17),
      A(20) => b(17),
      A(19) => b(17),
      A(18) => b(17),
      A(17 downto 0) => b(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(9),
      B(16) => a(9),
      B(15) => a(9),
      B(14) => a(9),
      B(13) => a(9),
      B(12) => a(9),
      B(11) => a(9),
      B(10) => a(9),
      B(9 downto 0) => a(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(27),
      C(46) => c(27),
      C(45) => c(27),
      C(44) => c(27),
      C(43) => c(27),
      C(42) => c(27),
      C(41) => c(27),
      C(40) => c(27),
      C(39) => c(27),
      C(38) => c(27),
      C(37) => c(27),
      C(36) => c(27),
      C(35) => c(27),
      C(34) => c(27),
      C(33) => c(27),
      C(32) => c(27),
      C(31) => c(27),
      C(30) => c(27),
      C(29) => c(27),
      C(28) => c(27),
      C(27 downto 0) => c(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => ce,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mac_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => p(27 downto 0),
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => sclr,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mac_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_mac__3\ is
  port (
    a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    b : in STD_LOGIC_VECTOR ( 17 downto 0 );
    c : in STD_LOGIC_VECTOR ( 27 downto 0 );
    p : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \design_1_v_cfa_0_0_mac__3\ : entity is 1;
  attribute HAS_C : integer;
  attribute HAS_C of \design_1_v_cfa_0_0_mac__3\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \design_1_v_cfa_0_0_mac__3\ : entity is 10;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \design_1_v_cfa_0_0_mac__3\ : entity is 18;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_mac__3\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \design_1_v_cfa_0_0_mac__3\ : entity is 28;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \design_1_v_cfa_0_0_mac__3\ : entity is 0;
  attribute mult_style : string;
  attribute mult_style of \design_1_v_cfa_0_0_mac__3\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \design_1_v_cfa_0_0_mac__3\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \design_1_v_cfa_0_0_mac__3\ : entity is "yes";
end \design_1_v_cfa_0_0_mac__3\;

architecture STRUCTURE of \design_1_v_cfa_0_0_mac__3\ is
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mac_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => b(17),
      A(28) => b(17),
      A(27) => b(17),
      A(26) => b(17),
      A(25) => b(17),
      A(24) => b(17),
      A(23) => b(17),
      A(22) => b(17),
      A(21) => b(17),
      A(20) => b(17),
      A(19) => b(17),
      A(18) => b(17),
      A(17 downto 0) => b(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a(9),
      B(16) => a(9),
      B(15) => a(9),
      B(14) => a(9),
      B(13) => a(9),
      B(12) => a(9),
      B(11) => a(9),
      B(10) => a(9),
      B(9 downto 0) => a(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(27),
      C(46) => c(27),
      C(45) => c(27),
      C(44) => c(27),
      C(43) => c(27),
      C(42) => c(27),
      C(41) => c(27),
      C(40) => c(27),
      C(39) => c(27),
      C(38) => c(27),
      C(37) => c(27),
      C(36) => c(27),
      C(35) => c(27),
      C(34) => c(27),
      C(33) => c(27),
      C(32) => c(27),
      C(31) => c(27),
      C(30) => c(27),
      C(29) => c(27),
      C(28) => c(27),
      C(27 downto 0) => c(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => ce,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mac_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => p(27 downto 0),
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => sclr,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mac_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_mac__parameterized0\ is
  port (
    a : in STD_LOGIC_VECTOR ( 11 downto 0 );
    b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    c : in STD_LOGIC_VECTOR ( 22 downto 0 );
    p : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is 1;
  attribute HAS_C : integer;
  attribute HAS_C of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is 12;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is 11;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is 23;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is 0;
  attribute mult_style : string;
  attribute mult_style of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \design_1_v_cfa_0_0_mac__parameterized0\ : entity is "yes";
end \design_1_v_cfa_0_0_mac__parameterized0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_mac__parameterized0\ is
  signal plusOp_n_58 : STD_LOGIC;
  signal plusOp_n_59 : STD_LOGIC;
  signal plusOp_n_60 : STD_LOGIC;
  signal plusOp_n_61 : STD_LOGIC;
  signal plusOp_n_62 : STD_LOGIC;
  signal plusOp_n_63 : STD_LOGIC;
  signal plusOp_n_64 : STD_LOGIC;
  signal plusOp_n_65 : STD_LOGIC;
  signal plusOp_n_66 : STD_LOGIC;
  signal plusOp_n_67 : STD_LOGIC;
  signal plusOp_n_68 : STD_LOGIC;
  signal plusOp_n_69 : STD_LOGIC;
  signal plusOp_n_70 : STD_LOGIC;
  signal plusOp_n_71 : STD_LOGIC;
  signal plusOp_n_72 : STD_LOGIC;
  signal plusOp_n_73 : STD_LOGIC;
  signal plusOp_n_74 : STD_LOGIC;
  signal plusOp_n_75 : STD_LOGIC;
  signal plusOp_n_76 : STD_LOGIC;
  signal plusOp_n_77 : STD_LOGIC;
  signal plusOp_n_78 : STD_LOGIC;
  signal plusOp_n_79 : STD_LOGIC;
  signal plusOp_n_80 : STD_LOGIC;
  signal plusOp_n_81 : STD_LOGIC;
  signal plusOp_n_82 : STD_LOGIC;
  signal NLW_plusOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_plusOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_plusOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_plusOp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_plusOp_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
plusOp: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => a(11),
      A(28) => a(11),
      A(27) => a(11),
      A(26) => a(11),
      A(25) => a(11),
      A(24) => a(11),
      A(23) => a(11),
      A(22) => a(11),
      A(21) => a(11),
      A(20) => a(11),
      A(19) => a(11),
      A(18) => a(11),
      A(17) => a(11),
      A(16) => a(11),
      A(15) => a(11),
      A(14) => a(11),
      A(13) => a(11),
      A(12) => a(11),
      A(11 downto 0) => a(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_plusOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(10),
      B(16) => b(10),
      B(15) => b(10),
      B(14) => b(10),
      B(13) => b(10),
      B(12) => b(10),
      B(11) => b(10),
      B(10 downto 0) => b(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_plusOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(22),
      C(46) => c(22),
      C(45) => c(22),
      C(44) => c(22),
      C(43) => c(22),
      C(42) => c(22),
      C(41) => c(22),
      C(40) => c(22),
      C(39) => c(22),
      C(38) => c(22),
      C(37) => c(22),
      C(36) => c(22),
      C(35) => c(22),
      C(34) => c(22),
      C(33) => c(22),
      C(32) => c(22),
      C(31) => c(22),
      C(30) => c(22),
      C(29) => c(22),
      C(28) => c(22),
      C(27) => c(22),
      C(26) => c(22),
      C(25) => c(22),
      C(24) => c(22),
      C(23) => c(22),
      C(22 downto 0) => c(22 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_plusOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_plusOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => ce,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_plusOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_plusOp_OVERFLOW_UNCONNECTED,
      P(47) => plusOp_n_58,
      P(46) => plusOp_n_59,
      P(45) => plusOp_n_60,
      P(44) => plusOp_n_61,
      P(43) => plusOp_n_62,
      P(42) => plusOp_n_63,
      P(41) => plusOp_n_64,
      P(40) => plusOp_n_65,
      P(39) => plusOp_n_66,
      P(38) => plusOp_n_67,
      P(37) => plusOp_n_68,
      P(36) => plusOp_n_69,
      P(35) => plusOp_n_70,
      P(34) => plusOp_n_71,
      P(33) => plusOp_n_72,
      P(32) => plusOp_n_73,
      P(31) => plusOp_n_74,
      P(30) => plusOp_n_75,
      P(29) => plusOp_n_76,
      P(28) => plusOp_n_77,
      P(27) => plusOp_n_78,
      P(26) => plusOp_n_79,
      P(25) => plusOp_n_80,
      P(24) => plusOp_n_81,
      P(23) => plusOp_n_82,
      P(22 downto 0) => p(22 downto 0),
      PATTERNBDETECT => NLW_plusOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_plusOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_plusOp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => sclr,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_plusOp_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_plusOp_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_mac__parameterized1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 11 downto 0 );
    b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    c : in STD_LOGIC_VECTOR ( 22 downto 0 );
    p : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is 0;
  attribute HAS_C : integer;
  attribute HAS_C of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is 12;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is 11;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is 23;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is 0;
  attribute mult_style : string;
  attribute mult_style of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \design_1_v_cfa_0_0_mac__parameterized1\ : entity is "yes";
end \design_1_v_cfa_0_0_mac__parameterized1\;

architecture STRUCTURE of \design_1_v_cfa_0_0_mac__parameterized1\ is
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mac_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => a(11),
      A(28) => a(11),
      A(27) => a(11),
      A(26) => a(11),
      A(25) => a(11),
      A(24) => a(11),
      A(23) => a(11),
      A(22) => a(11),
      A(21) => a(11),
      A(20) => a(11),
      A(19) => a(11),
      A(18) => a(11),
      A(17) => a(11),
      A(16) => a(11),
      A(15) => a(11),
      A(14) => a(11),
      A(13) => a(11),
      A(12) => a(11),
      A(11 downto 0) => a(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(10),
      B(16) => b(10),
      B(15) => b(10),
      B(14) => b(10),
      B(13) => b(10),
      B(12) => b(10),
      B(11) => b(10),
      B(10 downto 0) => b(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(22),
      C(46) => c(22),
      C(45) => c(22),
      C(44) => c(22),
      C(43) => c(22),
      C(42) => c(22),
      C(41) => c(22),
      C(40) => c(22),
      C(39) => c(22),
      C(38) => c(22),
      C(37) => c(22),
      C(36) => c(22),
      C(35) => c(22),
      C(34) => c(22),
      C(33) => c(22),
      C(32) => c(22),
      C(31) => c(22),
      C(30) => c(22),
      C(29) => c(22),
      C(28) => c(22),
      C(27) => c(22),
      C(26) => c(22),
      C(25) => c(22),
      C(24) => c(22),
      C(23) => c(22),
      C(22 downto 0) => c(22 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_mac_reg_P_UNCONNECTED(47 downto 23),
      P(22 downto 0) => p(22 downto 0),
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mac_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_mac__parameterized1__1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 11 downto 0 );
    b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    c : in STD_LOGIC_VECTOR ( 22 downto 0 );
    p : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is 0;
  attribute HAS_C : integer;
  attribute HAS_C of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is 12;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is 11;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is 23;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is 0;
  attribute mult_style : string;
  attribute mult_style of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \design_1_v_cfa_0_0_mac__parameterized1__1\ : entity is "yes";
end \design_1_v_cfa_0_0_mac__parameterized1__1\;

architecture STRUCTURE of \design_1_v_cfa_0_0_mac__parameterized1__1\ is
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mac_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => a(11),
      A(28) => a(11),
      A(27) => a(11),
      A(26) => a(11),
      A(25) => a(11),
      A(24) => a(11),
      A(23) => a(11),
      A(22) => a(11),
      A(21) => a(11),
      A(20) => a(11),
      A(19) => a(11),
      A(18) => a(11),
      A(17) => a(11),
      A(16) => a(11),
      A(15) => a(11),
      A(14) => a(11),
      A(13) => a(11),
      A(12) => a(11),
      A(11 downto 0) => a(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(10),
      B(16) => b(10),
      B(15) => b(10),
      B(14) => b(10),
      B(13) => b(10),
      B(12) => b(10),
      B(11) => b(10),
      B(10 downto 0) => b(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(22),
      C(46) => c(22),
      C(45) => c(22),
      C(44) => c(22),
      C(43) => c(22),
      C(42) => c(22),
      C(41) => c(22),
      C(40) => c(22),
      C(39) => c(22),
      C(38) => c(22),
      C(37) => c(22),
      C(36) => c(22),
      C(35) => c(22),
      C(34) => c(22),
      C(33) => c(22),
      C(32) => c(22),
      C(31) => c(22),
      C(30) => c(22),
      C(29) => c(22),
      C(28) => c(22),
      C(27) => c(22),
      C(26) => c(22),
      C(25) => c(22),
      C(24) => c(22),
      C(23) => c(22),
      C(22 downto 0) => c(22 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_mac_reg_P_UNCONNECTED(47 downto 23),
      P(22 downto 0) => p(22 downto 0),
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mac_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_mac__parameterized1__2\ is
  port (
    a : in STD_LOGIC_VECTOR ( 11 downto 0 );
    b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    c : in STD_LOGIC_VECTOR ( 22 downto 0 );
    p : out STD_LOGIC_VECTOR ( 22 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    sclr : in STD_LOGIC
  );
  attribute CREG : integer;
  attribute CREG of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is 0;
  attribute HAS_C : integer;
  attribute HAS_C of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is 12;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is 11;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is "mac";
  attribute OWIDTH : integer;
  attribute OWIDTH of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is 23;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is 0;
  attribute mult_style : string;
  attribute mult_style of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is "yes";
  attribute use_dsp : string;
  attribute use_dsp of \design_1_v_cfa_0_0_mac__parameterized1__2\ : entity is "yes";
end \design_1_v_cfa_0_0_mac__parameterized1__2\;

architecture STRUCTURE of \design_1_v_cfa_0_0_mac__parameterized1__2\ is
  signal NLW_mac_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mac_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mac_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_mac_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mac_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
mac_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => a(11),
      A(28) => a(11),
      A(27) => a(11),
      A(26) => a(11),
      A(25) => a(11),
      A(24) => a(11),
      A(23) => a(11),
      A(22) => a(11),
      A(21) => a(11),
      A(20) => a(11),
      A(19) => a(11),
      A(18) => a(11),
      A(17) => a(11),
      A(16) => a(11),
      A(15) => a(11),
      A(14) => a(11),
      A(13) => a(11),
      A(12) => a(11),
      A(11 downto 0) => a(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mac_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => b(10),
      B(16) => b(10),
      B(15) => b(10),
      B(14) => b(10),
      B(13) => b(10),
      B(12) => b(10),
      B(11) => b(10),
      B(10 downto 0) => b(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mac_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => c(22),
      C(46) => c(22),
      C(45) => c(22),
      C(44) => c(22),
      C(43) => c(22),
      C(42) => c(22),
      C(41) => c(22),
      C(40) => c(22),
      C(39) => c(22),
      C(38) => c(22),
      C(37) => c(22),
      C(36) => c(22),
      C(35) => c(22),
      C(34) => c(22),
      C(33) => c(22),
      C(32) => c(22),
      C(31) => c(22),
      C(30) => c(22),
      C(29) => c(22),
      C(28) => c(22),
      C(27) => c(22),
      C(26) => c(22),
      C(25) => c(22),
      C(24) => c(22),
      C(23) => c(22),
      C(22 downto 0) => c(22 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mac_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mac_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ce,
      CEP => ce,
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mac_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_mac_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_mac_reg_P_UNCONNECTED(47 downto 23),
      P(22 downto 0) => p(22 downto 0),
      PATTERNBDETECT => NLW_mac_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mac_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mac_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => sclr,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => sclr,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => sclr,
      RSTP => sclr,
      UNDERFLOW => NLW_mac_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mac_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_reciprocal is
  port (
    a : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \den2_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_reciprocal : entity is "reciprocal";
end design_1_v_cfa_0_0_reciprocal;

architecture STRUCTURE of design_1_v_cfa_0_0_reciprocal is
  signal \block_ram.data_o_reg_n_47\ : STD_LOGIC;
  signal \NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal \NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \block_ram.data_o_reg\ : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \block_ram.data_o_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \block_ram.data_o_reg\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \block_ram.data_o_reg\ : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \block_ram.data_o_reg\ : label is "block_ram.data_o";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \block_ram.data_o_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \block_ram.data_o_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \block_ram.data_o_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \block_ram.data_o_reg\ : label is 9;
begin
\block_ram.data_o_reg\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => B"00" & X"03FF",
      INIT_B => B"00" & X"03FF",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => \den2_reg[10]\(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DINADIN(15 downto 0) => B"0000001111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 10) => \NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED\(15 downto 10),
      DOUTADOUT(9 downto 1) => a(8 downto 0),
      DOUTADOUT(0) => \block_ram.data_o_reg_n_47\,
      DOUTBDOUT(15 downto 10) => \NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED\(15 downto 10),
      DOUTBDOUT(9 downto 2) => DOUTBDOUT(7 downto 0),
      DOUTBDOUT(1 downto 0) => \NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED\(1 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => intc_if(0),
      ENBWREN => intc_if(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_reciprocal_40 is
  port (
    a : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \den4_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_reciprocal_40 : entity is "reciprocal";
end design_1_v_cfa_0_0_reciprocal_40;

architecture STRUCTURE of design_1_v_cfa_0_0_reciprocal_40 is
  signal \block_ram.data_o_reg_n_46\ : STD_LOGIC;
  signal \block_ram.data_o_reg_n_47\ : STD_LOGIC;
  signal \NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal \NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \block_ram.data_o_reg\ : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \block_ram.data_o_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \block_ram.data_o_reg\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \block_ram.data_o_reg\ : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \block_ram.data_o_reg\ : label is "block_ram.data_o";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \block_ram.data_o_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \block_ram.data_o_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \block_ram.data_o_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \block_ram.data_o_reg\ : label is 9;
begin
\block_ram.data_o_reg\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => B"00" & X"03FF",
      INIT_B => B"00" & X"03FF",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => \den4_reg[10]\(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DINADIN(15 downto 0) => B"0000001111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 10) => \NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED\(15 downto 10),
      DOUTADOUT(9 downto 2) => a(7 downto 0),
      DOUTADOUT(1) => \block_ram.data_o_reg_n_46\,
      DOUTADOUT(0) => \block_ram.data_o_reg_n_47\,
      DOUTBDOUT(15 downto 10) => \NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED\(15 downto 10),
      DOUTBDOUT(9 downto 1) => DOUTBDOUT(8 downto 0),
      DOUTBDOUT(0) => \NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED\(0),
      DOUTPADOUTP(1 downto 0) => \NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => intc_if(0),
      ENBWREN => intc_if(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_timing_delay is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    active_g_int_reg : out STD_LOGIC;
    row_g_int0 : out STD_LOGIC;
    row_g_int_reg_0_sp_1 : out STD_LOGIC;
    addr_rd1 : out STD_LOGIC;
    sync_active_reg : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn_out : in STD_LOGIC;
    \total_cols_reg[9]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_g_int_reg_0 : in STD_LOGIC;
    row_g_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_g_int_reg[3]\ : in STD_LOGIC;
    \col_g_int_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \total_cols_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_g_int_reg[0]\ : in STD_LOGIC;
    line_len_changed : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \active_to_G_delay_reg[11]_inv\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    delay : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_timing_delay : entity is "timing_delay";
end design_1_v_cfa_0_0_timing_delay;

architecture STRUCTURE of design_1_v_cfa_0_0_timing_delay is
  signal delay_5 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \delay_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_2_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_3_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_4_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_5_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_6_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_7_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_8_n_0\ : STD_LOGIC;
  signal \delay_5_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \i[0]_i_1_n_0\ : STD_LOGIC;
  signal \i[0]_i_3_n_0\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal reset_i_1_n_0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal reset_reg_n_0 : STD_LOGIC;
  signal \^row_g_int0\ : STD_LOGIC;
  signal row_g_int_reg_0_sn_1 : STD_LOGIC;
  signal sync_out_i_1_n_0 : STD_LOGIC;
  signal \^sync_out_reg_0\ : STD_LOGIC;
  signal \NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_delay_5_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_rd[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \row_g_int[0]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \valid[1]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \valid_ablr[0]_i_1\ : label is "soft_lutpair289";
begin
  row_g_int0 <= \^row_g_int0\;
  row_g_int_reg_0_sp_1 <= row_g_int_reg_0_sn_1;
  sync_out_reg_0 <= \^sync_out_reg_0\;
active_g_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDA8"
    )
        port map (
      I0 => intc_if(0),
      I1 => \^row_g_int0\,
      I2 => CO(0),
      I3 => active_g_int_reg_0,
      O => active_g_int_reg
    );
active_g_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80080000"
    )
        port map (
      I0 => \col_g_int_reg[3]\,
      I1 => \col_g_int_reg[6]\,
      I2 => Q(0),
      I3 => \total_cols_reg[9]_0\(0),
      I4 => \col_g_int_reg[0]\,
      I5 => \^sync_out_reg_0\,
      O => \^row_g_int0\
    );
\addr_rd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => resetn_out,
      I1 => \^sync_out_reg_0\,
      I2 => line_len_changed,
      O => addr_rd1
    );
\delay_5[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(8),
      O => \delay_5[11]_i_2_n_0\
    );
\delay_5[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(0),
      O => minusOp(1)
    );
\delay_5[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(7),
      O => \delay_5[9]_i_2_n_0\
    );
\delay_5[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(6),
      O => \delay_5[9]_i_3_n_0\
    );
\delay_5[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(5),
      O => \delay_5[9]_i_4_n_0\
    );
\delay_5[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(4),
      O => \delay_5[9]_i_5_n_0\
    );
\delay_5[9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(3),
      O => \delay_5[9]_i_6_n_0\
    );
\delay_5[9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(2),
      O => \delay_5[9]_i_7_n_0\
    );
\delay_5[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \active_to_G_delay_reg[11]_inv\(1),
      O => \delay_5[9]_i_8_n_0\
    );
\delay_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(10),
      Q => delay_5(10),
      R => '0'
    );
\delay_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(11),
      Q => delay_5(11),
      R => '0'
    );
\delay_5_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \delay_5_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \delay_5_reg[11]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \active_to_G_delay_reg[11]_inv\(8),
      O(7 downto 2) => \NLW_delay_5_reg[11]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => minusOp(11 downto 10),
      S(7 downto 2) => B"000000",
      S(1) => \active_to_G_delay_reg[11]_inv\(9),
      S(0) => \delay_5[11]_i_2_n_0\
    );
\delay_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(1),
      Q => delay_5(1),
      R => '0'
    );
\delay_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(2),
      Q => delay_5(2),
      R => '0'
    );
\delay_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(3),
      Q => delay_5(3),
      R => '0'
    );
\delay_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(4),
      Q => delay_5(4),
      R => '0'
    );
\delay_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(5),
      Q => delay_5(5),
      R => '0'
    );
\delay_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(6),
      Q => delay_5(6),
      R => '0'
    );
\delay_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(7),
      Q => delay_5(7),
      R => '0'
    );
\delay_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(8),
      Q => delay_5(8),
      R => '0'
    );
\delay_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(9),
      Q => delay_5(9),
      R => '0'
    );
\delay_5_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \active_to_G_delay_reg[11]_inv\(0),
      CI_TOP => '0',
      CO(7) => \delay_5_reg[9]_i_1_n_0\,
      CO(6) => \delay_5_reg[9]_i_1_n_1\,
      CO(5) => \delay_5_reg[9]_i_1_n_2\,
      CO(4) => \delay_5_reg[9]_i_1_n_3\,
      CO(3) => \NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \delay_5_reg[9]_i_1_n_5\,
      CO(1) => \delay_5_reg[9]_i_1_n_6\,
      CO(0) => \delay_5_reg[9]_i_1_n_7\,
      DI(7 downto 1) => \active_to_G_delay_reg[11]_inv\(7 downto 1),
      DI(0) => '0',
      O(7 downto 0) => minusOp(9 downto 2),
      S(7) => \delay_5[9]_i_2_n_0\,
      S(6) => \delay_5[9]_i_3_n_0\,
      S(5) => \delay_5[9]_i_4_n_0\,
      S(4) => \delay_5[9]_i_5_n_0\,
      S(3) => \delay_5[9]_i_6_n_0\,
      S(2) => \delay_5[9]_i_7_n_0\,
      S(1) => \delay_5[9]_i_8_n_0\,
      S(0) => delay(0)
    );
\i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => reset_reg_n_0,
      I1 => sync_active_reg,
      I2 => intc_if(0),
      I3 => resetn_out,
      O => \i[0]_i_1_n_0\
    );
\i[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(0),
      O => \i[0]_i_3_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2_n_15\,
      Q => i_reg(0),
      R => \i[0]_i_1_n_0\
    );
\i_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_reg[0]_i_2_n_0\,
      CO(6) => \i_reg[0]_i_2_n_1\,
      CO(5) => \i_reg[0]_i_2_n_2\,
      CO(4) => \i_reg[0]_i_2_n_3\,
      CO(3) => \NLW_i_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \i_reg[0]_i_2_n_5\,
      CO(1) => \i_reg[0]_i_2_n_6\,
      CO(0) => \i_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_reg[0]_i_2_n_8\,
      O(6) => \i_reg[0]_i_2_n_9\,
      O(5) => \i_reg[0]_i_2_n_10\,
      O(4) => \i_reg[0]_i_2_n_11\,
      O(3) => \i_reg[0]_i_2_n_12\,
      O(2) => \i_reg[0]_i_2_n_13\,
      O(1) => \i_reg[0]_i_2_n_14\,
      O(0) => \i_reg[0]_i_2_n_15\,
      S(7 downto 1) => i_reg(7 downto 1),
      S(0) => \i[0]_i_3_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1_n_13\,
      Q => i_reg(10),
      R => \i[0]_i_1_n_0\
    );
\i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1_n_12\,
      Q => i_reg(11),
      R => \i[0]_i_1_n_0\
    );
\i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1_n_11\,
      Q => i_reg(12),
      R => \i[0]_i_1_n_0\
    );
\i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2_n_14\,
      Q => i_reg(1),
      R => \i[0]_i_1_n_0\
    );
\i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2_n_13\,
      Q => i_reg(2),
      R => \i[0]_i_1_n_0\
    );
\i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2_n_12\,
      Q => i_reg(3),
      R => \i[0]_i_1_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2_n_11\,
      Q => i_reg(4),
      R => \i[0]_i_1_n_0\
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2_n_10\,
      Q => i_reg(5),
      R => \i[0]_i_1_n_0\
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2_n_9\,
      Q => i_reg(6),
      R => \i[0]_i_1_n_0\
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2_n_8\,
      Q => i_reg(7),
      R => \i[0]_i_1_n_0\
    );
\i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1_n_15\,
      Q => i_reg(8),
      R => \i[0]_i_1_n_0\
    );
\i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \i_reg[8]_i_1_n_5\,
      CO(1) => \i_reg[8]_i_1_n_6\,
      CO(0) => \i_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \i_reg[8]_i_1_n_11\,
      O(3) => \i_reg[8]_i_1_n_12\,
      O(2) => \i_reg[8]_i_1_n_13\,
      O(1) => \i_reg[8]_i_1_n_14\,
      O(0) => \i_reg[8]_i_1_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => i_reg(12 downto 8)
    );
\i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1_n_14\,
      Q => i_reg(9),
      R => \i[0]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32F2"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => sync_active_reg,
      I2 => reset_reg_n_0,
      I3 => intc_if(0),
      O => reset_i_1_n_0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => i_reg(12),
      I1 => reset_i_3_n_0,
      I2 => reset_i_4_n_0,
      I3 => reset_i_5_n_0,
      I4 => reset_i_6_n_0,
      I5 => intc_if(0),
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(3),
      I1 => delay_5(3),
      I2 => delay_5(5),
      I3 => i_reg(5),
      I4 => delay_5(4),
      I5 => i_reg(4),
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => i_reg(0),
      I1 => delay_5(2),
      I2 => i_reg(2),
      I3 => delay_5(1),
      I4 => i_reg(1),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(9),
      I1 => delay_5(9),
      I2 => delay_5(11),
      I3 => i_reg(11),
      I4 => delay_5(10),
      I5 => i_reg(10),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(6),
      I1 => delay_5(6),
      I2 => delay_5(8),
      I3 => i_reg(8),
      I4 => delay_5(7),
      I5 => i_reg(7),
      O => reset_i_6_n_0
    );
reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => reset_i_1_n_0,
      Q => reset_reg_n_0,
      R => aresetn
    );
\row_g_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08488888"
    )
        port map (
      I0 => row_g_int_reg(0),
      I1 => resetn_out,
      I2 => intc_if(0),
      I3 => \^sync_out_reg_0\,
      I4 => \^row_g_int0\,
      O => row_g_int_reg_0_sn_1
    );
sync_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E000E0E0E0"
    )
        port map (
      I0 => \^sync_out_reg_0\,
      I1 => reset_i_2_n_0,
      I2 => resetn_out,
      I3 => intc_if(0),
      I4 => sync_active_reg,
      I5 => reset_reg_n_0,
      O => sync_out_i_1_n_0
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sync_out_i_1_n_0,
      Q => \^sync_out_reg_0\,
      R => '0'
    );
\valid[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sync_out_reg_0\,
      I1 => intc_if(0),
      I2 => resetn_out,
      O => SR(0)
    );
\valid_ablr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \^sync_out_reg_0\,
      I1 => \total_cols_reg[9]\,
      I2 => intc_if(0),
      I3 => resetn_out,
      O => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_timing_delay_10 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_active_to_RB_at_G : out STD_LOGIC;
    sync_active_reg : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn_out : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    delay : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_timing_delay_10 : entity is "timing_delay";
end design_1_v_cfa_0_0_timing_delay_10;

architecture STRUCTURE of design_1_v_cfa_0_0_timing_delay_10 is
  signal delay_5 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \delay_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_2_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_3_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_4_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_5_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_6_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_7_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_8_n_0\ : STD_LOGIC;
  signal \delay_5_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \i[0]_i_3__1_n_0\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \i_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \reset_i_1__1_n_0\ : STD_LOGIC;
  signal \reset_i_2__1_n_0\ : STD_LOGIC;
  signal \reset_i_3__1_n_0\ : STD_LOGIC;
  signal \reset_i_4__1_n_0\ : STD_LOGIC;
  signal \reset_i_5__1_n_0\ : STD_LOGIC;
  signal \reset_i_6__1_n_0\ : STD_LOGIC;
  signal reset_reg_n_0 : STD_LOGIC;
  signal \^sync_active_to_rb_at_g\ : STD_LOGIC;
  signal \sync_out_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_delay_5_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[0]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_i_reg[8]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
begin
  sync_active_to_RB_at_G <= \^sync_active_to_rb_at_g\;
\delay_5[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(9),
      O => \delay_5[11]_i_2_n_0\
    );
\delay_5[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(0),
      O => minusOp(1)
    );
\delay_5[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(8),
      O => \delay_5[9]_i_2_n_0\
    );
\delay_5[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(7),
      O => \delay_5[9]_i_3_n_0\
    );
\delay_5[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(6),
      O => \delay_5[9]_i_4_n_0\
    );
\delay_5[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(5),
      O => \delay_5[9]_i_5_n_0\
    );
\delay_5[9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(4),
      O => \delay_5[9]_i_6_n_0\
    );
\delay_5[9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(3),
      O => \delay_5[9]_i_7_n_0\
    );
\delay_5[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(2),
      O => \delay_5[9]_i_8_n_0\
    );
\delay_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(10),
      Q => delay_5(10),
      R => '0'
    );
\delay_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(11),
      Q => delay_5(11),
      R => '0'
    );
\delay_5_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \delay_5_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \delay_5_reg[11]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => delay(9),
      O(7 downto 2) => \NLW_delay_5_reg[11]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => minusOp(11 downto 10),
      S(7 downto 2) => B"000000",
      S(1) => Q(0),
      S(0) => \delay_5[11]_i_2_n_0\
    );
\delay_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(1),
      Q => delay_5(1),
      R => '0'
    );
\delay_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(2),
      Q => delay_5(2),
      R => '0'
    );
\delay_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(3),
      Q => delay_5(3),
      R => '0'
    );
\delay_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(4),
      Q => delay_5(4),
      R => '0'
    );
\delay_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(5),
      Q => delay_5(5),
      R => '0'
    );
\delay_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(6),
      Q => delay_5(6),
      R => '0'
    );
\delay_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(7),
      Q => delay_5(7),
      R => '0'
    );
\delay_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(8),
      Q => delay_5(8),
      R => '0'
    );
\delay_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(9),
      Q => delay_5(9),
      R => '0'
    );
\delay_5_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => delay(0),
      CI_TOP => '0',
      CO(7) => \delay_5_reg[9]_i_1_n_0\,
      CO(6) => \delay_5_reg[9]_i_1_n_1\,
      CO(5) => \delay_5_reg[9]_i_1_n_2\,
      CO(4) => \delay_5_reg[9]_i_1_n_3\,
      CO(3) => \NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \delay_5_reg[9]_i_1_n_5\,
      CO(1) => \delay_5_reg[9]_i_1_n_6\,
      CO(0) => \delay_5_reg[9]_i_1_n_7\,
      DI(7 downto 1) => delay(8 downto 2),
      DI(0) => '0',
      O(7 downto 0) => minusOp(9 downto 2),
      S(7) => \delay_5[9]_i_2_n_0\,
      S(6) => \delay_5[9]_i_3_n_0\,
      S(5) => \delay_5[9]_i_4_n_0\,
      S(4) => \delay_5[9]_i_5_n_0\,
      S(3) => \delay_5[9]_i_6_n_0\,
      S(2) => \delay_5[9]_i_7_n_0\,
      S(1) => \delay_5[9]_i_8_n_0\,
      S(0) => delay(1)
    );
\i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => reset_reg_n_0,
      I1 => sync_active_reg,
      I2 => intc_if(0),
      I3 => resetn_out,
      O => \i[0]_i_1__1_n_0\
    );
\i[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(0),
      O => \i[0]_i_3__1_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__1_n_15\,
      Q => i_reg(0),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_reg[0]_i_2__1_n_0\,
      CO(6) => \i_reg[0]_i_2__1_n_1\,
      CO(5) => \i_reg[0]_i_2__1_n_2\,
      CO(4) => \i_reg[0]_i_2__1_n_3\,
      CO(3) => \NLW_i_reg[0]_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \i_reg[0]_i_2__1_n_5\,
      CO(1) => \i_reg[0]_i_2__1_n_6\,
      CO(0) => \i_reg[0]_i_2__1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_reg[0]_i_2__1_n_8\,
      O(6) => \i_reg[0]_i_2__1_n_9\,
      O(5) => \i_reg[0]_i_2__1_n_10\,
      O(4) => \i_reg[0]_i_2__1_n_11\,
      O(3) => \i_reg[0]_i_2__1_n_12\,
      O(2) => \i_reg[0]_i_2__1_n_13\,
      O(1) => \i_reg[0]_i_2__1_n_14\,
      O(0) => \i_reg[0]_i_2__1_n_15\,
      S(7 downto 1) => i_reg(7 downto 1),
      S(0) => \i[0]_i_3__1_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__1_n_13\,
      Q => i_reg(10),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__1_n_12\,
      Q => i_reg(11),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__1_n_11\,
      Q => i_reg(12),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__1_n_14\,
      Q => i_reg(1),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__1_n_13\,
      Q => i_reg(2),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__1_n_12\,
      Q => i_reg(3),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__1_n_11\,
      Q => i_reg(4),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__1_n_10\,
      Q => i_reg(5),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__1_n_9\,
      Q => i_reg(6),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__1_n_8\,
      Q => i_reg(7),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__1_n_15\,
      Q => i_reg(8),
      R => \i[0]_i_1__1_n_0\
    );
\i_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_i_reg[8]_i_1__1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \i_reg[8]_i_1__1_n_5\,
      CO(1) => \i_reg[8]_i_1__1_n_6\,
      CO(0) => \i_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_i_reg[8]_i_1__1_O_UNCONNECTED\(7 downto 5),
      O(4) => \i_reg[8]_i_1__1_n_11\,
      O(3) => \i_reg[8]_i_1__1_n_12\,
      O(2) => \i_reg[8]_i_1__1_n_13\,
      O(1) => \i_reg[8]_i_1__1_n_14\,
      O(0) => \i_reg[8]_i_1__1_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => i_reg(12 downto 8)
    );
\i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__1_n_14\,
      Q => i_reg(9),
      R => \i[0]_i_1__1_n_0\
    );
\reset_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32F2"
    )
        port map (
      I0 => \reset_i_2__1_n_0\,
      I1 => sync_active_reg,
      I2 => reset_reg_n_0,
      I3 => intc_if(0),
      O => \reset_i_1__1_n_0\
    );
\reset_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => i_reg(12),
      I1 => \reset_i_3__1_n_0\,
      I2 => \reset_i_4__1_n_0\,
      I3 => \reset_i_5__1_n_0\,
      I4 => \reset_i_6__1_n_0\,
      I5 => intc_if(0),
      O => \reset_i_2__1_n_0\
    );
\reset_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(3),
      I1 => delay_5(3),
      I2 => delay_5(5),
      I3 => i_reg(5),
      I4 => delay_5(4),
      I5 => i_reg(4),
      O => \reset_i_3__1_n_0\
    );
\reset_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => i_reg(0),
      I1 => delay_5(2),
      I2 => i_reg(2),
      I3 => delay_5(1),
      I4 => i_reg(1),
      O => \reset_i_4__1_n_0\
    );
\reset_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(9),
      I1 => delay_5(9),
      I2 => delay_5(11),
      I3 => i_reg(11),
      I4 => delay_5(10),
      I5 => i_reg(10),
      O => \reset_i_5__1_n_0\
    );
\reset_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(6),
      I1 => delay_5(6),
      I2 => delay_5(8),
      I3 => i_reg(8),
      I4 => delay_5(7),
      I5 => i_reg(7),
      O => \reset_i_6__1_n_0\
    );
reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_i_1__1_n_0\,
      Q => reset_reg_n_0,
      R => aresetn
    );
\sync_out_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E000E0E0E0"
    )
        port map (
      I0 => \^sync_active_to_rb_at_g\,
      I1 => \reset_i_2__1_n_0\,
      I2 => resetn_out,
      I3 => intc_if(0),
      I4 => sync_active_reg,
      I5 => reset_reg_n_0,
      O => \sync_out_i_1__1_n_0\
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \sync_out_i_1__1_n_0\,
      Q => \^sync_active_to_rb_at_g\,
      R => '0'
    );
\valid_ablr[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sync_active_to_rb_at_g\,
      I1 => intc_if(0),
      I2 => resetn_out,
      O => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_timing_delay_8 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_outmux_reg_0_sp_1 : out STD_LOGIC;
    activate_outmux_reg : out STD_LOGIC;
    active_outmux_reg : out STD_LOGIC;
    sync_active_reg : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn_out : in STD_LOGIC;
    row_outmux_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_outmux_reg[3]\ : in STD_LOGIC;
    \col_outmux_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \total_cols_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_outmux_reg[0]\ : in STD_LOGIC;
    activate_outmux_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_outmux : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    delay : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \active_to_OutMux_delay_reg[11]_inv\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_timing_delay_8 : entity is "timing_delay";
end design_1_v_cfa_0_0_timing_delay_8;

architecture STRUCTURE of design_1_v_cfa_0_0_timing_delay_8 is
  signal delay_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \delay_5[10]_i_2_n_0\ : STD_LOGIC;
  signal \delay_5[10]_i_3_n_0\ : STD_LOGIC;
  signal \delay_5[10]_i_4_n_0\ : STD_LOGIC;
  signal \delay_5[10]_i_5_n_0\ : STD_LOGIC;
  signal \delay_5[10]_i_6_n_0\ : STD_LOGIC;
  signal \delay_5[10]_i_7_n_0\ : STD_LOGIC;
  signal \delay_5[10]_i_8_n_0\ : STD_LOGIC;
  signal \delay_5[10]_i_9_n_0\ : STD_LOGIC;
  signal \delay_5_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \delay_5_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \delay_5_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \delay_5_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \delay_5_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \delay_5_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \delay_5_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \i[0]_i_3__2_n_0\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \i_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \i_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \i_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \i_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \i_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \i_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \i_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \reset_i_1__2_n_0\ : STD_LOGIC;
  signal \reset_i_2__2_n_0\ : STD_LOGIC;
  signal \reset_i_3__2_n_0\ : STD_LOGIC;
  signal \reset_i_4__2_n_0\ : STD_LOGIC;
  signal \reset_i_5__2_n_0\ : STD_LOGIC;
  signal \reset_i_6__2_n_0\ : STD_LOGIC;
  signal reset_reg_n_0 : STD_LOGIC;
  signal row_outmux0 : STD_LOGIC;
  signal row_outmux_reg_0_sn_1 : STD_LOGIC;
  signal \sync_out_i_1__2_n_0\ : STD_LOGIC;
  signal sync_out_reg_n_0 : STD_LOGIC;
  signal \NLW_delay_5_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_delay_5_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_reg[0]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_i_reg[8]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col_outmux[9]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \row_outmux[0]_i_1\ : label is "soft_lutpair290";
begin
  row_outmux_reg_0_sp_1 <= row_outmux_reg_0_sn_1;
activate_outmux_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sync_out_reg_n_0,
      I1 => intc_if(0),
      I2 => activate_outmux_reg_0,
      O => activate_outmux_reg
    );
active_outmux_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA0FFFFFCA00000"
    )
        port map (
      I0 => CO(0),
      I1 => sync_out_reg_n_0,
      I2 => activate_outmux_reg_0,
      I3 => row_outmux0,
      I4 => intc_if(0),
      I5 => active_outmux,
      O => active_outmux_reg
    );
active_outmux_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80080000"
    )
        port map (
      I0 => \col_outmux_reg[3]\,
      I1 => \col_outmux_reg[6]\,
      I2 => Q(0),
      I3 => \total_cols_reg[9]\(0),
      I4 => \col_outmux_reg[0]\,
      I5 => sync_out_reg_n_0,
      O => row_outmux0
    );
\col_outmux[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => row_outmux0,
      I1 => intc_if(0),
      I2 => resetn_out,
      O => SS(0)
    );
\delay_5[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(0),
      O => minusOp(0)
    );
\delay_5[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(9),
      O => \delay_5[10]_i_2_n_0\
    );
\delay_5[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(8),
      O => \delay_5[10]_i_3_n_0\
    );
\delay_5[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(7),
      O => \delay_5[10]_i_4_n_0\
    );
\delay_5[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(6),
      O => \delay_5[10]_i_5_n_0\
    );
\delay_5[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(5),
      O => \delay_5[10]_i_6_n_0\
    );
\delay_5[10]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(4),
      O => \delay_5[10]_i_7_n_0\
    );
\delay_5[10]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(3),
      O => \delay_5[10]_i_8_n_0\
    );
\delay_5[10]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(2),
      O => \delay_5[10]_i_9_n_0\
    );
\delay_5[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(1),
      O => minusOp(2)
    );
\delay_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(0),
      Q => delay_5(0),
      R => '0'
    );
\delay_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(10),
      Q => delay_5(10),
      R => '0'
    );
\delay_5_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => delay(1),
      CI_TOP => '0',
      CO(7) => \delay_5_reg[10]_i_1_n_0\,
      CO(6) => \delay_5_reg[10]_i_1_n_1\,
      CO(5) => \delay_5_reg[10]_i_1_n_2\,
      CO(4) => \delay_5_reg[10]_i_1_n_3\,
      CO(3) => \NLW_delay_5_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \delay_5_reg[10]_i_1_n_5\,
      CO(1) => \delay_5_reg[10]_i_1_n_6\,
      CO(0) => \delay_5_reg[10]_i_1_n_7\,
      DI(7 downto 0) => delay(9 downto 2),
      O(7 downto 0) => minusOp(10 downto 3),
      S(7) => \delay_5[10]_i_2_n_0\,
      S(6) => \delay_5[10]_i_3_n_0\,
      S(5) => \delay_5[10]_i_4_n_0\,
      S(4) => \delay_5[10]_i_5_n_0\,
      S(3) => \delay_5[10]_i_6_n_0\,
      S(2) => \delay_5[10]_i_7_n_0\,
      S(1) => \delay_5[10]_i_8_n_0\,
      S(0) => \delay_5[10]_i_9_n_0\
    );
\delay_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(11),
      Q => delay_5(11),
      R => '0'
    );
\delay_5_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \delay_5_reg[10]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_delay_5_reg[11]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => minusOp(11),
      S(7 downto 1) => B"0000000",
      S(0) => \active_to_OutMux_delay_reg[11]_inv\(0)
    );
\delay_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => delay(0),
      Q => delay_5(1),
      R => '0'
    );
\delay_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(2),
      Q => delay_5(2),
      R => '0'
    );
\delay_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(3),
      Q => delay_5(3),
      R => '0'
    );
\delay_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(4),
      Q => delay_5(4),
      R => '0'
    );
\delay_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(5),
      Q => delay_5(5),
      R => '0'
    );
\delay_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(6),
      Q => delay_5(6),
      R => '0'
    );
\delay_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(7),
      Q => delay_5(7),
      R => '0'
    );
\delay_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(8),
      Q => delay_5(8),
      R => '0'
    );
\delay_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(9),
      Q => delay_5(9),
      R => '0'
    );
\i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => reset_reg_n_0,
      I1 => sync_active_reg,
      I2 => intc_if(0),
      I3 => resetn_out,
      O => \i[0]_i_1__2_n_0\
    );
\i[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(0),
      O => \i[0]_i_3__2_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__2_n_15\,
      Q => i_reg(0),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_reg[0]_i_2__2_n_0\,
      CO(6) => \i_reg[0]_i_2__2_n_1\,
      CO(5) => \i_reg[0]_i_2__2_n_2\,
      CO(4) => \i_reg[0]_i_2__2_n_3\,
      CO(3) => \NLW_i_reg[0]_i_2__2_CO_UNCONNECTED\(3),
      CO(2) => \i_reg[0]_i_2__2_n_5\,
      CO(1) => \i_reg[0]_i_2__2_n_6\,
      CO(0) => \i_reg[0]_i_2__2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_reg[0]_i_2__2_n_8\,
      O(6) => \i_reg[0]_i_2__2_n_9\,
      O(5) => \i_reg[0]_i_2__2_n_10\,
      O(4) => \i_reg[0]_i_2__2_n_11\,
      O(3) => \i_reg[0]_i_2__2_n_12\,
      O(2) => \i_reg[0]_i_2__2_n_13\,
      O(1) => \i_reg[0]_i_2__2_n_14\,
      O(0) => \i_reg[0]_i_2__2_n_15\,
      S(7 downto 1) => i_reg(7 downto 1),
      S(0) => \i[0]_i_3__2_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__2_n_13\,
      Q => i_reg(10),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__2_n_12\,
      Q => i_reg(11),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__2_n_11\,
      Q => i_reg(12),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__2_n_14\,
      Q => i_reg(1),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__2_n_13\,
      Q => i_reg(2),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__2_n_12\,
      Q => i_reg(3),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__2_n_11\,
      Q => i_reg(4),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__2_n_10\,
      Q => i_reg(5),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__2_n_9\,
      Q => i_reg(6),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__2_n_8\,
      Q => i_reg(7),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__2_n_15\,
      Q => i_reg(8),
      R => \i[0]_i_1__2_n_0\
    );
\i_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_i_reg[8]_i_1__2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \i_reg[8]_i_1__2_n_5\,
      CO(1) => \i_reg[8]_i_1__2_n_6\,
      CO(0) => \i_reg[8]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_i_reg[8]_i_1__2_O_UNCONNECTED\(7 downto 5),
      O(4) => \i_reg[8]_i_1__2_n_11\,
      O(3) => \i_reg[8]_i_1__2_n_12\,
      O(2) => \i_reg[8]_i_1__2_n_13\,
      O(1) => \i_reg[8]_i_1__2_n_14\,
      O(0) => \i_reg[8]_i_1__2_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => i_reg(12 downto 8)
    );
\i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__2_n_14\,
      Q => i_reg(9),
      R => \i[0]_i_1__2_n_0\
    );
\reset_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32F2"
    )
        port map (
      I0 => \reset_i_2__2_n_0\,
      I1 => sync_active_reg,
      I2 => reset_reg_n_0,
      I3 => intc_if(0),
      O => \reset_i_1__2_n_0\
    );
\reset_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => i_reg(12),
      I1 => \reset_i_3__2_n_0\,
      I2 => \reset_i_4__2_n_0\,
      I3 => \reset_i_5__2_n_0\,
      I4 => \reset_i_6__2_n_0\,
      I5 => intc_if(0),
      O => \reset_i_2__2_n_0\
    );
\reset_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(3),
      I1 => delay_5(3),
      I2 => delay_5(5),
      I3 => i_reg(5),
      I4 => delay_5(4),
      I5 => i_reg(4),
      O => \reset_i_3__2_n_0\
    );
\reset_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(0),
      I1 => delay_5(0),
      I2 => delay_5(2),
      I3 => i_reg(2),
      I4 => delay_5(1),
      I5 => i_reg(1),
      O => \reset_i_4__2_n_0\
    );
\reset_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(9),
      I1 => delay_5(9),
      I2 => delay_5(11),
      I3 => i_reg(11),
      I4 => delay_5(10),
      I5 => i_reg(10),
      O => \reset_i_5__2_n_0\
    );
\reset_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(6),
      I1 => delay_5(6),
      I2 => delay_5(8),
      I3 => i_reg(8),
      I4 => delay_5(7),
      I5 => i_reg(7),
      O => \reset_i_6__2_n_0\
    );
reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_i_1__2_n_0\,
      Q => reset_reg_n_0,
      R => aresetn
    );
\row_outmux[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08488888"
    )
        port map (
      I0 => row_outmux_reg(0),
      I1 => resetn_out,
      I2 => intc_if(0),
      I3 => sync_out_reg_n_0,
      I4 => row_outmux0,
      O => row_outmux_reg_0_sn_1
    );
\sync_out_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E000E0E0E0"
    )
        port map (
      I0 => sync_out_reg_n_0,
      I1 => \reset_i_2__2_n_0\,
      I2 => resetn_out,
      I3 => intc_if(0),
      I4 => sync_active_reg,
      I5 => reset_reg_n_0,
      O => \sync_out_i_1__2_n_0\
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \sync_out_i_1__2_n_0\,
      Q => sync_out_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_timing_delay_9 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_active_to_RB_at_BR : out STD_LOGIC;
    sync_active_reg : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetn_out : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_timing_delay_9 : entity is "timing_delay";
end design_1_v_cfa_0_0_timing_delay_9;

architecture STRUCTURE of design_1_v_cfa_0_0_timing_delay_9 is
  signal delay_5 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \delay_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_2_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_3_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_4_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_5_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_6_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_7_n_0\ : STD_LOGIC;
  signal \delay_5[9]_i_8_n_0\ : STD_LOGIC;
  signal \delay_5_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \delay_5_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[0]_i_3__0_n_0\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \i_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \reset_i_1__0_n_0\ : STD_LOGIC;
  signal \reset_i_2__0_n_0\ : STD_LOGIC;
  signal \reset_i_3__0_n_0\ : STD_LOGIC;
  signal \reset_i_4__0_n_0\ : STD_LOGIC;
  signal \reset_i_5__0_n_0\ : STD_LOGIC;
  signal \reset_i_6__0_n_0\ : STD_LOGIC;
  signal reset_reg_n_0 : STD_LOGIC;
  signal \^sync_active_to_rb_at_br\ : STD_LOGIC;
  signal \sync_out_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_delay_5_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[0]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_i_reg[8]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
begin
  sync_active_to_RB_at_BR <= \^sync_active_to_rb_at_br\;
\delay_5[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \delay_5[11]_i_2_n_0\
    );
\delay_5[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => minusOp(1)
    );
\delay_5[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \delay_5[9]_i_2_n_0\
    );
\delay_5[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \delay_5[9]_i_3_n_0\
    );
\delay_5[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \delay_5[9]_i_4_n_0\
    );
\delay_5[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \delay_5[9]_i_5_n_0\
    );
\delay_5[9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \delay_5[9]_i_6_n_0\
    );
\delay_5[9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \delay_5[9]_i_7_n_0\
    );
\delay_5[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \delay_5[9]_i_8_n_0\
    );
\delay_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(10),
      Q => delay_5(10),
      R => '0'
    );
\delay_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(11),
      Q => delay_5(11),
      R => '0'
    );
\delay_5_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \delay_5_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_delay_5_reg[11]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \delay_5_reg[11]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => Q(9),
      O(7 downto 2) => \NLW_delay_5_reg[11]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => minusOp(11 downto 10),
      S(7 downto 2) => B"000000",
      S(1) => Q(10),
      S(0) => \delay_5[11]_i_2_n_0\
    );
\delay_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(1),
      Q => delay_5(1),
      R => '0'
    );
\delay_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(2),
      Q => delay_5(2),
      R => '0'
    );
\delay_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(3),
      Q => delay_5(3),
      R => '0'
    );
\delay_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(4),
      Q => delay_5(4),
      R => '0'
    );
\delay_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(5),
      Q => delay_5(5),
      R => '0'
    );
\delay_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(6),
      Q => delay_5(6),
      R => '0'
    );
\delay_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(7),
      Q => delay_5(7),
      R => '0'
    );
\delay_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(8),
      Q => delay_5(8),
      R => '0'
    );
\delay_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => minusOp(9),
      Q => delay_5(9),
      R => '0'
    );
\delay_5_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => Q(0),
      CI_TOP => '0',
      CO(7) => \delay_5_reg[9]_i_1_n_0\,
      CO(6) => \delay_5_reg[9]_i_1_n_1\,
      CO(5) => \delay_5_reg[9]_i_1_n_2\,
      CO(4) => \delay_5_reg[9]_i_1_n_3\,
      CO(3) => \NLW_delay_5_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \delay_5_reg[9]_i_1_n_5\,
      CO(1) => \delay_5_reg[9]_i_1_n_6\,
      CO(0) => \delay_5_reg[9]_i_1_n_7\,
      DI(7 downto 1) => Q(8 downto 2),
      DI(0) => '0',
      O(7 downto 0) => minusOp(9 downto 2),
      S(7) => \delay_5[9]_i_2_n_0\,
      S(6) => \delay_5[9]_i_3_n_0\,
      S(5) => \delay_5[9]_i_4_n_0\,
      S(4) => \delay_5[9]_i_5_n_0\,
      S(3) => \delay_5[9]_i_6_n_0\,
      S(2) => \delay_5[9]_i_7_n_0\,
      S(1) => \delay_5[9]_i_8_n_0\,
      S(0) => Q(1)
    );
\i[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => reset_reg_n_0,
      I1 => sync_active_reg,
      I2 => intc_if(0),
      I3 => resetn_out,
      O => \i[0]_i_1__0_n_0\
    );
\i[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(0),
      O => \i[0]_i_3__0_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__0_n_15\,
      Q => i_reg(0),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_reg[0]_i_2__0_n_0\,
      CO(6) => \i_reg[0]_i_2__0_n_1\,
      CO(5) => \i_reg[0]_i_2__0_n_2\,
      CO(4) => \i_reg[0]_i_2__0_n_3\,
      CO(3) => \NLW_i_reg[0]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \i_reg[0]_i_2__0_n_5\,
      CO(1) => \i_reg[0]_i_2__0_n_6\,
      CO(0) => \i_reg[0]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_reg[0]_i_2__0_n_8\,
      O(6) => \i_reg[0]_i_2__0_n_9\,
      O(5) => \i_reg[0]_i_2__0_n_10\,
      O(4) => \i_reg[0]_i_2__0_n_11\,
      O(3) => \i_reg[0]_i_2__0_n_12\,
      O(2) => \i_reg[0]_i_2__0_n_13\,
      O(1) => \i_reg[0]_i_2__0_n_14\,
      O(0) => \i_reg[0]_i_2__0_n_15\,
      S(7 downto 1) => i_reg(7 downto 1),
      S(0) => \i[0]_i_3__0_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__0_n_13\,
      Q => i_reg(10),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__0_n_12\,
      Q => i_reg(11),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__0_n_11\,
      Q => i_reg(12),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__0_n_14\,
      Q => i_reg(1),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__0_n_13\,
      Q => i_reg(2),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__0_n_12\,
      Q => i_reg(3),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__0_n_11\,
      Q => i_reg(4),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__0_n_10\,
      Q => i_reg(5),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__0_n_9\,
      Q => i_reg(6),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[0]_i_2__0_n_8\,
      Q => i_reg(7),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__0_n_15\,
      Q => i_reg(8),
      R => \i[0]_i_1__0_n_0\
    );
\i_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_i_reg[8]_i_1__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \i_reg[8]_i_1__0_n_5\,
      CO(1) => \i_reg[8]_i_1__0_n_6\,
      CO(0) => \i_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_i_reg[8]_i_1__0_O_UNCONNECTED\(7 downto 5),
      O(4) => \i_reg[8]_i_1__0_n_11\,
      O(3) => \i_reg[8]_i_1__0_n_12\,
      O(2) => \i_reg[8]_i_1__0_n_13\,
      O(1) => \i_reg[8]_i_1__0_n_14\,
      O(0) => \i_reg[8]_i_1__0_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => i_reg(12 downto 8)
    );
\i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_reg[8]_i_1__0_n_14\,
      Q => i_reg(9),
      R => \i[0]_i_1__0_n_0\
    );
\reset_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32F2"
    )
        port map (
      I0 => \reset_i_2__0_n_0\,
      I1 => sync_active_reg,
      I2 => reset_reg_n_0,
      I3 => intc_if(0),
      O => \reset_i_1__0_n_0\
    );
\reset_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => i_reg(12),
      I1 => \reset_i_3__0_n_0\,
      I2 => \reset_i_4__0_n_0\,
      I3 => \reset_i_5__0_n_0\,
      I4 => \reset_i_6__0_n_0\,
      I5 => intc_if(0),
      O => \reset_i_2__0_n_0\
    );
\reset_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(3),
      I1 => delay_5(3),
      I2 => delay_5(5),
      I3 => i_reg(5),
      I4 => delay_5(4),
      I5 => i_reg(4),
      O => \reset_i_3__0_n_0\
    );
\reset_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => i_reg(0),
      I1 => delay_5(2),
      I2 => i_reg(2),
      I3 => delay_5(1),
      I4 => i_reg(1),
      O => \reset_i_4__0_n_0\
    );
\reset_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(9),
      I1 => delay_5(9),
      I2 => delay_5(11),
      I3 => i_reg(11),
      I4 => delay_5(10),
      I5 => i_reg(10),
      O => \reset_i_5__0_n_0\
    );
\reset_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg(6),
      I1 => delay_5(6),
      I2 => delay_5(8),
      I3 => i_reg(8),
      I4 => delay_5(7),
      I5 => i_reg(7),
      O => \reset_i_6__0_n_0\
    );
reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_i_1__0_n_0\,
      Q => reset_reg_n_0,
      R => aresetn
    );
\sync_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E000E0E0E0"
    )
        port map (
      I0 => \^sync_active_to_rb_at_br\,
      I1 => \reset_i_2__0_n_0\,
      I2 => resetn_out,
      I3 => intc_if(0),
      I4 => sync_active_reg,
      I5 => reset_reg_n_0,
      O => \sync_out_i_1__0_n_0\
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \sync_out_i_1__0_n_0\,
      Q => \^sync_active_to_rb_at_br\,
      R => '0'
    );
\valid_ablr[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sync_active_to_rb_at_br\,
      I1 => intc_if(0),
      I2 => resetn_out,
      O => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_video_ctrl is
  port (
    aclk : in STD_LOGIC;
    aclk_en : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    vid_aclk : in STD_LOGIC;
    vid_aclk_en : in STD_LOGIC;
    vid_aresetn : in STD_LOGIC;
    reg_update : in STD_LOGIC;
    irq : out STD_LOGIC;
    resetn_out : out STD_LOGIC;
    core_d_out : out STD_LOGIC;
    ipif_addr_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ipif_rnw_out : out STD_LOGIC;
    ipif_cs_out : out STD_LOGIC;
    ipif_data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[2]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[3]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[5]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[6]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_control_regs[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genr_status_regs[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_control_regs[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \core_status_regs[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute C_COREGEN_PATCH : integer;
  attribute C_COREGEN_PATCH of design_1_v_cfa_0_0_video_ctrl : entity is 0;
  attribute C_CORE_AXI_WRITE : string;
  attribute C_CORE_AXI_WRITE of design_1_v_cfa_0_0_video_ctrl : entity is "64'b0000000000000000000000000000001100000000000000000000000000000000";
  attribute C_CORE_DBUFFER : string;
  attribute C_CORE_DBUFFER of design_1_v_cfa_0_0_video_ctrl : entity is "64'b0000000000000000000000000000001100000000000000000000000000000000";
  attribute C_CORE_DEFAULT : string;
  attribute C_CORE_DEFAULT of design_1_v_cfa_0_0_video_ctrl : entity is "64'b0000000000000000000000000000001100000000000000000000000000000000";
  attribute C_CORE_NUM_REGS : integer;
  attribute C_CORE_NUM_REGS of design_1_v_cfa_0_0_video_ctrl : entity is 2;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_v_cfa_0_0_video_ctrl : entity is "virtex7";
  attribute C_GENR_AXI_WRITE : string;
  attribute C_GENR_AXI_WRITE of design_1_v_cfa_0_0_video_ctrl : entity is "256'b1100000000000000000000000011111100000000000000010000000000001111000000000000000000000000000011110000000000000001000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_DBUFFER : string;
  attribute C_GENR_DBUFFER of design_1_v_cfa_0_0_video_ctrl : entity is "256'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_DEFAULT : string;
  attribute C_GENR_DEFAULT of design_1_v_cfa_0_0_video_ctrl : entity is "256'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_GENR_NUM_REGS : integer;
  attribute C_GENR_NUM_REGS of design_1_v_cfa_0_0_video_ctrl : entity is 8;
  attribute C_GENR_SELFCLR : string;
  attribute C_GENR_SELFCLR of design_1_v_cfa_0_0_video_ctrl : entity is "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of design_1_v_cfa_0_0_video_ctrl : entity is 0;
  attribute C_HAS_IRQ : integer;
  attribute C_HAS_IRQ of design_1_v_cfa_0_0_video_ctrl : entity is 1;
  attribute C_IS_EVAL : string;
  attribute C_IS_EVAL of design_1_v_cfa_0_0_video_ctrl : entity is "FALSE";
  attribute C_REVISION_NUMBER : integer;
  attribute C_REVISION_NUMBER of design_1_v_cfa_0_0_video_ctrl : entity is 0;
  attribute C_SRESET_LENGTH : integer;
  attribute C_SRESET_LENGTH of design_1_v_cfa_0_0_video_ctrl : entity is 32;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of design_1_v_cfa_0_0_video_ctrl : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_v_cfa_0_0_video_ctrl : entity is 32;
  attribute C_TIMEOUT_HOURS : integer;
  attribute C_TIMEOUT_HOURS of design_1_v_cfa_0_0_video_ctrl : entity is 8;
  attribute C_TIMEOUT_MINS : integer;
  attribute C_TIMEOUT_MINS of design_1_v_cfa_0_0_video_ctrl : entity is 0;
  attribute C_TIME_AXI_WRITE : string;
  attribute C_TIME_AXI_WRITE of design_1_v_cfa_0_0_video_ctrl : entity is "64'b0001111111111111000111111111111100000000000000000000000000000000";
  attribute C_TIME_DBUFFER : string;
  attribute C_TIME_DBUFFER of design_1_v_cfa_0_0_video_ctrl : entity is "64'b0001111111111111000111111111111100000000000000000000000000000000";
  attribute C_TIME_DEFAULT : string;
  attribute C_TIME_DEFAULT of design_1_v_cfa_0_0_video_ctrl : entity is "64'b0000000111100000000000101111000000000000000000000000000000000000";
  attribute C_TIME_NUM_REGS : integer;
  attribute C_TIME_NUM_REGS of design_1_v_cfa_0_0_video_ctrl : entity is 2;
  attribute C_VERSION_MAJOR : integer;
  attribute C_VERSION_MAJOR of design_1_v_cfa_0_0_video_ctrl : entity is 7;
  attribute C_VERSION_MINOR : integer;
  attribute C_VERSION_MINOR of design_1_v_cfa_0_0_video_ctrl : entity is 0;
  attribute C_VERSION_REVISION : integer;
  attribute C_VERSION_REVISION of design_1_v_cfa_0_0_video_ctrl : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_video_ctrl : entity is "video_ctrl";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_v_cfa_0_0_video_ctrl : entity is "yes";
end design_1_v_cfa_0_0_video_ctrl;

architecture STRUCTURE of design_1_v_cfa_0_0_video_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^vid_aresetn\ : STD_LOGIC;
begin
  \^vid_aresetn\ <= vid_aresetn;
  \core_control_regs[0]\(31) <= \<const0>\;
  \core_control_regs[0]\(30) <= \<const0>\;
  \core_control_regs[0]\(29) <= \<const0>\;
  \core_control_regs[0]\(28) <= \<const0>\;
  \core_control_regs[0]\(27) <= \<const0>\;
  \core_control_regs[0]\(26) <= \<const0>\;
  \core_control_regs[0]\(25) <= \<const0>\;
  \core_control_regs[0]\(24) <= \<const0>\;
  \core_control_regs[0]\(23) <= \<const0>\;
  \core_control_regs[0]\(22) <= \<const0>\;
  \core_control_regs[0]\(21) <= \<const0>\;
  \core_control_regs[0]\(20) <= \<const0>\;
  \core_control_regs[0]\(19) <= \<const0>\;
  \core_control_regs[0]\(18) <= \<const0>\;
  \core_control_regs[0]\(17) <= \<const0>\;
  \core_control_regs[0]\(16) <= \<const0>\;
  \core_control_regs[0]\(15) <= \<const0>\;
  \core_control_regs[0]\(14) <= \<const0>\;
  \core_control_regs[0]\(13) <= \<const0>\;
  \core_control_regs[0]\(12) <= \<const0>\;
  \core_control_regs[0]\(11) <= \<const0>\;
  \core_control_regs[0]\(10) <= \<const0>\;
  \core_control_regs[0]\(9) <= \<const0>\;
  \core_control_regs[0]\(8) <= \<const0>\;
  \core_control_regs[0]\(7) <= \<const0>\;
  \core_control_regs[0]\(6) <= \<const0>\;
  \core_control_regs[0]\(5) <= \<const0>\;
  \core_control_regs[0]\(4) <= \<const0>\;
  \core_control_regs[0]\(3) <= \<const0>\;
  \core_control_regs[0]\(2) <= \<const0>\;
  \core_control_regs[0]\(1) <= \<const1>\;
  \core_control_regs[0]\(0) <= \<const1>\;
  \core_control_regs[1]\(31) <= \<const0>\;
  \core_control_regs[1]\(30) <= \<const0>\;
  \core_control_regs[1]\(29) <= \<const0>\;
  \core_control_regs[1]\(28) <= \<const0>\;
  \core_control_regs[1]\(27) <= \<const0>\;
  \core_control_regs[1]\(26) <= \<const0>\;
  \core_control_regs[1]\(25) <= \<const0>\;
  \core_control_regs[1]\(24) <= \<const0>\;
  \core_control_regs[1]\(23) <= \<const0>\;
  \core_control_regs[1]\(22) <= \<const0>\;
  \core_control_regs[1]\(21) <= \<const0>\;
  \core_control_regs[1]\(20) <= \<const0>\;
  \core_control_regs[1]\(19) <= \<const0>\;
  \core_control_regs[1]\(18) <= \<const0>\;
  \core_control_regs[1]\(17) <= \<const0>\;
  \core_control_regs[1]\(16) <= \<const0>\;
  \core_control_regs[1]\(15) <= \<const0>\;
  \core_control_regs[1]\(14) <= \<const0>\;
  \core_control_regs[1]\(13) <= \<const0>\;
  \core_control_regs[1]\(12) <= \<const0>\;
  \core_control_regs[1]\(11) <= \<const0>\;
  \core_control_regs[1]\(10) <= \<const0>\;
  \core_control_regs[1]\(9) <= \<const0>\;
  \core_control_regs[1]\(8) <= \<const0>\;
  \core_control_regs[1]\(7) <= \<const0>\;
  \core_control_regs[1]\(6) <= \<const0>\;
  \core_control_regs[1]\(5) <= \<const0>\;
  \core_control_regs[1]\(4) <= \<const0>\;
  \core_control_regs[1]\(3) <= \<const0>\;
  \core_control_regs[1]\(2) <= \<const0>\;
  \core_control_regs[1]\(1) <= \<const0>\;
  \core_control_regs[1]\(0) <= \<const0>\;
  core_d_out <= \<const0>\;
  \genr_control_regs[0]\(31) <= \<const0>\;
  \genr_control_regs[0]\(30) <= \<const0>\;
  \genr_control_regs[0]\(29) <= \<const0>\;
  \genr_control_regs[0]\(28) <= \<const0>\;
  \genr_control_regs[0]\(27) <= \<const0>\;
  \genr_control_regs[0]\(26) <= \<const0>\;
  \genr_control_regs[0]\(25) <= \<const0>\;
  \genr_control_regs[0]\(24) <= \<const0>\;
  \genr_control_regs[0]\(23) <= \<const0>\;
  \genr_control_regs[0]\(22) <= \<const0>\;
  \genr_control_regs[0]\(21) <= \<const0>\;
  \genr_control_regs[0]\(20) <= \<const0>\;
  \genr_control_regs[0]\(19) <= \<const0>\;
  \genr_control_regs[0]\(18) <= \<const0>\;
  \genr_control_regs[0]\(17) <= \<const0>\;
  \genr_control_regs[0]\(16) <= \<const0>\;
  \genr_control_regs[0]\(15) <= \<const0>\;
  \genr_control_regs[0]\(14) <= \<const0>\;
  \genr_control_regs[0]\(13) <= \<const0>\;
  \genr_control_regs[0]\(12) <= \<const0>\;
  \genr_control_regs[0]\(11) <= \<const0>\;
  \genr_control_regs[0]\(10) <= \<const0>\;
  \genr_control_regs[0]\(9) <= \<const0>\;
  \genr_control_regs[0]\(8) <= \<const0>\;
  \genr_control_regs[0]\(7) <= \<const0>\;
  \genr_control_regs[0]\(6) <= \<const0>\;
  \genr_control_regs[0]\(5) <= \<const0>\;
  \genr_control_regs[0]\(4) <= \<const0>\;
  \genr_control_regs[0]\(3) <= \<const0>\;
  \genr_control_regs[0]\(2) <= \<const0>\;
  \genr_control_regs[0]\(1) <= \<const0>\;
  \genr_control_regs[0]\(0) <= \<const1>\;
  \genr_control_regs[1]\(31) <= \<const0>\;
  \genr_control_regs[1]\(30) <= \<const0>\;
  \genr_control_regs[1]\(29) <= \<const0>\;
  \genr_control_regs[1]\(28) <= \<const0>\;
  \genr_control_regs[1]\(27) <= \<const0>\;
  \genr_control_regs[1]\(26) <= \<const0>\;
  \genr_control_regs[1]\(25) <= \<const0>\;
  \genr_control_regs[1]\(24) <= \<const0>\;
  \genr_control_regs[1]\(23) <= \<const0>\;
  \genr_control_regs[1]\(22) <= \<const0>\;
  \genr_control_regs[1]\(21) <= \<const0>\;
  \genr_control_regs[1]\(20) <= \<const0>\;
  \genr_control_regs[1]\(19) <= \<const0>\;
  \genr_control_regs[1]\(18) <= \<const0>\;
  \genr_control_regs[1]\(17) <= \<const0>\;
  \genr_control_regs[1]\(16) <= \<const0>\;
  \genr_control_regs[1]\(15) <= \<const0>\;
  \genr_control_regs[1]\(14) <= \<const0>\;
  \genr_control_regs[1]\(13) <= \<const0>\;
  \genr_control_regs[1]\(12) <= \<const0>\;
  \genr_control_regs[1]\(11) <= \<const0>\;
  \genr_control_regs[1]\(10) <= \<const0>\;
  \genr_control_regs[1]\(9) <= \<const0>\;
  \genr_control_regs[1]\(8) <= \<const0>\;
  \genr_control_regs[1]\(7) <= \<const0>\;
  \genr_control_regs[1]\(6) <= \<const0>\;
  \genr_control_regs[1]\(5) <= \<const0>\;
  \genr_control_regs[1]\(4) <= \<const0>\;
  \genr_control_regs[1]\(3) <= \<const0>\;
  \genr_control_regs[1]\(2) <= \<const0>\;
  \genr_control_regs[1]\(1) <= \<const0>\;
  \genr_control_regs[1]\(0) <= \<const0>\;
  \genr_control_regs[2]\(31) <= \<const0>\;
  \genr_control_regs[2]\(30) <= \<const0>\;
  \genr_control_regs[2]\(29) <= \<const0>\;
  \genr_control_regs[2]\(28) <= \<const0>\;
  \genr_control_regs[2]\(27) <= \<const0>\;
  \genr_control_regs[2]\(26) <= \<const0>\;
  \genr_control_regs[2]\(25) <= \<const0>\;
  \genr_control_regs[2]\(24) <= \<const0>\;
  \genr_control_regs[2]\(23) <= \<const0>\;
  \genr_control_regs[2]\(22) <= \<const0>\;
  \genr_control_regs[2]\(21) <= \<const0>\;
  \genr_control_regs[2]\(20) <= \<const0>\;
  \genr_control_regs[2]\(19) <= \<const0>\;
  \genr_control_regs[2]\(18) <= \<const0>\;
  \genr_control_regs[2]\(17) <= \<const0>\;
  \genr_control_regs[2]\(16) <= \<const0>\;
  \genr_control_regs[2]\(15) <= \<const0>\;
  \genr_control_regs[2]\(14) <= \<const0>\;
  \genr_control_regs[2]\(13) <= \<const0>\;
  \genr_control_regs[2]\(12) <= \<const0>\;
  \genr_control_regs[2]\(11) <= \<const0>\;
  \genr_control_regs[2]\(10) <= \<const0>\;
  \genr_control_regs[2]\(9) <= \<const0>\;
  \genr_control_regs[2]\(8) <= \<const0>\;
  \genr_control_regs[2]\(7) <= \<const0>\;
  \genr_control_regs[2]\(6) <= \<const0>\;
  \genr_control_regs[2]\(5) <= \<const0>\;
  \genr_control_regs[2]\(4) <= \<const0>\;
  \genr_control_regs[2]\(3) <= \<const0>\;
  \genr_control_regs[2]\(2) <= \<const0>\;
  \genr_control_regs[2]\(1) <= \<const0>\;
  \genr_control_regs[2]\(0) <= \<const0>\;
  \genr_control_regs[3]\(31) <= \<const0>\;
  \genr_control_regs[3]\(30) <= \<const0>\;
  \genr_control_regs[3]\(29) <= \<const0>\;
  \genr_control_regs[3]\(28) <= \<const0>\;
  \genr_control_regs[3]\(27) <= \<const0>\;
  \genr_control_regs[3]\(26) <= \<const0>\;
  \genr_control_regs[3]\(25) <= \<const0>\;
  \genr_control_regs[3]\(24) <= \<const0>\;
  \genr_control_regs[3]\(23) <= \<const0>\;
  \genr_control_regs[3]\(22) <= \<const0>\;
  \genr_control_regs[3]\(21) <= \<const0>\;
  \genr_control_regs[3]\(20) <= \<const0>\;
  \genr_control_regs[3]\(19) <= \<const0>\;
  \genr_control_regs[3]\(18) <= \<const0>\;
  \genr_control_regs[3]\(17) <= \<const0>\;
  \genr_control_regs[3]\(16) <= \<const0>\;
  \genr_control_regs[3]\(15) <= \<const0>\;
  \genr_control_regs[3]\(14) <= \<const0>\;
  \genr_control_regs[3]\(13) <= \<const0>\;
  \genr_control_regs[3]\(12) <= \<const0>\;
  \genr_control_regs[3]\(11) <= \<const0>\;
  \genr_control_regs[3]\(10) <= \<const0>\;
  \genr_control_regs[3]\(9) <= \<const0>\;
  \genr_control_regs[3]\(8) <= \<const0>\;
  \genr_control_regs[3]\(7) <= \<const0>\;
  \genr_control_regs[3]\(6) <= \<const0>\;
  \genr_control_regs[3]\(5) <= \<const0>\;
  \genr_control_regs[3]\(4) <= \<const0>\;
  \genr_control_regs[3]\(3) <= \<const0>\;
  \genr_control_regs[3]\(2) <= \<const0>\;
  \genr_control_regs[3]\(1) <= \<const0>\;
  \genr_control_regs[3]\(0) <= \<const0>\;
  \genr_control_regs[4]\(31) <= \<const0>\;
  \genr_control_regs[4]\(30) <= \<const0>\;
  \genr_control_regs[4]\(29) <= \<const0>\;
  \genr_control_regs[4]\(28) <= \<const0>\;
  \genr_control_regs[4]\(27) <= \<const0>\;
  \genr_control_regs[4]\(26) <= \<const0>\;
  \genr_control_regs[4]\(25) <= \<const0>\;
  \genr_control_regs[4]\(24) <= \<const0>\;
  \genr_control_regs[4]\(23) <= \<const0>\;
  \genr_control_regs[4]\(22) <= \<const0>\;
  \genr_control_regs[4]\(21) <= \<const0>\;
  \genr_control_regs[4]\(20) <= \<const0>\;
  \genr_control_regs[4]\(19) <= \<const0>\;
  \genr_control_regs[4]\(18) <= \<const0>\;
  \genr_control_regs[4]\(17) <= \<const0>\;
  \genr_control_regs[4]\(16) <= \<const0>\;
  \genr_control_regs[4]\(15) <= \<const0>\;
  \genr_control_regs[4]\(14) <= \<const0>\;
  \genr_control_regs[4]\(13) <= \<const0>\;
  \genr_control_regs[4]\(12) <= \<const0>\;
  \genr_control_regs[4]\(11) <= \<const0>\;
  \genr_control_regs[4]\(10) <= \<const0>\;
  \genr_control_regs[4]\(9) <= \<const0>\;
  \genr_control_regs[4]\(8) <= \<const0>\;
  \genr_control_regs[4]\(7) <= \<const0>\;
  \genr_control_regs[4]\(6) <= \<const0>\;
  \genr_control_regs[4]\(5) <= \<const0>\;
  \genr_control_regs[4]\(4) <= \<const0>\;
  \genr_control_regs[4]\(3) <= \<const0>\;
  \genr_control_regs[4]\(2) <= \<const0>\;
  \genr_control_regs[4]\(1) <= \<const0>\;
  \genr_control_regs[4]\(0) <= \<const0>\;
  \genr_control_regs[5]\(31) <= \<const0>\;
  \genr_control_regs[5]\(30) <= \<const0>\;
  \genr_control_regs[5]\(29) <= \<const0>\;
  \genr_control_regs[5]\(28) <= \<const0>\;
  \genr_control_regs[5]\(27) <= \<const0>\;
  \genr_control_regs[5]\(26) <= \<const0>\;
  \genr_control_regs[5]\(25) <= \<const0>\;
  \genr_control_regs[5]\(24) <= \<const0>\;
  \genr_control_regs[5]\(23) <= \<const0>\;
  \genr_control_regs[5]\(22) <= \<const0>\;
  \genr_control_regs[5]\(21) <= \<const0>\;
  \genr_control_regs[5]\(20) <= \<const0>\;
  \genr_control_regs[5]\(19) <= \<const0>\;
  \genr_control_regs[5]\(18) <= \<const0>\;
  \genr_control_regs[5]\(17) <= \<const0>\;
  \genr_control_regs[5]\(16) <= \<const0>\;
  \genr_control_regs[5]\(15) <= \<const0>\;
  \genr_control_regs[5]\(14) <= \<const0>\;
  \genr_control_regs[5]\(13) <= \<const0>\;
  \genr_control_regs[5]\(12) <= \<const0>\;
  \genr_control_regs[5]\(11) <= \<const0>\;
  \genr_control_regs[5]\(10) <= \<const0>\;
  \genr_control_regs[5]\(9) <= \<const0>\;
  \genr_control_regs[5]\(8) <= \<const0>\;
  \genr_control_regs[5]\(7) <= \<const0>\;
  \genr_control_regs[5]\(6) <= \<const0>\;
  \genr_control_regs[5]\(5) <= \<const0>\;
  \genr_control_regs[5]\(4) <= \<const0>\;
  \genr_control_regs[5]\(3) <= \<const0>\;
  \genr_control_regs[5]\(2) <= \<const0>\;
  \genr_control_regs[5]\(1) <= \<const0>\;
  \genr_control_regs[5]\(0) <= \<const0>\;
  \genr_control_regs[6]\(31) <= \<const0>\;
  \genr_control_regs[6]\(30) <= \<const0>\;
  \genr_control_regs[6]\(29) <= \<const0>\;
  \genr_control_regs[6]\(28) <= \<const0>\;
  \genr_control_regs[6]\(27) <= \<const0>\;
  \genr_control_regs[6]\(26) <= \<const0>\;
  \genr_control_regs[6]\(25) <= \<const0>\;
  \genr_control_regs[6]\(24) <= \<const0>\;
  \genr_control_regs[6]\(23) <= \<const0>\;
  \genr_control_regs[6]\(22) <= \<const0>\;
  \genr_control_regs[6]\(21) <= \<const0>\;
  \genr_control_regs[6]\(20) <= \<const0>\;
  \genr_control_regs[6]\(19) <= \<const0>\;
  \genr_control_regs[6]\(18) <= \<const0>\;
  \genr_control_regs[6]\(17) <= \<const0>\;
  \genr_control_regs[6]\(16) <= \<const0>\;
  \genr_control_regs[6]\(15) <= \<const0>\;
  \genr_control_regs[6]\(14) <= \<const0>\;
  \genr_control_regs[6]\(13) <= \<const0>\;
  \genr_control_regs[6]\(12) <= \<const0>\;
  \genr_control_regs[6]\(11) <= \<const0>\;
  \genr_control_regs[6]\(10) <= \<const0>\;
  \genr_control_regs[6]\(9) <= \<const0>\;
  \genr_control_regs[6]\(8) <= \<const0>\;
  \genr_control_regs[6]\(7) <= \<const0>\;
  \genr_control_regs[6]\(6) <= \<const0>\;
  \genr_control_regs[6]\(5) <= \<const0>\;
  \genr_control_regs[6]\(4) <= \<const0>\;
  \genr_control_regs[6]\(3) <= \<const0>\;
  \genr_control_regs[6]\(2) <= \<const0>\;
  \genr_control_regs[6]\(1) <= \<const0>\;
  \genr_control_regs[6]\(0) <= \<const0>\;
  \genr_control_regs[7]\(31) <= \<const0>\;
  \genr_control_regs[7]\(30) <= \<const0>\;
  \genr_control_regs[7]\(29) <= \<const0>\;
  \genr_control_regs[7]\(28) <= \<const0>\;
  \genr_control_regs[7]\(27) <= \<const0>\;
  \genr_control_regs[7]\(26) <= \<const0>\;
  \genr_control_regs[7]\(25) <= \<const0>\;
  \genr_control_regs[7]\(24) <= \<const0>\;
  \genr_control_regs[7]\(23) <= \<const0>\;
  \genr_control_regs[7]\(22) <= \<const0>\;
  \genr_control_regs[7]\(21) <= \<const0>\;
  \genr_control_regs[7]\(20) <= \<const0>\;
  \genr_control_regs[7]\(19) <= \<const0>\;
  \genr_control_regs[7]\(18) <= \<const0>\;
  \genr_control_regs[7]\(17) <= \<const0>\;
  \genr_control_regs[7]\(16) <= \<const0>\;
  \genr_control_regs[7]\(15) <= \<const0>\;
  \genr_control_regs[7]\(14) <= \<const0>\;
  \genr_control_regs[7]\(13) <= \<const0>\;
  \genr_control_regs[7]\(12) <= \<const0>\;
  \genr_control_regs[7]\(11) <= \<const0>\;
  \genr_control_regs[7]\(10) <= \<const0>\;
  \genr_control_regs[7]\(9) <= \<const0>\;
  \genr_control_regs[7]\(8) <= \<const0>\;
  \genr_control_regs[7]\(7) <= \<const0>\;
  \genr_control_regs[7]\(6) <= \<const0>\;
  \genr_control_regs[7]\(5) <= \<const0>\;
  \genr_control_regs[7]\(4) <= \<const0>\;
  \genr_control_regs[7]\(3) <= \<const0>\;
  \genr_control_regs[7]\(2) <= \<const0>\;
  \genr_control_regs[7]\(1) <= \<const0>\;
  \genr_control_regs[7]\(0) <= \<const0>\;
  ipif_cs_out <= \<const0>\;
  ipif_data_out(31) <= \<const0>\;
  ipif_data_out(30) <= \<const0>\;
  ipif_data_out(29) <= \<const0>\;
  ipif_data_out(28) <= \<const0>\;
  ipif_data_out(27) <= \<const0>\;
  ipif_data_out(26) <= \<const0>\;
  ipif_data_out(25) <= \<const0>\;
  ipif_data_out(24) <= \<const0>\;
  ipif_data_out(23) <= \<const0>\;
  ipif_data_out(22) <= \<const0>\;
  ipif_data_out(21) <= \<const0>\;
  ipif_data_out(20) <= \<const0>\;
  ipif_data_out(19) <= \<const0>\;
  ipif_data_out(18) <= \<const0>\;
  ipif_data_out(17) <= \<const0>\;
  ipif_data_out(16) <= \<const0>\;
  ipif_data_out(15) <= \<const0>\;
  ipif_data_out(14) <= \<const0>\;
  ipif_data_out(13) <= \<const0>\;
  ipif_data_out(12) <= \<const0>\;
  ipif_data_out(11) <= \<const0>\;
  ipif_data_out(10) <= \<const0>\;
  ipif_data_out(9) <= \<const0>\;
  ipif_data_out(8) <= \<const0>\;
  ipif_data_out(7) <= \<const0>\;
  ipif_data_out(6) <= \<const0>\;
  ipif_data_out(5) <= \<const0>\;
  ipif_data_out(4) <= \<const0>\;
  ipif_data_out(3) <= \<const0>\;
  ipif_data_out(2) <= \<const0>\;
  ipif_data_out(1) <= \<const0>\;
  ipif_data_out(0) <= \<const0>\;
  ipif_rnw_out <= \<const1>\;
  irq <= \<const0>\;
  resetn_out <= \^vid_aresetn\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  \time_control_regs[0]\(31) <= \<const0>\;
  \time_control_regs[0]\(30) <= \<const0>\;
  \time_control_regs[0]\(29) <= \<const0>\;
  \time_control_regs[0]\(28) <= \<const0>\;
  \time_control_regs[0]\(27) <= \<const0>\;
  \time_control_regs[0]\(26) <= \<const0>\;
  \time_control_regs[0]\(25) <= \<const0>\;
  \time_control_regs[0]\(24) <= \<const1>\;
  \time_control_regs[0]\(23) <= \<const1>\;
  \time_control_regs[0]\(22) <= \<const1>\;
  \time_control_regs[0]\(21) <= \<const1>\;
  \time_control_regs[0]\(20) <= \<const0>\;
  \time_control_regs[0]\(19) <= \<const0>\;
  \time_control_regs[0]\(18) <= \<const0>\;
  \time_control_regs[0]\(17) <= \<const0>\;
  \time_control_regs[0]\(16) <= \<const0>\;
  \time_control_regs[0]\(15) <= \<const0>\;
  \time_control_regs[0]\(14) <= \<const0>\;
  \time_control_regs[0]\(13) <= \<const0>\;
  \time_control_regs[0]\(12) <= \<const0>\;
  \time_control_regs[0]\(11) <= \<const0>\;
  \time_control_regs[0]\(10) <= \<const0>\;
  \time_control_regs[0]\(9) <= \<const1>\;
  \time_control_regs[0]\(8) <= \<const0>\;
  \time_control_regs[0]\(7) <= \<const1>\;
  \time_control_regs[0]\(6) <= \<const1>\;
  \time_control_regs[0]\(5) <= \<const1>\;
  \time_control_regs[0]\(4) <= \<const1>\;
  \time_control_regs[0]\(3) <= \<const0>\;
  \time_control_regs[0]\(2) <= \<const0>\;
  \time_control_regs[0]\(1) <= \<const0>\;
  \time_control_regs[0]\(0) <= \<const0>\;
  \time_control_regs[1]\(31) <= \<const0>\;
  \time_control_regs[1]\(30) <= \<const0>\;
  \time_control_regs[1]\(29) <= \<const0>\;
  \time_control_regs[1]\(28) <= \<const0>\;
  \time_control_regs[1]\(27) <= \<const0>\;
  \time_control_regs[1]\(26) <= \<const0>\;
  \time_control_regs[1]\(25) <= \<const0>\;
  \time_control_regs[1]\(24) <= \<const0>\;
  \time_control_regs[1]\(23) <= \<const0>\;
  \time_control_regs[1]\(22) <= \<const0>\;
  \time_control_regs[1]\(21) <= \<const0>\;
  \time_control_regs[1]\(20) <= \<const0>\;
  \time_control_regs[1]\(19) <= \<const0>\;
  \time_control_regs[1]\(18) <= \<const0>\;
  \time_control_regs[1]\(17) <= \<const0>\;
  \time_control_regs[1]\(16) <= \<const0>\;
  \time_control_regs[1]\(15) <= \<const0>\;
  \time_control_regs[1]\(14) <= \<const0>\;
  \time_control_regs[1]\(13) <= \<const0>\;
  \time_control_regs[1]\(12) <= \<const0>\;
  \time_control_regs[1]\(11) <= \<const0>\;
  \time_control_regs[1]\(10) <= \<const0>\;
  \time_control_regs[1]\(9) <= \<const0>\;
  \time_control_regs[1]\(8) <= \<const0>\;
  \time_control_regs[1]\(7) <= \<const0>\;
  \time_control_regs[1]\(6) <= \<const0>\;
  \time_control_regs[1]\(5) <= \<const0>\;
  \time_control_regs[1]\(4) <= \<const0>\;
  \time_control_regs[1]\(3) <= \<const0>\;
  \time_control_regs[1]\(2) <= \<const0>\;
  \time_control_regs[1]\(1) <= \<const0>\;
  \time_control_regs[1]\(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ipif_addr_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_ave_var_sd is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \den4_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \abs_13_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \abs_5_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \abs_9_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \den1_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \den4_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \den4_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \den2_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \den2_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \den3_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \den3_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D0305_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    nhood : in STD_LOGIC_VECTOR ( 104 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[2][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetn_out : in STD_LOGIC;
    \needs_delay.shift_register_reg[5][7]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5][8]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[5][7]__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5][8]__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[5][7]__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5][8]__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[5][7]__0_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5][8]__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][23]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[2][7]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_en_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][39]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][23]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[2][7]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][39]_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[2][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \needs_delay.shift_register_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_4\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][23]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_ave_var_sd : entity is "ave_var_sd";
end design_1_v_cfa_0_0_ave_var_sd;

architecture STRUCTURE of design_1_v_cfa_0_0_ave_var_sd is
  signal D0103 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D0111 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D0305 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D0313 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D0515 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D1113 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D1121 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D1315 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D1323 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D1525 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D2123 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D2325 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal K1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K10 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K11 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K12 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K5 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K6 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K7 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K8 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K9 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal P10d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P12d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P14d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P16d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P18d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P20d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P22d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P24d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P2d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P4d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P6d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal P8d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SDHp[7]_i_2_n_0\ : STD_LOGIC;
  signal \SDHp[7]_i_3_n_0\ : STD_LOGIC;
  signal \SDHp[7]_i_4_n_0\ : STD_LOGIC;
  signal \SDHp[7]_i_5_n_0\ : STD_LOGIC;
  signal \SDHp[7]_i_6_n_0\ : STD_LOGIC;
  signal \SDHp[7]_i_7_n_0\ : STD_LOGIC;
  signal \SDHp[7]_i_8_n_0\ : STD_LOGIC;
  signal \SDHp[7]_i_9_n_0\ : STD_LOGIC;
  signal \SDHp[9]_i_2_n_0\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \SDHp_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \SDHp_reg[9]_i_1_n_15\ : STD_LOGIC;
  signal \SDHp_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal SDVp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \SDVp[7]_i_2_n_0\ : STD_LOGIC;
  signal \SDVp[7]_i_3_n_0\ : STD_LOGIC;
  signal \SDVp[7]_i_4_n_0\ : STD_LOGIC;
  signal \SDVp[7]_i_5_n_0\ : STD_LOGIC;
  signal \SDVp[7]_i_6_n_0\ : STD_LOGIC;
  signal \SDVp[7]_i_7_n_0\ : STD_LOGIC;
  signal \SDVp[7]_i_8_n_0\ : STD_LOGIC;
  signal \SDVp[7]_i_9_n_0\ : STD_LOGIC;
  signal \SDVp[9]_i_3_n_0\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \SDVp_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \SDVp_reg[9]_i_2_n_15\ : STD_LOGIC;
  signal \SDVp_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a0102 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \a0102[10]_i_2_n_0\ : STD_LOGIC;
  signal \a0102[10]_i_3_n_0\ : STD_LOGIC;
  signal \a0102[10]_i_4_n_0\ : STD_LOGIC;
  signal \a0102[7]_i_2_n_0\ : STD_LOGIC;
  signal \a0102[7]_i_3_n_0\ : STD_LOGIC;
  signal \a0102[7]_i_4_n_0\ : STD_LOGIC;
  signal \a0102[7]_i_5_n_0\ : STD_LOGIC;
  signal \a0102[7]_i_6_n_0\ : STD_LOGIC;
  signal \a0102[7]_i_7_n_0\ : STD_LOGIC;
  signal \a0102[7]_i_8_n_0\ : STD_LOGIC;
  signal \a0102[7]_i_9_n_0\ : STD_LOGIC;
  signal \a0102_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \a0102_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \a0102_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \a0102_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \a0102_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \a0102_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal a0304 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \a0304[10]_i_2_n_0\ : STD_LOGIC;
  signal \a0304[10]_i_3_n_0\ : STD_LOGIC;
  signal \a0304[10]_i_4_n_0\ : STD_LOGIC;
  signal \a0304[7]_i_2_n_0\ : STD_LOGIC;
  signal \a0304[7]_i_3_n_0\ : STD_LOGIC;
  signal \a0304[7]_i_4_n_0\ : STD_LOGIC;
  signal \a0304[7]_i_5_n_0\ : STD_LOGIC;
  signal \a0304[7]_i_6_n_0\ : STD_LOGIC;
  signal \a0304[7]_i_7_n_0\ : STD_LOGIC;
  signal \a0304[7]_i_8_n_0\ : STD_LOGIC;
  signal \a0304[7]_i_9_n_0\ : STD_LOGIC;
  signal \a0304_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \a0304_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \a0304_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \a0304_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \a0304_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \a0304_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal a0313 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \a0313[1]_i_1_n_0\ : STD_LOGIC;
  signal \a0313[2]_i_1_n_0\ : STD_LOGIC;
  signal \a0313[3]_i_1_n_0\ : STD_LOGIC;
  signal \a0313[4]_i_1_n_0\ : STD_LOGIC;
  signal \a0313[5]_i_1_n_0\ : STD_LOGIC;
  signal \a0313[6]_i_1_n_0\ : STD_LOGIC;
  signal \a0313[7]_i_1_n_0\ : STD_LOGIC;
  signal \a0313[8]_i_1_n_0\ : STD_LOGIC;
  signal \a0313[8]_i_2_n_0\ : STD_LOGIC;
  signal a0506 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \a0506[10]_i_2_n_0\ : STD_LOGIC;
  signal \a0506[10]_i_3_n_0\ : STD_LOGIC;
  signal \a0506[10]_i_4_n_0\ : STD_LOGIC;
  signal \a0506[7]_i_2_n_0\ : STD_LOGIC;
  signal \a0506[7]_i_3_n_0\ : STD_LOGIC;
  signal \a0506[7]_i_4_n_0\ : STD_LOGIC;
  signal \a0506[7]_i_5_n_0\ : STD_LOGIC;
  signal \a0506[7]_i_6_n_0\ : STD_LOGIC;
  signal \a0506[7]_i_7_n_0\ : STD_LOGIC;
  signal \a0506[7]_i_8_n_0\ : STD_LOGIC;
  signal \a0506[7]_i_9_n_0\ : STD_LOGIC;
  signal \a0506_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \a0506_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \a0506_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \a0506_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \a0506_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \a0506_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal a0708 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \a0708[10]_i_2_n_0\ : STD_LOGIC;
  signal \a0708[10]_i_3_n_0\ : STD_LOGIC;
  signal \a0708[10]_i_4_n_0\ : STD_LOGIC;
  signal \a0708[7]_i_2_n_0\ : STD_LOGIC;
  signal \a0708[7]_i_3_n_0\ : STD_LOGIC;
  signal \a0708[7]_i_4_n_0\ : STD_LOGIC;
  signal \a0708[7]_i_5_n_0\ : STD_LOGIC;
  signal \a0708[7]_i_6_n_0\ : STD_LOGIC;
  signal \a0708[7]_i_7_n_0\ : STD_LOGIC;
  signal \a0708[7]_i_8_n_0\ : STD_LOGIC;
  signal \a0708[7]_i_9_n_0\ : STD_LOGIC;
  signal \a0708_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \a0708_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \a0708_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \a0708_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \a0708_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \a0708_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal a0910 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \a0910[10]_i_2_n_0\ : STD_LOGIC;
  signal \a0910[10]_i_3_n_0\ : STD_LOGIC;
  signal \a0910[10]_i_4_n_0\ : STD_LOGIC;
  signal \a0910[7]_i_2_n_0\ : STD_LOGIC;
  signal \a0910[7]_i_3_n_0\ : STD_LOGIC;
  signal \a0910[7]_i_4_n_0\ : STD_LOGIC;
  signal \a0910[7]_i_5_n_0\ : STD_LOGIC;
  signal \a0910[7]_i_6_n_0\ : STD_LOGIC;
  signal \a0910[7]_i_7_n_0\ : STD_LOGIC;
  signal \a0910[7]_i_8_n_0\ : STD_LOGIC;
  signal \a0910[7]_i_9_n_0\ : STD_LOGIC;
  signal \a0910_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \a0910_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \a0910_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \a0910_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \a0910_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \a0910_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal a1112 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \a1112[10]_i_2_n_0\ : STD_LOGIC;
  signal \a1112[10]_i_3_n_0\ : STD_LOGIC;
  signal \a1112[10]_i_4_n_0\ : STD_LOGIC;
  signal \a1112[7]_i_2_n_0\ : STD_LOGIC;
  signal \a1112[7]_i_3_n_0\ : STD_LOGIC;
  signal \a1112[7]_i_4_n_0\ : STD_LOGIC;
  signal \a1112[7]_i_5_n_0\ : STD_LOGIC;
  signal \a1112[7]_i_6_n_0\ : STD_LOGIC;
  signal \a1112[7]_i_7_n_0\ : STD_LOGIC;
  signal \a1112[7]_i_8_n_0\ : STD_LOGIC;
  signal \a1112[7]_i_9_n_0\ : STD_LOGIC;
  signal \a1112_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \a1112_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \a1112_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \a1112_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \a1112_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \a1112_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal a1113 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \a1113[1]_i_1_n_0\ : STD_LOGIC;
  signal \a1113[2]_i_1_n_0\ : STD_LOGIC;
  signal \a1113[3]_i_1_n_0\ : STD_LOGIC;
  signal \a1113[4]_i_1_n_0\ : STD_LOGIC;
  signal \a1113[5]_i_1_n_0\ : STD_LOGIC;
  signal \a1113[6]_i_1_n_0\ : STD_LOGIC;
  signal \a1113[7]_i_1_n_0\ : STD_LOGIC;
  signal \a1113[8]_i_1_n_0\ : STD_LOGIC;
  signal \a1113[8]_i_2_n_0\ : STD_LOGIC;
  signal a1314 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \a1314[10]_i_2_n_0\ : STD_LOGIC;
  signal \a1314[10]_i_3_n_0\ : STD_LOGIC;
  signal \a1314[10]_i_4_n_0\ : STD_LOGIC;
  signal \a1314[7]_i_2_n_0\ : STD_LOGIC;
  signal \a1314[7]_i_3_n_0\ : STD_LOGIC;
  signal \a1314[7]_i_4_n_0\ : STD_LOGIC;
  signal \a1314[7]_i_5_n_0\ : STD_LOGIC;
  signal \a1314[7]_i_6_n_0\ : STD_LOGIC;
  signal \a1314[7]_i_7_n_0\ : STD_LOGIC;
  signal \a1314[7]_i_8_n_0\ : STD_LOGIC;
  signal \a1314[7]_i_9_n_0\ : STD_LOGIC;
  signal \a1314_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \a1314_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \a1314_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \a1314_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \a1314_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \a1314_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal a1315 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \a1315[1]_i_1_n_0\ : STD_LOGIC;
  signal \a1315[2]_i_1_n_0\ : STD_LOGIC;
  signal \a1315[3]_i_1_n_0\ : STD_LOGIC;
  signal \a1315[4]_i_1_n_0\ : STD_LOGIC;
  signal \a1315[5]_i_1_n_0\ : STD_LOGIC;
  signal \a1315[6]_i_1_n_0\ : STD_LOGIC;
  signal \a1315[7]_i_1_n_0\ : STD_LOGIC;
  signal \a1315[8]_i_1_n_0\ : STD_LOGIC;
  signal \a1315[8]_i_2_n_0\ : STD_LOGIC;
  signal a1323 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \a1323[1]_i_1_n_0\ : STD_LOGIC;
  signal \a1323[2]_i_1_n_0\ : STD_LOGIC;
  signal \a1323[3]_i_1_n_0\ : STD_LOGIC;
  signal \a1323[4]_i_1_n_0\ : STD_LOGIC;
  signal \a1323[5]_i_1_n_0\ : STD_LOGIC;
  signal \a1323[6]_i_1_n_0\ : STD_LOGIC;
  signal \a1323[7]_i_1_n_0\ : STD_LOGIC;
  signal \a1323[8]_i_1_n_0\ : STD_LOGIC;
  signal \a1323[8]_i_2_n_0\ : STD_LOGIC;
  signal a1516 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \a1516[10]_i_2_n_0\ : STD_LOGIC;
  signal \a1516[10]_i_3_n_0\ : STD_LOGIC;
  signal \a1516[10]_i_4_n_0\ : STD_LOGIC;
  signal \a1516[7]_i_2_n_0\ : STD_LOGIC;
  signal \a1516[7]_i_3_n_0\ : STD_LOGIC;
  signal \a1516[7]_i_4_n_0\ : STD_LOGIC;
  signal \a1516[7]_i_5_n_0\ : STD_LOGIC;
  signal \a1516[7]_i_6_n_0\ : STD_LOGIC;
  signal \a1516[7]_i_7_n_0\ : STD_LOGIC;
  signal \a1516[7]_i_8_n_0\ : STD_LOGIC;
  signal \a1516[7]_i_9_n_0\ : STD_LOGIC;
  signal \a1516_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \a1516_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \a1516_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \a1516_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \a1516_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \a1516_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal abs_1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_10 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_10d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_10d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_10d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_10d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_10d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_11 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_11d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_11d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_11d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_11d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_11d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_12 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_12d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_12d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_12d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_12d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_12d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_13 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^abs_13_reg[10]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal abs_13d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_13d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_13d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_13d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_13d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_14 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_14d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_14d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_14d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_14d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_14d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_15 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_15d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_15d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_15d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_15d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_15d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_16 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_16d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_16d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_16d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_16d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_16d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_1d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_1d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_1d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_1d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_2d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_2d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_2d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_2d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_2d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_3d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_3d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_3d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_3d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_3d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_4d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_4d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_4d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_4d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_4d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_5 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^abs_5_reg[10]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal abs_5d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_5d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_5d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_5d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_5d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_6 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_6d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_6d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_6d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_6d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_6d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_7 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_7d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_7d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_7d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_7d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_7d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_8 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal abs_8d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_8d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_8d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_8d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_8d[9]_i_1_n_0\ : STD_LOGIC;
  signal abs_9 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^abs_9_reg[10]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal abs_9d : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \abs_9d[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[10]_i_2_n_0\ : STD_LOGIC;
  signal \abs_9d[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[5]_i_2_n_0\ : STD_LOGIC;
  signal \abs_9d[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_9d[9]_i_1_n_0\ : STD_LOGIC;
  signal \ave_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \ave_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \ave_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \ave_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \ave_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \ave_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \ave_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \ave_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \ave_1[7]_i_6_n_0\ : STD_LOGIC;
  signal \ave_1[7]_i_7_n_0\ : STD_LOGIC;
  signal \ave_1[7]_i_8_n_0\ : STD_LOGIC;
  signal \ave_1[7]_i_9_n_0\ : STD_LOGIC;
  signal \ave_1_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \ave_1_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \ave_1_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \ave_1_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \ave_1_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \ave_1_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \ave_1_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ave_1_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \ave_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \ave_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \ave_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \ave_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \ave_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \ave_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \ave_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \ave_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \ave_2[7]_i_6_n_0\ : STD_LOGIC;
  signal \ave_2[7]_i_7_n_0\ : STD_LOGIC;
  signal \ave_2[7]_i_8_n_0\ : STD_LOGIC;
  signal \ave_2[7]_i_9_n_0\ : STD_LOGIC;
  signal \ave_2_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \ave_2_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \ave_2_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \ave_2_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \ave_2_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \ave_2_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \ave_2_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ave_2_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \ave_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \ave_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \ave_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \ave_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \ave_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \ave_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \ave_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \ave_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \ave_3[7]_i_6_n_0\ : STD_LOGIC;
  signal \ave_3[7]_i_7_n_0\ : STD_LOGIC;
  signal \ave_3[7]_i_8_n_0\ : STD_LOGIC;
  signal \ave_3[7]_i_9_n_0\ : STD_LOGIC;
  signal \ave_3_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \ave_3_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \ave_3_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \ave_3_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \ave_3_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \ave_3_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \ave_3_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ave_3_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \ave_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \ave_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \ave_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \ave_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \ave_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \ave_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \ave_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \ave_4[7]_i_5_n_0\ : STD_LOGIC;
  signal \ave_4[7]_i_6_n_0\ : STD_LOGIC;
  signal \ave_4[7]_i_7_n_0\ : STD_LOGIC;
  signal \ave_4[7]_i_8_n_0\ : STD_LOGIC;
  signal \ave_4[7]_i_9_n_0\ : STD_LOGIC;
  signal \ave_4_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \ave_4_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \ave_4_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \ave_4_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \ave_4_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \ave_4_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \ave_4_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ave_4_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \^d0313\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^d1113\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^d1315\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^d1323\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal d_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__14_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__15_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__36_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__37_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__48_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__49_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__27_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__28_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__29_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__38_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__39_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__40_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__41_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__14_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__15_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__16_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__22_n_0\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_i_5_n_0 : STD_LOGIC;
  signal minusOp_carry_i_6_n_0 : STD_LOGIC;
  signal minusOp_carry_i_7_n_0 : STD_LOGIC;
  signal minusOp_carry_i_8_n_0 : STD_LOGIC;
  signal minusOp_carry_i_9_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__10/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__11/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__12/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__13/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__14/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__15/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__16/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__17/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__18/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__19/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__20/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__21/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__22/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__23/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__24/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__25/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__26/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__27/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__28/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__29/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__30/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry__0_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__7/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__8/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__9/i__carry_n_9\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[2]_6\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp_inferred__1/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_9\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__12/i__carry_n_9\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__15/i__carry_n_9\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__22/i__carry_n_9\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__24/i__carry_n_9\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__32/i__carry_n_9\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_10\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_11\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_12\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_13\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_14\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_15\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_8\ : STD_LOGIC;
  signal \plusOp_inferred__4/i__carry_n_9\ : STD_LOGIC;
  signal reg_K10_n_0 : STD_LOGIC;
  signal reg_K10_n_1 : STD_LOGIC;
  signal reg_K10_n_10 : STD_LOGIC;
  signal reg_K10_n_11 : STD_LOGIC;
  signal reg_K10_n_12 : STD_LOGIC;
  signal reg_K10_n_13 : STD_LOGIC;
  signal reg_K10_n_14 : STD_LOGIC;
  signal reg_K10_n_15 : STD_LOGIC;
  signal reg_K10_n_16 : STD_LOGIC;
  signal reg_K10_n_17 : STD_LOGIC;
  signal reg_K10_n_18 : STD_LOGIC;
  signal reg_K10_n_19 : STD_LOGIC;
  signal reg_K10_n_2 : STD_LOGIC;
  signal reg_K10_n_20 : STD_LOGIC;
  signal reg_K10_n_21 : STD_LOGIC;
  signal reg_K10_n_22 : STD_LOGIC;
  signal reg_K10_n_23 : STD_LOGIC;
  signal reg_K10_n_24 : STD_LOGIC;
  signal reg_K10_n_25 : STD_LOGIC;
  signal reg_K10_n_26 : STD_LOGIC;
  signal reg_K10_n_27 : STD_LOGIC;
  signal reg_K10_n_28 : STD_LOGIC;
  signal reg_K10_n_3 : STD_LOGIC;
  signal reg_K10_n_4 : STD_LOGIC;
  signal reg_K10_n_5 : STD_LOGIC;
  signal reg_K10_n_6 : STD_LOGIC;
  signal reg_K10_n_7 : STD_LOGIC;
  signal reg_K10_n_8 : STD_LOGIC;
  signal reg_K10_n_9 : STD_LOGIC;
  signal reg_K11_n_0 : STD_LOGIC;
  signal reg_K11_n_1 : STD_LOGIC;
  signal reg_K11_n_10 : STD_LOGIC;
  signal reg_K11_n_11 : STD_LOGIC;
  signal reg_K11_n_12 : STD_LOGIC;
  signal reg_K11_n_13 : STD_LOGIC;
  signal reg_K11_n_14 : STD_LOGIC;
  signal reg_K11_n_15 : STD_LOGIC;
  signal reg_K11_n_16 : STD_LOGIC;
  signal reg_K11_n_17 : STD_LOGIC;
  signal reg_K11_n_18 : STD_LOGIC;
  signal reg_K11_n_2 : STD_LOGIC;
  signal reg_K11_n_3 : STD_LOGIC;
  signal reg_K11_n_4 : STD_LOGIC;
  signal reg_K11_n_5 : STD_LOGIC;
  signal reg_K11_n_6 : STD_LOGIC;
  signal reg_K11_n_7 : STD_LOGIC;
  signal reg_K11_n_8 : STD_LOGIC;
  signal reg_K11_n_9 : STD_LOGIC;
  signal reg_K12_n_0 : STD_LOGIC;
  signal reg_K12_n_1 : STD_LOGIC;
  signal reg_K12_n_10 : STD_LOGIC;
  signal reg_K12_n_11 : STD_LOGIC;
  signal reg_K12_n_12 : STD_LOGIC;
  signal reg_K12_n_13 : STD_LOGIC;
  signal reg_K12_n_14 : STD_LOGIC;
  signal reg_K12_n_15 : STD_LOGIC;
  signal reg_K12_n_16 : STD_LOGIC;
  signal reg_K12_n_17 : STD_LOGIC;
  signal reg_K12_n_18 : STD_LOGIC;
  signal reg_K12_n_2 : STD_LOGIC;
  signal reg_K12_n_3 : STD_LOGIC;
  signal reg_K12_n_4 : STD_LOGIC;
  signal reg_K12_n_5 : STD_LOGIC;
  signal reg_K12_n_6 : STD_LOGIC;
  signal reg_K12_n_7 : STD_LOGIC;
  signal reg_K12_n_8 : STD_LOGIC;
  signal reg_K12_n_9 : STD_LOGIC;
  signal reg_K1_n_0 : STD_LOGIC;
  signal reg_K1_n_1 : STD_LOGIC;
  signal reg_K1_n_11 : STD_LOGIC;
  signal reg_K1_n_12 : STD_LOGIC;
  signal reg_K1_n_13 : STD_LOGIC;
  signal reg_K1_n_14 : STD_LOGIC;
  signal reg_K1_n_15 : STD_LOGIC;
  signal reg_K1_n_16 : STD_LOGIC;
  signal reg_K1_n_17 : STD_LOGIC;
  signal reg_K1_n_18 : STD_LOGIC;
  signal reg_K1_n_19 : STD_LOGIC;
  signal reg_K1_n_20 : STD_LOGIC;
  signal reg_K1_n_21 : STD_LOGIC;
  signal reg_K1_n_22 : STD_LOGIC;
  signal reg_K1_n_23 : STD_LOGIC;
  signal reg_K1_n_24 : STD_LOGIC;
  signal reg_K1_n_25 : STD_LOGIC;
  signal reg_K1_n_26 : STD_LOGIC;
  signal reg_K1_n_27 : STD_LOGIC;
  signal reg_K1_n_28 : STD_LOGIC;
  signal reg_K2_n_0 : STD_LOGIC;
  signal reg_K2_n_1 : STD_LOGIC;
  signal reg_K2_n_10 : STD_LOGIC;
  signal reg_K2_n_11 : STD_LOGIC;
  signal reg_K2_n_12 : STD_LOGIC;
  signal reg_K2_n_13 : STD_LOGIC;
  signal reg_K2_n_14 : STD_LOGIC;
  signal reg_K2_n_15 : STD_LOGIC;
  signal reg_K2_n_16 : STD_LOGIC;
  signal reg_K2_n_17 : STD_LOGIC;
  signal reg_K2_n_18 : STD_LOGIC;
  signal reg_K2_n_2 : STD_LOGIC;
  signal reg_K2_n_3 : STD_LOGIC;
  signal reg_K2_n_4 : STD_LOGIC;
  signal reg_K2_n_5 : STD_LOGIC;
  signal reg_K2_n_6 : STD_LOGIC;
  signal reg_K2_n_7 : STD_LOGIC;
  signal reg_K2_n_8 : STD_LOGIC;
  signal reg_K2_n_9 : STD_LOGIC;
  signal reg_K3_n_0 : STD_LOGIC;
  signal reg_K3_n_1 : STD_LOGIC;
  signal reg_K3_n_10 : STD_LOGIC;
  signal reg_K3_n_11 : STD_LOGIC;
  signal reg_K3_n_12 : STD_LOGIC;
  signal reg_K3_n_13 : STD_LOGIC;
  signal reg_K3_n_14 : STD_LOGIC;
  signal reg_K3_n_15 : STD_LOGIC;
  signal reg_K3_n_16 : STD_LOGIC;
  signal reg_K3_n_17 : STD_LOGIC;
  signal reg_K3_n_18 : STD_LOGIC;
  signal reg_K3_n_2 : STD_LOGIC;
  signal reg_K3_n_3 : STD_LOGIC;
  signal reg_K3_n_4 : STD_LOGIC;
  signal reg_K3_n_5 : STD_LOGIC;
  signal reg_K3_n_6 : STD_LOGIC;
  signal reg_K3_n_7 : STD_LOGIC;
  signal reg_K3_n_8 : STD_LOGIC;
  signal reg_K3_n_9 : STD_LOGIC;
  signal reg_K4_n_0 : STD_LOGIC;
  signal reg_K4_n_1 : STD_LOGIC;
  signal reg_K4_n_10 : STD_LOGIC;
  signal reg_K4_n_11 : STD_LOGIC;
  signal reg_K4_n_12 : STD_LOGIC;
  signal reg_K4_n_13 : STD_LOGIC;
  signal reg_K4_n_14 : STD_LOGIC;
  signal reg_K4_n_15 : STD_LOGIC;
  signal reg_K4_n_16 : STD_LOGIC;
  signal reg_K4_n_17 : STD_LOGIC;
  signal reg_K4_n_18 : STD_LOGIC;
  signal reg_K4_n_19 : STD_LOGIC;
  signal reg_K4_n_2 : STD_LOGIC;
  signal reg_K4_n_20 : STD_LOGIC;
  signal reg_K4_n_21 : STD_LOGIC;
  signal reg_K4_n_22 : STD_LOGIC;
  signal reg_K4_n_23 : STD_LOGIC;
  signal reg_K4_n_24 : STD_LOGIC;
  signal reg_K4_n_25 : STD_LOGIC;
  signal reg_K4_n_26 : STD_LOGIC;
  signal reg_K4_n_27 : STD_LOGIC;
  signal reg_K4_n_28 : STD_LOGIC;
  signal reg_K4_n_3 : STD_LOGIC;
  signal reg_K4_n_4 : STD_LOGIC;
  signal reg_K4_n_5 : STD_LOGIC;
  signal reg_K4_n_6 : STD_LOGIC;
  signal reg_K4_n_7 : STD_LOGIC;
  signal reg_K4_n_8 : STD_LOGIC;
  signal reg_K4_n_9 : STD_LOGIC;
  signal reg_K5_n_0 : STD_LOGIC;
  signal reg_K5_n_1 : STD_LOGIC;
  signal reg_K5_n_10 : STD_LOGIC;
  signal reg_K5_n_11 : STD_LOGIC;
  signal reg_K5_n_12 : STD_LOGIC;
  signal reg_K5_n_13 : STD_LOGIC;
  signal reg_K5_n_14 : STD_LOGIC;
  signal reg_K5_n_15 : STD_LOGIC;
  signal reg_K5_n_16 : STD_LOGIC;
  signal reg_K5_n_17 : STD_LOGIC;
  signal reg_K5_n_18 : STD_LOGIC;
  signal reg_K5_n_2 : STD_LOGIC;
  signal reg_K5_n_3 : STD_LOGIC;
  signal reg_K5_n_4 : STD_LOGIC;
  signal reg_K5_n_5 : STD_LOGIC;
  signal reg_K5_n_6 : STD_LOGIC;
  signal reg_K5_n_7 : STD_LOGIC;
  signal reg_K5_n_8 : STD_LOGIC;
  signal reg_K5_n_9 : STD_LOGIC;
  signal reg_K6_n_0 : STD_LOGIC;
  signal reg_K6_n_1 : STD_LOGIC;
  signal reg_K6_n_10 : STD_LOGIC;
  signal reg_K6_n_11 : STD_LOGIC;
  signal reg_K6_n_12 : STD_LOGIC;
  signal reg_K6_n_13 : STD_LOGIC;
  signal reg_K6_n_14 : STD_LOGIC;
  signal reg_K6_n_15 : STD_LOGIC;
  signal reg_K6_n_16 : STD_LOGIC;
  signal reg_K6_n_17 : STD_LOGIC;
  signal reg_K6_n_18 : STD_LOGIC;
  signal reg_K6_n_2 : STD_LOGIC;
  signal reg_K6_n_3 : STD_LOGIC;
  signal reg_K6_n_4 : STD_LOGIC;
  signal reg_K6_n_5 : STD_LOGIC;
  signal reg_K6_n_6 : STD_LOGIC;
  signal reg_K6_n_7 : STD_LOGIC;
  signal reg_K6_n_8 : STD_LOGIC;
  signal reg_K6_n_9 : STD_LOGIC;
  signal reg_K7_n_0 : STD_LOGIC;
  signal reg_K7_n_1 : STD_LOGIC;
  signal reg_K7_n_10 : STD_LOGIC;
  signal reg_K7_n_11 : STD_LOGIC;
  signal reg_K7_n_12 : STD_LOGIC;
  signal reg_K7_n_13 : STD_LOGIC;
  signal reg_K7_n_14 : STD_LOGIC;
  signal reg_K7_n_15 : STD_LOGIC;
  signal reg_K7_n_16 : STD_LOGIC;
  signal reg_K7_n_17 : STD_LOGIC;
  signal reg_K7_n_18 : STD_LOGIC;
  signal reg_K7_n_19 : STD_LOGIC;
  signal reg_K7_n_2 : STD_LOGIC;
  signal reg_K7_n_20 : STD_LOGIC;
  signal reg_K7_n_21 : STD_LOGIC;
  signal reg_K7_n_22 : STD_LOGIC;
  signal reg_K7_n_23 : STD_LOGIC;
  signal reg_K7_n_24 : STD_LOGIC;
  signal reg_K7_n_25 : STD_LOGIC;
  signal reg_K7_n_26 : STD_LOGIC;
  signal reg_K7_n_27 : STD_LOGIC;
  signal reg_K7_n_28 : STD_LOGIC;
  signal reg_K7_n_3 : STD_LOGIC;
  signal reg_K7_n_4 : STD_LOGIC;
  signal reg_K7_n_5 : STD_LOGIC;
  signal reg_K7_n_6 : STD_LOGIC;
  signal reg_K7_n_7 : STD_LOGIC;
  signal reg_K7_n_8 : STD_LOGIC;
  signal reg_K7_n_9 : STD_LOGIC;
  signal reg_K8_n_0 : STD_LOGIC;
  signal reg_K8_n_1 : STD_LOGIC;
  signal reg_K8_n_10 : STD_LOGIC;
  signal reg_K8_n_11 : STD_LOGIC;
  signal reg_K8_n_12 : STD_LOGIC;
  signal reg_K8_n_13 : STD_LOGIC;
  signal reg_K8_n_14 : STD_LOGIC;
  signal reg_K8_n_15 : STD_LOGIC;
  signal reg_K8_n_16 : STD_LOGIC;
  signal reg_K8_n_17 : STD_LOGIC;
  signal reg_K8_n_18 : STD_LOGIC;
  signal reg_K8_n_2 : STD_LOGIC;
  signal reg_K8_n_3 : STD_LOGIC;
  signal reg_K8_n_4 : STD_LOGIC;
  signal reg_K8_n_5 : STD_LOGIC;
  signal reg_K8_n_6 : STD_LOGIC;
  signal reg_K8_n_7 : STD_LOGIC;
  signal reg_K8_n_8 : STD_LOGIC;
  signal reg_K8_n_9 : STD_LOGIC;
  signal reg_K9_n_0 : STD_LOGIC;
  signal reg_K9_n_1 : STD_LOGIC;
  signal reg_K9_n_10 : STD_LOGIC;
  signal reg_K9_n_11 : STD_LOGIC;
  signal reg_K9_n_12 : STD_LOGIC;
  signal reg_K9_n_13 : STD_LOGIC;
  signal reg_K9_n_14 : STD_LOGIC;
  signal reg_K9_n_15 : STD_LOGIC;
  signal reg_K9_n_16 : STD_LOGIC;
  signal reg_K9_n_17 : STD_LOGIC;
  signal reg_K9_n_18 : STD_LOGIC;
  signal reg_K9_n_2 : STD_LOGIC;
  signal reg_K9_n_3 : STD_LOGIC;
  signal reg_K9_n_4 : STD_LOGIC;
  signal reg_K9_n_5 : STD_LOGIC;
  signal reg_K9_n_6 : STD_LOGIC;
  signal reg_K9_n_7 : STD_LOGIC;
  signal reg_K9_n_8 : STD_LOGIC;
  signal reg_K9_n_9 : STD_LOGIC;
  signal s0103 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s0107 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s0204 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s0406 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s0507 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s0810 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s0911 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \s0911[10]_i_2_n_0\ : STD_LOGIC;
  signal \s0911[10]_i_3_n_0\ : STD_LOGIC;
  signal \s0911[10]_i_4_n_0\ : STD_LOGIC;
  signal \s0911[7]_i_2_n_0\ : STD_LOGIC;
  signal \s0911[7]_i_3_n_0\ : STD_LOGIC;
  signal \s0911[7]_i_4_n_0\ : STD_LOGIC;
  signal \s0911[7]_i_5_n_0\ : STD_LOGIC;
  signal \s0911[7]_i_6_n_0\ : STD_LOGIC;
  signal \s0911[7]_i_7_n_0\ : STD_LOGIC;
  signal \s0911[7]_i_8_n_0\ : STD_LOGIC;
  signal \s0911[7]_i_9_n_0\ : STD_LOGIC;
  signal \s0911_reg[10]_i_1_n_13\ : STD_LOGIC;
  signal \s0911_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \s0911_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \s0911_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \s0911_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \s0911_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal s1012 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var1 : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \var1p[11]_i_2_n_0\ : STD_LOGIC;
  signal \var1p[11]_i_3_n_0\ : STD_LOGIC;
  signal \var1p[11]_i_4_n_0\ : STD_LOGIC;
  signal \var1p[7]_i_2_n_0\ : STD_LOGIC;
  signal \var1p[7]_i_3_n_0\ : STD_LOGIC;
  signal \var1p[7]_i_4_n_0\ : STD_LOGIC;
  signal \var1p[7]_i_5_n_0\ : STD_LOGIC;
  signal \var1p[7]_i_6_n_0\ : STD_LOGIC;
  signal \var1p[7]_i_7_n_0\ : STD_LOGIC;
  signal \var1p[7]_i_8_n_0\ : STD_LOGIC;
  signal \var1p[7]_i_9_n_0\ : STD_LOGIC;
  signal \var1p_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \var1p_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \var1p_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \var1p_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \var1p_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \var1p_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \var1p_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal var2 : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \var2p[11]_i_2_n_0\ : STD_LOGIC;
  signal \var2p[11]_i_3_n_0\ : STD_LOGIC;
  signal \var2p[11]_i_4_n_0\ : STD_LOGIC;
  signal \var2p[7]_i_2_n_0\ : STD_LOGIC;
  signal \var2p[7]_i_3_n_0\ : STD_LOGIC;
  signal \var2p[7]_i_4_n_0\ : STD_LOGIC;
  signal \var2p[7]_i_5_n_0\ : STD_LOGIC;
  signal \var2p[7]_i_6_n_0\ : STD_LOGIC;
  signal \var2p[7]_i_7_n_0\ : STD_LOGIC;
  signal \var2p[7]_i_8_n_0\ : STD_LOGIC;
  signal \var2p[7]_i_9_n_0\ : STD_LOGIC;
  signal \var2p_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \var2p_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \var2p_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \var2p_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \var2p_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \var2p_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \var2p_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal var3 : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \var3p[11]_i_2_n_0\ : STD_LOGIC;
  signal \var3p[11]_i_3_n_0\ : STD_LOGIC;
  signal \var3p[11]_i_4_n_0\ : STD_LOGIC;
  signal \var3p[7]_i_2_n_0\ : STD_LOGIC;
  signal \var3p[7]_i_3_n_0\ : STD_LOGIC;
  signal \var3p[7]_i_4_n_0\ : STD_LOGIC;
  signal \var3p[7]_i_5_n_0\ : STD_LOGIC;
  signal \var3p[7]_i_6_n_0\ : STD_LOGIC;
  signal \var3p[7]_i_7_n_0\ : STD_LOGIC;
  signal \var3p[7]_i_8_n_0\ : STD_LOGIC;
  signal \var3p[7]_i_9_n_0\ : STD_LOGIC;
  signal \var3p_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \var3p_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \var3p_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \var3p_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \var3p_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \var3p_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \var3p_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal var4 : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \var4p[11]_i_2_n_0\ : STD_LOGIC;
  signal \var4p[11]_i_3_n_0\ : STD_LOGIC;
  signal \var4p[11]_i_4_n_0\ : STD_LOGIC;
  signal \var4p[7]_i_2_n_0\ : STD_LOGIC;
  signal \var4p[7]_i_3_n_0\ : STD_LOGIC;
  signal \var4p[7]_i_4_n_0\ : STD_LOGIC;
  signal \var4p[7]_i_5_n_0\ : STD_LOGIC;
  signal \var4p[7]_i_6_n_0\ : STD_LOGIC;
  signal \var4p[7]_i_7_n_0\ : STD_LOGIC;
  signal \var4p[7]_i_8_n_0\ : STD_LOGIC;
  signal \var4p[7]_i_9_n_0\ : STD_LOGIC;
  signal \var4p_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \var4p_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \var4p_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \var4p_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \var4p_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \var4p_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \var4p_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_SDHp_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SDHp_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SDHp_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_SDHp_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SDVp_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SDVp_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SDVp_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_SDVp_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_a0102_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_a0102_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_a0102_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a0304_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_a0304_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_a0304_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a0506_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_a0506_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_a0506_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a0708_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_a0708_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_a0708_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a0910_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_a0910_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_a0910_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a1112_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_a1112_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_a1112_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a1314_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_a1314_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_a1314_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_a1516_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_a1516_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_a1516_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ave_1_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_1_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_1_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ave_2_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_2_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_2_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ave_3_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_3_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_3_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ave_4_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_4_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_4_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__10/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__10/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__10/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__11/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__11/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__11/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__12/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__12/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__12/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__13/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__13/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__13/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__14/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__14/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__14/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__15/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__15/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__15/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__16/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__16/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__16/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__17/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__17/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__17/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__18/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__18/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__18/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__19/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__19/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__19/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__20/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__20/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__20/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__21/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__21/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__21/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__22/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__22/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__22/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__23/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__23/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__23/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__24/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__24/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__24/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__25/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__25/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__25/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__26/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__26/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__26/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__27/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__27/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__27/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__28/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__28/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__28/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__29/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__29/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__29/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__30/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__30/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__30/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__5/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__5/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__6/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__6/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__6/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_minusOp_inferred__7/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__7/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__7/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__8/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__8/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__8/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__9/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__9/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__9/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_plusOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__12/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__12/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_inferred__12/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__15/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__15/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_inferred__15/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__22/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__22/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_inferred__22/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__24/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__24/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_inferred__24/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__32/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__32/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_inferred__32/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_inferred__4/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__4/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_inferred__4/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_s0911_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_s0911_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_s0911_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_var1p_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_var1p_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_var1p_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_var1p_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_var2p_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_var2p_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_var2p_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_var2p_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_var3p_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_var3p_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_var3p_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_var3p_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_var4p_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_var4p_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_var4p_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_var4p_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a0313[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \a0313[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \a0313[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \a0313[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \a0313[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \a0313[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \a1113[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \a1113[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \a1113[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \a1113[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \a1113[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \a1113[8]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \a1315[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \a1315[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \a1315[5]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \a1315[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \a1315[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \a1315[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \a1323[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \a1323[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \a1323[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \a1323[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \a1323[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \a1323[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \abs_10d[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \abs_10d[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \abs_10d[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \abs_10d[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \abs_10d[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \abs_10d[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \abs_11d[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \abs_11d[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \abs_11d[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \abs_11d[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \abs_11d[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \abs_11d[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \abs_12d[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \abs_12d[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \abs_12d[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \abs_12d[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \abs_12d[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \abs_12d[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \abs_13d[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \abs_13d[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \abs_13d[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \abs_13d[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \abs_13d[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \abs_13d[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \abs_14d[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \abs_14d[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \abs_14d[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \abs_14d[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \abs_14d[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \abs_14d[8]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \abs_15d[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \abs_15d[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \abs_15d[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \abs_15d[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \abs_15d[7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \abs_15d[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \abs_16d[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \abs_16d[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \abs_16d[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \abs_16d[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \abs_16d[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \abs_16d[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \abs_1d[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \abs_1d[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \abs_1d[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \abs_1d[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \abs_1d[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \abs_1d[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \abs_2d[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \abs_2d[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \abs_2d[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \abs_2d[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \abs_2d[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \abs_2d[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \abs_3d[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \abs_3d[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \abs_3d[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \abs_3d[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \abs_3d[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \abs_3d[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \abs_4d[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \abs_4d[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \abs_4d[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \abs_4d[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \abs_4d[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \abs_4d[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \abs_5d[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \abs_5d[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \abs_5d[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \abs_5d[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \abs_5d[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \abs_5d[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \abs_6d[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \abs_6d[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \abs_6d[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \abs_6d[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \abs_6d[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \abs_6d[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \abs_7d[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \abs_7d[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \abs_7d[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \abs_7d[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \abs_7d[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \abs_7d[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \abs_8d[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \abs_8d[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \abs_8d[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \abs_8d[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \abs_8d[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \abs_8d[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \abs_9d[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \abs_9d[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \abs_9d[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \abs_9d[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \abs_9d[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \abs_9d[8]_i_1\ : label is "soft_lutpair67";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  SR(0) <= \^sr\(0);
  \abs_13_reg[10]_0\(11 downto 0) <= \^abs_13_reg[10]_0\(11 downto 0);
  \abs_5_reg[10]_0\(11 downto 0) <= \^abs_5_reg[10]_0\(11 downto 0);
  \abs_9_reg[10]_0\(11 downto 0) <= \^abs_9_reg[10]_0\(11 downto 0);
\D0103_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(0),
      Q => D0103(0),
      R => \^sr\(0)
    );
\D0103_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(1),
      Q => D0103(1),
      R => \^sr\(0)
    );
\D0103_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(2),
      Q => D0103(2),
      R => \^sr\(0)
    );
\D0103_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(3),
      Q => D0103(3),
      R => \^sr\(0)
    );
\D0103_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(4),
      Q => D0103(4),
      R => \^sr\(0)
    );
\D0103_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(5),
      Q => D0103(5),
      R => \^sr\(0)
    );
\D0103_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(6),
      Q => D0103(6),
      R => \^sr\(0)
    );
\D0103_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(7),
      Q => D0103(7),
      R => \^sr\(0)
    );
\D0103_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_0\(8),
      Q => D0103(8),
      R => \^sr\(0)
    );
\D0111_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(0),
      Q => D0111(0),
      R => \^sr\(0)
    );
\D0111_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(1),
      Q => D0111(1),
      R => \^sr\(0)
    );
\D0111_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(2),
      Q => D0111(2),
      R => \^sr\(0)
    );
\D0111_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(3),
      Q => D0111(3),
      R => \^sr\(0)
    );
\D0111_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(4),
      Q => D0111(4),
      R => \^sr\(0)
    );
\D0111_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(5),
      Q => D0111(5),
      R => \^sr\(0)
    );
\D0111_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(6),
      Q => D0111(6),
      R => \^sr\(0)
    );
\D0111_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(7),
      Q => D0111(7),
      R => \^sr\(0)
    );
\D0111_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_3\(8),
      Q => D0111(8),
      R => \^sr\(0)
    );
\D0305[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2][7]\(7),
      I1 => nhood(88),
      O => \D0305_reg[7]_0\(7)
    );
\D0305[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2][7]\(6),
      I1 => nhood(87),
      O => \D0305_reg[7]_0\(6)
    );
\D0305[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2][7]\(5),
      I1 => nhood(86),
      O => \D0305_reg[7]_0\(5)
    );
\D0305[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2][7]\(4),
      I1 => nhood(85),
      O => \D0305_reg[7]_0\(4)
    );
\D0305[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2][7]\(3),
      I1 => nhood(84),
      O => \D0305_reg[7]_0\(3)
    );
\D0305[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2][7]\(2),
      I1 => nhood(83),
      O => \D0305_reg[7]_0\(2)
    );
\D0305[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2][7]\(1),
      I1 => nhood(82),
      O => \D0305_reg[7]_0\(1)
    );
\D0305[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[2][7]\(0),
      I1 => nhood(81),
      O => \D0305_reg[7]_0\(0)
    );
\D0305_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(0),
      Q => D0305(0),
      R => \^sr\(0)
    );
\D0305_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(1),
      Q => D0305(1),
      R => \^sr\(0)
    );
\D0305_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(2),
      Q => D0305(2),
      R => \^sr\(0)
    );
\D0305_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(3),
      Q => D0305(3),
      R => \^sr\(0)
    );
\D0305_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(4),
      Q => D0305(4),
      R => \^sr\(0)
    );
\D0305_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(5),
      Q => D0305(5),
      R => \^sr\(0)
    );
\D0305_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(6),
      Q => D0305(6),
      R => \^sr\(0)
    );
\D0305_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(7),
      Q => D0305(7),
      R => \^sr\(0)
    );
\D0305_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_1\(8),
      Q => D0305(8),
      R => \^sr\(0)
    );
\D0313_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(0),
      Q => D0313(0),
      R => \^sr\(0)
    );
\D0313_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(1),
      Q => D0313(1),
      R => \^sr\(0)
    );
\D0313_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(2),
      Q => D0313(2),
      R => \^sr\(0)
    );
\D0313_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(3),
      Q => D0313(3),
      R => \^sr\(0)
    );
\D0313_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(4),
      Q => D0313(4),
      R => \^sr\(0)
    );
\D0313_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(5),
      Q => D0313(5),
      R => \^sr\(0)
    );
\D0313_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(6),
      Q => D0313(6),
      R => \^sr\(0)
    );
\D0313_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(7),
      Q => D0313(7),
      R => \^sr\(0)
    );
\D0313_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][7]_2\(8),
      Q => D0313(8),
      R => \^sr\(0)
    );
\D0515_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(0),
      Q => D0515(0),
      R => \^sr\(0)
    );
\D0515_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(1),
      Q => D0515(1),
      R => \^sr\(0)
    );
\D0515_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(2),
      Q => D0515(2),
      R => \^sr\(0)
    );
\D0515_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(3),
      Q => D0515(3),
      R => \^sr\(0)
    );
\D0515_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(4),
      Q => D0515(4),
      R => \^sr\(0)
    );
\D0515_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(5),
      Q => D0515(5),
      R => \^sr\(0)
    );
\D0515_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(6),
      Q => D0515(6),
      R => \^sr\(0)
    );
\D0515_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(7),
      Q => D0515(7),
      R => \^sr\(0)
    );
\D0515_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_1\(8),
      Q => D0515(8),
      R => \^sr\(0)
    );
\D1113_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(0),
      Q => D1113(0),
      R => \^sr\(0)
    );
\D1113_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(1),
      Q => D1113(1),
      R => \^sr\(0)
    );
\D1113_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(2),
      Q => D1113(2),
      R => \^sr\(0)
    );
\D1113_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(3),
      Q => D1113(3),
      R => \^sr\(0)
    );
\D1113_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(4),
      Q => D1113(4),
      R => \^sr\(0)
    );
\D1113_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(5),
      Q => D1113(5),
      R => \^sr\(0)
    );
\D1113_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(6),
      Q => D1113(6),
      R => \^sr\(0)
    );
\D1113_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(7),
      Q => D1113(7),
      R => \^sr\(0)
    );
\D1113_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_1\(8),
      Q => D1113(8),
      R => \^sr\(0)
    );
\D1121_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(0),
      Q => D1121(0),
      R => \^sr\(0)
    );
\D1121_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(1),
      Q => D1121(1),
      R => \^sr\(0)
    );
\D1121_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(2),
      Q => D1121(2),
      R => \^sr\(0)
    );
\D1121_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(3),
      Q => D1121(3),
      R => \^sr\(0)
    );
\D1121_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(4),
      Q => D1121(4),
      R => \^sr\(0)
    );
\D1121_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(5),
      Q => D1121(5),
      R => \^sr\(0)
    );
\D1121_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(6),
      Q => D1121(6),
      R => \^sr\(0)
    );
\D1121_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(7),
      Q => D1121(7),
      R => \^sr\(0)
    );
\D1121_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_2\(8),
      Q => D1121(8),
      R => \^sr\(0)
    );
\D1315_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(0),
      Q => D1315(0),
      R => \^sr\(0)
    );
\D1315_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(1),
      Q => D1315(1),
      R => \^sr\(0)
    );
\D1315_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(2),
      Q => D1315(2),
      R => \^sr\(0)
    );
\D1315_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(3),
      Q => D1315(3),
      R => \^sr\(0)
    );
\D1315_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(4),
      Q => D1315(4),
      R => \^sr\(0)
    );
\D1315_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(5),
      Q => D1315(5),
      R => \^sr\(0)
    );
\D1315_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(6),
      Q => D1315(6),
      R => \^sr\(0)
    );
\D1315_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(7),
      Q => D1315(7),
      R => \^sr\(0)
    );
\D1315_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_0\(8),
      Q => D1315(8),
      R => \^sr\(0)
    );
\D1323_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(0),
      Q => D1323(0),
      R => \^sr\(0)
    );
\D1323_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(1),
      Q => D1323(1),
      R => \^sr\(0)
    );
\D1323_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(2),
      Q => D1323(2),
      R => \^sr\(0)
    );
\D1323_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(3),
      Q => D1323(3),
      R => \^sr\(0)
    );
\D1323_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(4),
      Q => D1323(4),
      R => \^sr\(0)
    );
\D1323_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(5),
      Q => D1323(5),
      R => \^sr\(0)
    );
\D1323_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(6),
      Q => D1323(6),
      R => \^sr\(0)
    );
\D1323_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(7),
      Q => D1323(7),
      R => \^sr\(0)
    );
\D1323_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_1\(8),
      Q => D1323(8),
      R => \^sr\(0)
    );
\D1525_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(0),
      Q => D1525(0),
      R => \^sr\(0)
    );
\D1525_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(1),
      Q => D1525(1),
      R => \^sr\(0)
    );
\D1525_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(2),
      Q => D1525(2),
      R => \^sr\(0)
    );
\D1525_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(3),
      Q => D1525(3),
      R => \^sr\(0)
    );
\D1525_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(4),
      Q => D1525(4),
      R => \^sr\(0)
    );
\D1525_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(5),
      Q => D1525(5),
      R => \^sr\(0)
    );
\D1525_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(6),
      Q => D1525(6),
      R => \^sr\(0)
    );
\D1525_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(7),
      Q => D1525(7),
      R => \^sr\(0)
    );
\D1525_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(8),
      Q => D1525(8),
      R => \^sr\(0)
    );
\D2123_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(0),
      Q => D2123(0),
      R => \^sr\(0)
    );
\D2123_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(1),
      Q => D2123(1),
      R => \^sr\(0)
    );
\D2123_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(2),
      Q => D2123(2),
      R => \^sr\(0)
    );
\D2123_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(3),
      Q => D2123(3),
      R => \^sr\(0)
    );
\D2123_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(4),
      Q => D2123(4),
      R => \^sr\(0)
    );
\D2123_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(5),
      Q => D2123(5),
      R => \^sr\(0)
    );
\D2123_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(6),
      Q => D2123(6),
      R => \^sr\(0)
    );
\D2123_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(7),
      Q => D2123(7),
      R => \^sr\(0)
    );
\D2123_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][39]_4\(8),
      Q => D2123(8),
      R => \^sr\(0)
    );
\D2325_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(0),
      Q => D2325(0),
      R => \^sr\(0)
    );
\D2325_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(1),
      Q => D2325(1),
      R => \^sr\(0)
    );
\D2325_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(2),
      Q => D2325(2),
      R => \^sr\(0)
    );
\D2325_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(3),
      Q => D2325(3),
      R => \^sr\(0)
    );
\D2325_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(4),
      Q => D2325(4),
      R => \^sr\(0)
    );
\D2325_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(5),
      Q => D2325(5),
      R => \^sr\(0)
    );
\D2325_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(6),
      Q => D2325(6),
      R => \^sr\(0)
    );
\D2325_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(7),
      Q => D2325(7),
      R => \^sr\(0)
    );
\D2325_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][23]_2\(8),
      Q => D2325(8),
      R => \^sr\(0)
    );
\K10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D1323(0),
      Q => K10(0),
      R => \^sr\(0)
    );
\K10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry_n_15\,
      Q => K10(1),
      R => \^sr\(0)
    );
\K10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry_n_14\,
      Q => K10(2),
      R => \^sr\(0)
    );
\K10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry_n_13\,
      Q => K10(3),
      R => \^sr\(0)
    );
\K10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry_n_12\,
      Q => K10(4),
      R => \^sr\(0)
    );
\K10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry_n_11\,
      Q => K10(5),
      R => \^sr\(0)
    );
\K10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry_n_10\,
      Q => K10(6),
      R => \^sr\(0)
    );
\K10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry_n_9\,
      Q => K10(7),
      R => \^sr\(0)
    );
\K10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry_n_8\,
      Q => K10(8),
      R => \^sr\(0)
    );
\K10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__10/i__carry__0_n_15\,
      Q => K10(9),
      R => \^sr\(0)
    );
\K11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D2123(0),
      Q => K11(0),
      R => \^sr\(0)
    );
\K11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry_n_15\,
      Q => K11(1),
      R => \^sr\(0)
    );
\K11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry_n_14\,
      Q => K11(2),
      R => \^sr\(0)
    );
\K11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry_n_13\,
      Q => K11(3),
      R => \^sr\(0)
    );
\K11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry_n_12\,
      Q => K11(4),
      R => \^sr\(0)
    );
\K11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry_n_11\,
      Q => K11(5),
      R => \^sr\(0)
    );
\K11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry_n_10\,
      Q => K11(6),
      R => \^sr\(0)
    );
\K11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry_n_9\,
      Q => K11(7),
      R => \^sr\(0)
    );
\K11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry_n_8\,
      Q => K11(8),
      R => \^sr\(0)
    );
\K11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__25/i__carry__0_n_15\,
      Q => K11(9),
      R => \^sr\(0)
    );
\K12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D1121(0),
      Q => K12(0),
      R => \^sr\(0)
    );
\K12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry_n_15\,
      Q => K12(1),
      R => \^sr\(0)
    );
\K12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry_n_14\,
      Q => K12(2),
      R => \^sr\(0)
    );
\K12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry_n_13\,
      Q => K12(3),
      R => \^sr\(0)
    );
\K12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry_n_12\,
      Q => K12(4),
      R => \^sr\(0)
    );
\K12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry_n_11\,
      Q => K12(5),
      R => \^sr\(0)
    );
\K12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry_n_10\,
      Q => K12(6),
      R => \^sr\(0)
    );
\K12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry_n_9\,
      Q => K12(7),
      R => \^sr\(0)
    );
\K12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry_n_8\,
      Q => K12(8),
      R => \^sr\(0)
    );
\K12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__9/i__carry__0_n_15\,
      Q => K12(9),
      R => \^sr\(0)
    );
\K1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D1113(0),
      Q => K1(0),
      R => \^sr\(0)
    );
\K1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_15\,
      Q => K1(1),
      R => \^sr\(0)
    );
\K1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_14\,
      Q => K1(2),
      R => \^sr\(0)
    );
\K1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_13\,
      Q => K1(3),
      R => \^sr\(0)
    );
\K1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_12\,
      Q => K1(4),
      R => \^sr\(0)
    );
\K1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_11\,
      Q => K1(5),
      R => \^sr\(0)
    );
\K1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_10\,
      Q => K1(6),
      R => \^sr\(0)
    );
\K1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_9\,
      Q => K1(7),
      R => \^sr\(0)
    );
\K1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_8\,
      Q => K1(8),
      R => \^sr\(0)
    );
\K1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry__0_n_15\,
      Q => K1(9),
      R => \^sr\(0)
    );
\K2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D0111(0),
      Q => K2(0),
      R => \^sr\(0)
    );
\K2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry_n_15\,
      Q => K2(1),
      R => \^sr\(0)
    );
\K2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry_n_14\,
      Q => K2(2),
      R => \^sr\(0)
    );
\K2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry_n_13\,
      Q => K2(3),
      R => \^sr\(0)
    );
\K2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry_n_12\,
      Q => K2(4),
      R => \^sr\(0)
    );
\K2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry_n_11\,
      Q => K2(5),
      R => \^sr\(0)
    );
\K2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry_n_10\,
      Q => K2(6),
      R => \^sr\(0)
    );
\K2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry_n_9\,
      Q => K2(7),
      R => \^sr\(0)
    );
\K2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry_n_8\,
      Q => K2(8),
      R => \^sr\(0)
    );
\K2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__12/i__carry__0_n_15\,
      Q => K2(9),
      R => \^sr\(0)
    );
\K3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D0103(0),
      Q => K3(0),
      R => \^sr\(0)
    );
\K3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_15\,
      Q => K3(1),
      R => \^sr\(0)
    );
\K3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_14\,
      Q => K3(2),
      R => \^sr\(0)
    );
\K3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_13\,
      Q => K3(3),
      R => \^sr\(0)
    );
\K3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_12\,
      Q => K3(4),
      R => \^sr\(0)
    );
\K3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_11\,
      Q => K3(5),
      R => \^sr\(0)
    );
\K3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_10\,
      Q => K3(6),
      R => \^sr\(0)
    );
\K3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_9\,
      Q => K3(7),
      R => \^sr\(0)
    );
\K3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_8\,
      Q => K3(8),
      R => \^sr\(0)
    );
\K3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry__0_n_15\,
      Q => K3(9),
      R => \^sr\(0)
    );
\K4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D0313(0),
      Q => K4(0),
      R => \^sr\(0)
    );
\K4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry_n_15\,
      Q => K4(1),
      R => \^sr\(0)
    );
\K4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry_n_14\,
      Q => K4(2),
      R => \^sr\(0)
    );
\K4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry_n_13\,
      Q => K4(3),
      R => \^sr\(0)
    );
\K4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry_n_12\,
      Q => K4(4),
      R => \^sr\(0)
    );
\K4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry_n_11\,
      Q => K4(5),
      R => \^sr\(0)
    );
\K4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry_n_10\,
      Q => K4(6),
      R => \^sr\(0)
    );
\K4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry_n_9\,
      Q => K4(7),
      R => \^sr\(0)
    );
\K4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry_n_8\,
      Q => K4(8),
      R => \^sr\(0)
    );
\K4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__11/i__carry__0_n_15\,
      Q => K4(9),
      R => \^sr\(0)
    );
\K5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D0305(0),
      Q => K5(0),
      R => \^sr\(0)
    );
\K5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_15\,
      Q => K5(1),
      R => \^sr\(0)
    );
\K5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_14\,
      Q => K5(2),
      R => \^sr\(0)
    );
\K5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_13\,
      Q => K5(3),
      R => \^sr\(0)
    );
\K5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_12\,
      Q => K5(4),
      R => \^sr\(0)
    );
\K5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_11\,
      Q => K5(5),
      R => \^sr\(0)
    );
\K5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_10\,
      Q => K5(6),
      R => \^sr\(0)
    );
\K5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_9\,
      Q => K5(7),
      R => \^sr\(0)
    );
\K5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_8\,
      Q => K5(8),
      R => \^sr\(0)
    );
\K5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry__0_n_15\,
      Q => K5(9),
      R => \^sr\(0)
    );
\K6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D0515(0),
      Q => K6(0),
      R => \^sr\(0)
    );
\K6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry_n_15\,
      Q => K6(1),
      R => \^sr\(0)
    );
\K6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry_n_14\,
      Q => K6(2),
      R => \^sr\(0)
    );
\K6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry_n_13\,
      Q => K6(3),
      R => \^sr\(0)
    );
\K6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry_n_12\,
      Q => K6(4),
      R => \^sr\(0)
    );
\K6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry_n_11\,
      Q => K6(5),
      R => \^sr\(0)
    );
\K6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry_n_10\,
      Q => K6(6),
      R => \^sr\(0)
    );
\K6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry_n_9\,
      Q => K6(7),
      R => \^sr\(0)
    );
\K6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry_n_8\,
      Q => K6(8),
      R => \^sr\(0)
    );
\K6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__20/i__carry__0_n_15\,
      Q => K6(9),
      R => \^sr\(0)
    );
\K7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D1315(0),
      Q => K7(0),
      R => \^sr\(0)
    );
\K7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(1),
      Q => K7(1),
      R => \^sr\(0)
    );
\K7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(2),
      Q => K7(2),
      R => \^sr\(0)
    );
\K7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(3),
      Q => K7(3),
      R => \^sr\(0)
    );
\K7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(4),
      Q => K7(4),
      R => \^sr\(0)
    );
\K7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(5),
      Q => K7(5),
      R => \^sr\(0)
    );
\K7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(6),
      Q => K7(6),
      R => \^sr\(0)
    );
\K7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(7),
      Q => K7(7),
      R => \^sr\(0)
    );
\K7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(8),
      Q => K7(8),
      R => \^sr\(0)
    );
\K7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(9),
      Q => K7(9),
      R => \^sr\(0)
    );
\K8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D1525(0),
      Q => K8(0),
      R => \^sr\(0)
    );
\K8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry_n_15\,
      Q => K8(1),
      R => \^sr\(0)
    );
\K8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry_n_14\,
      Q => K8(2),
      R => \^sr\(0)
    );
\K8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry_n_13\,
      Q => K8(3),
      R => \^sr\(0)
    );
\K8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry_n_12\,
      Q => K8(4),
      R => \^sr\(0)
    );
\K8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry_n_11\,
      Q => K8(5),
      R => \^sr\(0)
    );
\K8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry_n_10\,
      Q => K8(6),
      R => \^sr\(0)
    );
\K8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry_n_9\,
      Q => K8(7),
      R => \^sr\(0)
    );
\K8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry_n_8\,
      Q => K8(8),
      R => \^sr\(0)
    );
\K8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__19/i__carry__0_n_15\,
      Q => K8(9),
      R => \^sr\(0)
    );
\K9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D2325(0),
      Q => K9(0),
      R => \^sr\(0)
    );
\K9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry_n_15\,
      Q => K9(1),
      R => \^sr\(0)
    );
\K9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry_n_14\,
      Q => K9(2),
      R => \^sr\(0)
    );
\K9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry_n_13\,
      Q => K9(3),
      R => \^sr\(0)
    );
\K9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry_n_12\,
      Q => K9(4),
      R => \^sr\(0)
    );
\K9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry_n_11\,
      Q => K9(5),
      R => \^sr\(0)
    );
\K9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry_n_10\,
      Q => K9(6),
      R => \^sr\(0)
    );
\K9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry_n_9\,
      Q => K9(7),
      R => \^sr\(0)
    );
\K9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry_n_8\,
      Q => K9(8),
      R => \^sr\(0)
    );
\K9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__26/i__carry__0_n_15\,
      Q => K9(9),
      R => \^sr\(0)
    );
\P10d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(72),
      Q => P10d(0),
      R => \^sr\(0)
    );
\P10d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(73),
      Q => P10d(1),
      R => \^sr\(0)
    );
\P10d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(74),
      Q => P10d(2),
      R => \^sr\(0)
    );
\P10d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(75),
      Q => P10d(3),
      R => \^sr\(0)
    );
\P10d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(76),
      Q => P10d(4),
      R => \^sr\(0)
    );
\P10d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(77),
      Q => P10d(5),
      R => \^sr\(0)
    );
\P10d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(78),
      Q => P10d(6),
      R => \^sr\(0)
    );
\P10d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(79),
      Q => P10d(7),
      R => \^sr\(0)
    );
\P12d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(56),
      Q => P12d(0),
      R => \^sr\(0)
    );
\P12d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(57),
      Q => P12d(1),
      R => \^sr\(0)
    );
\P12d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(58),
      Q => P12d(2),
      R => \^sr\(0)
    );
\P12d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(59),
      Q => P12d(3),
      R => \^sr\(0)
    );
\P12d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(60),
      Q => P12d(4),
      R => \^sr\(0)
    );
\P12d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(61),
      Q => P12d(5),
      R => \^sr\(0)
    );
\P12d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(62),
      Q => P12d(6),
      R => \^sr\(0)
    );
\P12d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(63),
      Q => P12d(7),
      R => \^sr\(0)
    );
\P14d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(40),
      Q => P14d(0),
      R => \^sr\(0)
    );
\P14d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(41),
      Q => P14d(1),
      R => \^sr\(0)
    );
\P14d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(42),
      Q => P14d(2),
      R => \^sr\(0)
    );
\P14d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(43),
      Q => P14d(3),
      R => \^sr\(0)
    );
\P14d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(44),
      Q => P14d(4),
      R => \^sr\(0)
    );
\P14d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(45),
      Q => P14d(5),
      R => \^sr\(0)
    );
\P14d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(46),
      Q => P14d(6),
      R => \^sr\(0)
    );
\P14d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(47),
      Q => P14d(7),
      R => \^sr\(0)
    );
\P16d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(32),
      Q => P16d(0),
      R => \^sr\(0)
    );
\P16d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(33),
      Q => P16d(1),
      R => \^sr\(0)
    );
\P16d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(34),
      Q => P16d(2),
      R => \^sr\(0)
    );
\P16d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(35),
      Q => P16d(3),
      R => \^sr\(0)
    );
\P16d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(36),
      Q => P16d(4),
      R => \^sr\(0)
    );
\P16d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(37),
      Q => P16d(5),
      R => \^sr\(0)
    );
\P16d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(38),
      Q => P16d(6),
      R => \^sr\(0)
    );
\P16d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(39),
      Q => P16d(7),
      R => \^sr\(0)
    );
\P18d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(24),
      Q => P18d(0),
      R => \^sr\(0)
    );
\P18d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(25),
      Q => P18d(1),
      R => \^sr\(0)
    );
\P18d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(26),
      Q => P18d(2),
      R => \^sr\(0)
    );
\P18d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(27),
      Q => P18d(3),
      R => \^sr\(0)
    );
\P18d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(28),
      Q => P18d(4),
      R => \^sr\(0)
    );
\P18d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(29),
      Q => P18d(5),
      R => \^sr\(0)
    );
\P18d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(30),
      Q => P18d(6),
      R => \^sr\(0)
    );
\P18d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(31),
      Q => P18d(7),
      R => \^sr\(0)
    );
\P20d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(16),
      Q => P20d(0),
      R => \^sr\(0)
    );
\P20d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(17),
      Q => P20d(1),
      R => \^sr\(0)
    );
\P20d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(18),
      Q => P20d(2),
      R => \^sr\(0)
    );
\P20d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(19),
      Q => P20d(3),
      R => \^sr\(0)
    );
\P20d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(20),
      Q => P20d(4),
      R => \^sr\(0)
    );
\P20d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(21),
      Q => P20d(5),
      R => \^sr\(0)
    );
\P20d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(22),
      Q => P20d(6),
      R => \^sr\(0)
    );
\P20d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(23),
      Q => P20d(7),
      R => \^sr\(0)
    );
\P22d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(8),
      Q => P22d(0),
      R => \^sr\(0)
    );
\P22d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(9),
      Q => P22d(1),
      R => \^sr\(0)
    );
\P22d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(10),
      Q => P22d(2),
      R => \^sr\(0)
    );
\P22d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(11),
      Q => P22d(3),
      R => \^sr\(0)
    );
\P22d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(12),
      Q => P22d(4),
      R => \^sr\(0)
    );
\P22d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(13),
      Q => P22d(5),
      R => \^sr\(0)
    );
\P22d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(14),
      Q => P22d(6),
      R => \^sr\(0)
    );
\P22d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(15),
      Q => P22d(7),
      R => \^sr\(0)
    );
\P24d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(0),
      Q => P24d(0),
      R => \^sr\(0)
    );
\P24d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(1),
      Q => P24d(1),
      R => \^sr\(0)
    );
\P24d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(2),
      Q => P24d(2),
      R => \^sr\(0)
    );
\P24d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(3),
      Q => P24d(3),
      R => \^sr\(0)
    );
\P24d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(4),
      Q => P24d(4),
      R => \^sr\(0)
    );
\P24d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(5),
      Q => P24d(5),
      R => \^sr\(0)
    );
\P24d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(6),
      Q => P24d(6),
      R => \^sr\(0)
    );
\P24d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(7),
      Q => P24d(7),
      R => \^sr\(0)
    );
\P2d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(97),
      Q => P2d(0),
      R => \^sr\(0)
    );
\P2d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(98),
      Q => P2d(1),
      R => \^sr\(0)
    );
\P2d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(99),
      Q => P2d(2),
      R => \^sr\(0)
    );
\P2d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(100),
      Q => P2d(3),
      R => \^sr\(0)
    );
\P2d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(101),
      Q => P2d(4),
      R => \^sr\(0)
    );
\P2d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(102),
      Q => P2d(5),
      R => \^sr\(0)
    );
\P2d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(103),
      Q => P2d(6),
      R => \^sr\(0)
    );
\P2d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(104),
      Q => P2d(7),
      R => \^sr\(0)
    );
\P4d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(89),
      Q => P4d(0),
      R => \^sr\(0)
    );
\P4d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(90),
      Q => P4d(1),
      R => \^sr\(0)
    );
\P4d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(91),
      Q => P4d(2),
      R => \^sr\(0)
    );
\P4d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(92),
      Q => P4d(3),
      R => \^sr\(0)
    );
\P4d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(93),
      Q => P4d(4),
      R => \^sr\(0)
    );
\P4d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(94),
      Q => P4d(5),
      R => \^sr\(0)
    );
\P4d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(95),
      Q => P4d(6),
      R => \^sr\(0)
    );
\P4d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(96),
      Q => P4d(7),
      R => \^sr\(0)
    );
\P6d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(0),
      Q => P6d(0),
      R => \^sr\(0)
    );
\P6d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(1),
      Q => P6d(1),
      R => \^sr\(0)
    );
\P6d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(2),
      Q => P6d(2),
      R => \^sr\(0)
    );
\P6d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(3),
      Q => P6d(3),
      R => \^sr\(0)
    );
\P6d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(4),
      Q => P6d(4),
      R => \^sr\(0)
    );
\P6d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(5),
      Q => P6d(5),
      R => \^sr\(0)
    );
\P6d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[2][6]\(6),
      Q => P6d(6),
      R => \^sr\(0)
    );
\P6d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => nhood(80),
      Q => P6d(7),
      R => \^sr\(0)
    );
\P8d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(0),
      Q => P8d(0),
      R => \^sr\(0)
    );
\P8d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(1),
      Q => P8d(1),
      R => \^sr\(0)
    );
\P8d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(2),
      Q => P8d(2),
      R => \^sr\(0)
    );
\P8d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(3),
      Q => P8d(3),
      R => \^sr\(0)
    );
\P8d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(4),
      Q => P8d(4),
      R => \^sr\(0)
    );
\P8d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(5),
      Q => P8d(5),
      R => \^sr\(0)
    );
\P8d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(6),
      Q => P8d(6),
      R => \^sr\(0)
    );
\P8d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(7),
      Q => P8d(7),
      R => \^sr\(0)
    );
\SDHp[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(7),
      I1 => a1323(7),
      O => \SDHp[7]_i_2_n_0\
    );
\SDHp[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(6),
      I1 => a1323(6),
      O => \SDHp[7]_i_3_n_0\
    );
\SDHp[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(5),
      I1 => a1323(5),
      O => \SDHp[7]_i_4_n_0\
    );
\SDHp[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(4),
      I1 => a1323(4),
      O => \SDHp[7]_i_5_n_0\
    );
\SDHp[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(3),
      I1 => a1323(3),
      O => \SDHp[7]_i_6_n_0\
    );
\SDHp[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(2),
      I1 => a1323(2),
      O => \SDHp[7]_i_7_n_0\
    );
\SDHp[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(1),
      I1 => a1323(1),
      O => \SDHp[7]_i_8_n_0\
    );
\SDHp[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(0),
      I1 => a1323(0),
      O => \SDHp[7]_i_9_n_0\
    );
\SDHp[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0313(8),
      I1 => a1323(8),
      O => \SDHp[9]_i_2_n_0\
    );
\SDHp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[7]_i_1_n_14\,
      Q => d_i(0),
      R => '0'
    );
\SDHp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[7]_i_1_n_13\,
      Q => d_i(1),
      R => '0'
    );
\SDHp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[7]_i_1_n_12\,
      Q => d_i(2),
      R => '0'
    );
\SDHp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[7]_i_1_n_11\,
      Q => d_i(3),
      R => '0'
    );
\SDHp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[7]_i_1_n_10\,
      Q => d_i(4),
      R => '0'
    );
\SDHp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[7]_i_1_n_9\,
      Q => d_i(5),
      R => '0'
    );
\SDHp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[7]_i_1_n_8\,
      Q => d_i(6),
      R => '0'
    );
\SDHp_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \SDHp_reg[7]_i_1_n_0\,
      CO(6) => \SDHp_reg[7]_i_1_n_1\,
      CO(5) => \SDHp_reg[7]_i_1_n_2\,
      CO(4) => \SDHp_reg[7]_i_1_n_3\,
      CO(3) => \NLW_SDHp_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \SDHp_reg[7]_i_1_n_5\,
      CO(1) => \SDHp_reg[7]_i_1_n_6\,
      CO(0) => \SDHp_reg[7]_i_1_n_7\,
      DI(7 downto 0) => a0313(7 downto 0),
      O(7) => \SDHp_reg[7]_i_1_n_8\,
      O(6) => \SDHp_reg[7]_i_1_n_9\,
      O(5) => \SDHp_reg[7]_i_1_n_10\,
      O(4) => \SDHp_reg[7]_i_1_n_11\,
      O(3) => \SDHp_reg[7]_i_1_n_12\,
      O(2) => \SDHp_reg[7]_i_1_n_13\,
      O(1) => \SDHp_reg[7]_i_1_n_14\,
      O(0) => \NLW_SDHp_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \SDHp[7]_i_2_n_0\,
      S(6) => \SDHp[7]_i_3_n_0\,
      S(5) => \SDHp[7]_i_4_n_0\,
      S(4) => \SDHp[7]_i_5_n_0\,
      S(3) => \SDHp[7]_i_6_n_0\,
      S(2) => \SDHp[7]_i_7_n_0\,
      S(1) => \SDHp[7]_i_8_n_0\,
      S(0) => \SDHp[7]_i_9_n_0\
    );
\SDHp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[9]_i_1_n_15\,
      Q => d_i(7),
      R => '0'
    );
\SDHp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDHp_reg[9]_i_1_n_6\,
      Q => d_i(8),
      R => '0'
    );
\SDHp_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \SDHp_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_SDHp_reg[9]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \SDHp_reg[9]_i_1_n_6\,
      CO(0) => \NLW_SDHp_reg[9]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => a0313(8),
      O(7 downto 1) => \NLW_SDHp_reg[9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \SDHp_reg[9]_i_1_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \SDHp[9]_i_2_n_0\
    );
\SDVp[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(7),
      I1 => a1315(7),
      O => \SDVp[7]_i_2_n_0\
    );
\SDVp[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(6),
      I1 => a1315(6),
      O => \SDVp[7]_i_3_n_0\
    );
\SDVp[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(5),
      I1 => a1315(5),
      O => \SDVp[7]_i_4_n_0\
    );
\SDVp[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(4),
      I1 => a1315(4),
      O => \SDVp[7]_i_5_n_0\
    );
\SDVp[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(3),
      I1 => a1315(3),
      O => \SDVp[7]_i_6_n_0\
    );
\SDVp[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(2),
      I1 => a1315(2),
      O => \SDVp[7]_i_7_n_0\
    );
\SDVp[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(1),
      I1 => a1315(1),
      O => \SDVp[7]_i_8_n_0\
    );
\SDVp[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(0),
      I1 => a1315(0),
      O => \SDVp[7]_i_9_n_0\
    );
\SDVp[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1113(8),
      I1 => a1315(8),
      O => \SDVp[9]_i_3_n_0\
    );
\SDVp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[7]_i_1_n_14\,
      Q => SDVp(1),
      R => '0'
    );
\SDVp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[7]_i_1_n_13\,
      Q => SDVp(2),
      R => '0'
    );
\SDVp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[7]_i_1_n_12\,
      Q => SDVp(3),
      R => '0'
    );
\SDVp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[7]_i_1_n_11\,
      Q => SDVp(4),
      R => '0'
    );
\SDVp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[7]_i_1_n_10\,
      Q => SDVp(5),
      R => '0'
    );
\SDVp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[7]_i_1_n_9\,
      Q => SDVp(6),
      R => '0'
    );
\SDVp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[7]_i_1_n_8\,
      Q => SDVp(7),
      R => '0'
    );
\SDVp_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \SDVp_reg[7]_i_1_n_0\,
      CO(6) => \SDVp_reg[7]_i_1_n_1\,
      CO(5) => \SDVp_reg[7]_i_1_n_2\,
      CO(4) => \SDVp_reg[7]_i_1_n_3\,
      CO(3) => \NLW_SDVp_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \SDVp_reg[7]_i_1_n_5\,
      CO(1) => \SDVp_reg[7]_i_1_n_6\,
      CO(0) => \SDVp_reg[7]_i_1_n_7\,
      DI(7 downto 0) => a1113(7 downto 0),
      O(7) => \SDVp_reg[7]_i_1_n_8\,
      O(6) => \SDVp_reg[7]_i_1_n_9\,
      O(5) => \SDVp_reg[7]_i_1_n_10\,
      O(4) => \SDVp_reg[7]_i_1_n_11\,
      O(3) => \SDVp_reg[7]_i_1_n_12\,
      O(2) => \SDVp_reg[7]_i_1_n_13\,
      O(1) => \SDVp_reg[7]_i_1_n_14\,
      O(0) => \NLW_SDVp_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \SDVp[7]_i_2_n_0\,
      S(6) => \SDVp[7]_i_3_n_0\,
      S(5) => \SDVp[7]_i_4_n_0\,
      S(4) => \SDVp[7]_i_5_n_0\,
      S(3) => \SDVp[7]_i_6_n_0\,
      S(2) => \SDVp[7]_i_7_n_0\,
      S(1) => \SDVp[7]_i_8_n_0\,
      S(0) => \SDVp[7]_i_9_n_0\
    );
\SDVp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[9]_i_2_n_15\,
      Q => SDVp(8),
      R => '0'
    );
\SDVp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \SDVp_reg[9]_i_2_n_6\,
      Q => SDVp(9),
      R => '0'
    );
\SDVp_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \SDVp_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_SDVp_reg[9]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \SDVp_reg[9]_i_2_n_6\,
      CO(0) => \NLW_SDVp_reg[9]_i_2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => a1113(8),
      O(7 downto 1) => \NLW_SDVp_reg[9]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => \SDVp_reg[9]_i_2_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \SDVp[9]_i_3_n_0\
    );
\a0102[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(10),
      I1 => abs_2d(10),
      O => \a0102[10]_i_2_n_0\
    );
\a0102[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(9),
      I1 => abs_2d(9),
      O => \a0102[10]_i_3_n_0\
    );
\a0102[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(8),
      I1 => abs_2d(8),
      O => \a0102[10]_i_4_n_0\
    );
\a0102[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(7),
      I1 => abs_2d(7),
      O => \a0102[7]_i_2_n_0\
    );
\a0102[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(6),
      I1 => abs_2d(6),
      O => \a0102[7]_i_3_n_0\
    );
\a0102[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(5),
      I1 => abs_2d(5),
      O => \a0102[7]_i_4_n_0\
    );
\a0102[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(4),
      I1 => abs_2d(4),
      O => \a0102[7]_i_5_n_0\
    );
\a0102[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(3),
      I1 => abs_2d(3),
      O => \a0102[7]_i_6_n_0\
    );
\a0102[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(2),
      I1 => abs_2d(2),
      O => \a0102[7]_i_7_n_0\
    );
\a0102[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(1),
      I1 => abs_2d(1),
      O => \a0102[7]_i_8_n_0\
    );
\a0102[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_1d(0),
      I1 => abs_2d(0),
      O => \a0102[7]_i_9_n_0\
    );
\a0102_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[7]_i_1_n_15\,
      Q => a0102(0),
      R => \^sr\(0)
    );
\a0102_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[10]_i_1_n_13\,
      Q => a0102(10),
      R => \^sr\(0)
    );
\a0102_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \a0102_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_a0102_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \a0102_reg[10]_i_1_n_6\,
      CO(0) => \a0102_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => abs_1d(9 downto 8),
      O(7 downto 3) => \NLW_a0102_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \a0102_reg[10]_i_1_n_13\,
      O(1) => \a0102_reg[10]_i_1_n_14\,
      O(0) => \a0102_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \a0102[10]_i_2_n_0\,
      S(1) => \a0102[10]_i_3_n_0\,
      S(0) => \a0102[10]_i_4_n_0\
    );
\a0102_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[7]_i_1_n_14\,
      Q => a0102(1),
      R => \^sr\(0)
    );
\a0102_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[7]_i_1_n_13\,
      Q => a0102(2),
      R => \^sr\(0)
    );
\a0102_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[7]_i_1_n_12\,
      Q => a0102(3),
      R => \^sr\(0)
    );
\a0102_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[7]_i_1_n_11\,
      Q => a0102(4),
      R => \^sr\(0)
    );
\a0102_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[7]_i_1_n_10\,
      Q => a0102(5),
      R => \^sr\(0)
    );
\a0102_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[7]_i_1_n_9\,
      Q => a0102(6),
      R => \^sr\(0)
    );
\a0102_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[7]_i_1_n_8\,
      Q => a0102(7),
      R => \^sr\(0)
    );
\a0102_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \a0102_reg[7]_i_1_n_0\,
      CO(6) => \a0102_reg[7]_i_1_n_1\,
      CO(5) => \a0102_reg[7]_i_1_n_2\,
      CO(4) => \a0102_reg[7]_i_1_n_3\,
      CO(3) => \NLW_a0102_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \a0102_reg[7]_i_1_n_5\,
      CO(1) => \a0102_reg[7]_i_1_n_6\,
      CO(0) => \a0102_reg[7]_i_1_n_7\,
      DI(7 downto 0) => abs_1d(7 downto 0),
      O(7) => \a0102_reg[7]_i_1_n_8\,
      O(6) => \a0102_reg[7]_i_1_n_9\,
      O(5) => \a0102_reg[7]_i_1_n_10\,
      O(4) => \a0102_reg[7]_i_1_n_11\,
      O(3) => \a0102_reg[7]_i_1_n_12\,
      O(2) => \a0102_reg[7]_i_1_n_13\,
      O(1) => \a0102_reg[7]_i_1_n_14\,
      O(0) => \a0102_reg[7]_i_1_n_15\,
      S(7) => \a0102[7]_i_2_n_0\,
      S(6) => \a0102[7]_i_3_n_0\,
      S(5) => \a0102[7]_i_4_n_0\,
      S(4) => \a0102[7]_i_5_n_0\,
      S(3) => \a0102[7]_i_6_n_0\,
      S(2) => \a0102[7]_i_7_n_0\,
      S(1) => \a0102[7]_i_8_n_0\,
      S(0) => \a0102[7]_i_9_n_0\
    );
\a0102_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[10]_i_1_n_15\,
      Q => a0102(8),
      R => \^sr\(0)
    );
\a0102_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0102_reg[10]_i_1_n_14\,
      Q => a0102(9),
      R => \^sr\(0)
    );
\a0304[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(10),
      I1 => abs_4d(10),
      O => \a0304[10]_i_2_n_0\
    );
\a0304[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(9),
      I1 => abs_4d(9),
      O => \a0304[10]_i_3_n_0\
    );
\a0304[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(8),
      I1 => abs_4d(8),
      O => \a0304[10]_i_4_n_0\
    );
\a0304[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(7),
      I1 => abs_4d(7),
      O => \a0304[7]_i_2_n_0\
    );
\a0304[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(6),
      I1 => abs_4d(6),
      O => \a0304[7]_i_3_n_0\
    );
\a0304[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(5),
      I1 => abs_4d(5),
      O => \a0304[7]_i_4_n_0\
    );
\a0304[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(4),
      I1 => abs_4d(4),
      O => \a0304[7]_i_5_n_0\
    );
\a0304[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(3),
      I1 => abs_4d(3),
      O => \a0304[7]_i_6_n_0\
    );
\a0304[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(2),
      I1 => abs_4d(2),
      O => \a0304[7]_i_7_n_0\
    );
\a0304[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(1),
      I1 => abs_4d(1),
      O => \a0304[7]_i_8_n_0\
    );
\a0304[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_3d(0),
      I1 => abs_4d(0),
      O => \a0304[7]_i_9_n_0\
    );
\a0304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[7]_i_1_n_15\,
      Q => a0304(0),
      R => \^sr\(0)
    );
\a0304_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[10]_i_1_n_13\,
      Q => a0304(10),
      R => \^sr\(0)
    );
\a0304_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \a0304_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_a0304_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \a0304_reg[10]_i_1_n_6\,
      CO(0) => \a0304_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => abs_3d(9 downto 8),
      O(7 downto 3) => \NLW_a0304_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \a0304_reg[10]_i_1_n_13\,
      O(1) => \a0304_reg[10]_i_1_n_14\,
      O(0) => \a0304_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \a0304[10]_i_2_n_0\,
      S(1) => \a0304[10]_i_3_n_0\,
      S(0) => \a0304[10]_i_4_n_0\
    );
\a0304_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[7]_i_1_n_14\,
      Q => a0304(1),
      R => \^sr\(0)
    );
\a0304_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[7]_i_1_n_13\,
      Q => a0304(2),
      R => \^sr\(0)
    );
\a0304_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[7]_i_1_n_12\,
      Q => a0304(3),
      R => \^sr\(0)
    );
\a0304_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[7]_i_1_n_11\,
      Q => a0304(4),
      R => \^sr\(0)
    );
\a0304_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[7]_i_1_n_10\,
      Q => a0304(5),
      R => \^sr\(0)
    );
\a0304_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[7]_i_1_n_9\,
      Q => a0304(6),
      R => \^sr\(0)
    );
\a0304_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[7]_i_1_n_8\,
      Q => a0304(7),
      R => \^sr\(0)
    );
\a0304_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \a0304_reg[7]_i_1_n_0\,
      CO(6) => \a0304_reg[7]_i_1_n_1\,
      CO(5) => \a0304_reg[7]_i_1_n_2\,
      CO(4) => \a0304_reg[7]_i_1_n_3\,
      CO(3) => \NLW_a0304_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \a0304_reg[7]_i_1_n_5\,
      CO(1) => \a0304_reg[7]_i_1_n_6\,
      CO(0) => \a0304_reg[7]_i_1_n_7\,
      DI(7 downto 0) => abs_3d(7 downto 0),
      O(7) => \a0304_reg[7]_i_1_n_8\,
      O(6) => \a0304_reg[7]_i_1_n_9\,
      O(5) => \a0304_reg[7]_i_1_n_10\,
      O(4) => \a0304_reg[7]_i_1_n_11\,
      O(3) => \a0304_reg[7]_i_1_n_12\,
      O(2) => \a0304_reg[7]_i_1_n_13\,
      O(1) => \a0304_reg[7]_i_1_n_14\,
      O(0) => \a0304_reg[7]_i_1_n_15\,
      S(7) => \a0304[7]_i_2_n_0\,
      S(6) => \a0304[7]_i_3_n_0\,
      S(5) => \a0304[7]_i_4_n_0\,
      S(4) => \a0304[7]_i_5_n_0\,
      S(3) => \a0304[7]_i_6_n_0\,
      S(2) => \a0304[7]_i_7_n_0\,
      S(1) => \a0304[7]_i_8_n_0\,
      S(0) => \a0304[7]_i_9_n_0\
    );
\a0304_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[10]_i_1_n_15\,
      Q => a0304(8),
      R => \^sr\(0)
    );
\a0304_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0304_reg[10]_i_1_n_14\,
      Q => a0304(9),
      R => \^sr\(0)
    );
\a0313[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^d0313\(0),
      I1 => \^d0313\(8),
      I2 => \^d0313\(1),
      O => \a0313[1]_i_1_n_0\
    );
\a0313[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^d0313\(1),
      I1 => \^d0313\(0),
      I2 => \^d0313\(8),
      I3 => \^d0313\(2),
      O => \a0313[2]_i_1_n_0\
    );
\a0313[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \^d0313\(2),
      I1 => \^d0313\(0),
      I2 => \^d0313\(1),
      I3 => \^d0313\(8),
      I4 => \^d0313\(3),
      O => \a0313[3]_i_1_n_0\
    );
\a0313[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \^d0313\(3),
      I1 => \^d0313\(1),
      I2 => \^d0313\(0),
      I3 => \^d0313\(2),
      I4 => \^d0313\(8),
      I5 => \^d0313\(4),
      O => \a0313[4]_i_1_n_0\
    );
\a0313[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \a0313[8]_i_2_n_0\,
      I1 => \^d0313\(8),
      I2 => \^d0313\(5),
      O => \a0313[5]_i_1_n_0\
    );
\a0313[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \^d0313\(5),
      I1 => \a0313[8]_i_2_n_0\,
      I2 => \^d0313\(8),
      I3 => \^d0313\(6),
      O => \a0313[6]_i_1_n_0\
    );
\a0313[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \a0313[8]_i_2_n_0\,
      I1 => \^d0313\(5),
      I2 => \^d0313\(6),
      I3 => \^d0313\(8),
      I4 => \^d0313\(7),
      O => \a0313[7]_i_1_n_0\
    );
\a0313[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^d0313\(5),
      I1 => \^d0313\(6),
      I2 => \^d0313\(7),
      I3 => \a0313[8]_i_2_n_0\,
      I4 => \^d0313\(8),
      O => \a0313[8]_i_1_n_0\
    );
\a0313[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^d0313\(3),
      I1 => \^d0313\(1),
      I2 => \^d0313\(0),
      I3 => \^d0313\(2),
      I4 => \^d0313\(4),
      O => \a0313[8]_i_2_n_0\
    );
\a0313_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d0313\(0),
      Q => a0313(0),
      R => \^sr\(0)
    );
\a0313_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0313[1]_i_1_n_0\,
      Q => a0313(1),
      R => \^sr\(0)
    );
\a0313_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0313[2]_i_1_n_0\,
      Q => a0313(2),
      R => \^sr\(0)
    );
\a0313_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0313[3]_i_1_n_0\,
      Q => a0313(3),
      R => \^sr\(0)
    );
\a0313_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0313[4]_i_1_n_0\,
      Q => a0313(4),
      R => \^sr\(0)
    );
\a0313_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0313[5]_i_1_n_0\,
      Q => a0313(5),
      R => \^sr\(0)
    );
\a0313_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0313[6]_i_1_n_0\,
      Q => a0313(6),
      R => \^sr\(0)
    );
\a0313_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0313[7]_i_1_n_0\,
      Q => a0313(7),
      R => \^sr\(0)
    );
\a0313_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0313[8]_i_1_n_0\,
      Q => a0313(8),
      R => \^sr\(0)
    );
\a0506[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(10),
      I1 => abs_6d(10),
      O => \a0506[10]_i_2_n_0\
    );
\a0506[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(9),
      I1 => abs_6d(9),
      O => \a0506[10]_i_3_n_0\
    );
\a0506[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(8),
      I1 => abs_6d(8),
      O => \a0506[10]_i_4_n_0\
    );
\a0506[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(7),
      I1 => abs_6d(7),
      O => \a0506[7]_i_2_n_0\
    );
\a0506[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(6),
      I1 => abs_6d(6),
      O => \a0506[7]_i_3_n_0\
    );
\a0506[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(5),
      I1 => abs_6d(5),
      O => \a0506[7]_i_4_n_0\
    );
\a0506[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(4),
      I1 => abs_6d(4),
      O => \a0506[7]_i_5_n_0\
    );
\a0506[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(3),
      I1 => abs_6d(3),
      O => \a0506[7]_i_6_n_0\
    );
\a0506[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(2),
      I1 => abs_6d(2),
      O => \a0506[7]_i_7_n_0\
    );
\a0506[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(1),
      I1 => abs_6d(1),
      O => \a0506[7]_i_8_n_0\
    );
\a0506[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_5d(0),
      I1 => abs_6d(0),
      O => \a0506[7]_i_9_n_0\
    );
\a0506_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[7]_i_1_n_15\,
      Q => a0506(0),
      R => \^sr\(0)
    );
\a0506_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[10]_i_1_n_13\,
      Q => a0506(10),
      R => \^sr\(0)
    );
\a0506_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \a0506_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_a0506_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \a0506_reg[10]_i_1_n_6\,
      CO(0) => \a0506_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => abs_5d(9 downto 8),
      O(7 downto 3) => \NLW_a0506_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \a0506_reg[10]_i_1_n_13\,
      O(1) => \a0506_reg[10]_i_1_n_14\,
      O(0) => \a0506_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \a0506[10]_i_2_n_0\,
      S(1) => \a0506[10]_i_3_n_0\,
      S(0) => \a0506[10]_i_4_n_0\
    );
\a0506_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[7]_i_1_n_14\,
      Q => a0506(1),
      R => \^sr\(0)
    );
\a0506_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[7]_i_1_n_13\,
      Q => a0506(2),
      R => \^sr\(0)
    );
\a0506_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[7]_i_1_n_12\,
      Q => a0506(3),
      R => \^sr\(0)
    );
\a0506_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[7]_i_1_n_11\,
      Q => a0506(4),
      R => \^sr\(0)
    );
\a0506_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[7]_i_1_n_10\,
      Q => a0506(5),
      R => \^sr\(0)
    );
\a0506_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[7]_i_1_n_9\,
      Q => a0506(6),
      R => \^sr\(0)
    );
\a0506_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[7]_i_1_n_8\,
      Q => a0506(7),
      R => \^sr\(0)
    );
\a0506_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \a0506_reg[7]_i_1_n_0\,
      CO(6) => \a0506_reg[7]_i_1_n_1\,
      CO(5) => \a0506_reg[7]_i_1_n_2\,
      CO(4) => \a0506_reg[7]_i_1_n_3\,
      CO(3) => \NLW_a0506_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \a0506_reg[7]_i_1_n_5\,
      CO(1) => \a0506_reg[7]_i_1_n_6\,
      CO(0) => \a0506_reg[7]_i_1_n_7\,
      DI(7 downto 0) => abs_5d(7 downto 0),
      O(7) => \a0506_reg[7]_i_1_n_8\,
      O(6) => \a0506_reg[7]_i_1_n_9\,
      O(5) => \a0506_reg[7]_i_1_n_10\,
      O(4) => \a0506_reg[7]_i_1_n_11\,
      O(3) => \a0506_reg[7]_i_1_n_12\,
      O(2) => \a0506_reg[7]_i_1_n_13\,
      O(1) => \a0506_reg[7]_i_1_n_14\,
      O(0) => \a0506_reg[7]_i_1_n_15\,
      S(7) => \a0506[7]_i_2_n_0\,
      S(6) => \a0506[7]_i_3_n_0\,
      S(5) => \a0506[7]_i_4_n_0\,
      S(4) => \a0506[7]_i_5_n_0\,
      S(3) => \a0506[7]_i_6_n_0\,
      S(2) => \a0506[7]_i_7_n_0\,
      S(1) => \a0506[7]_i_8_n_0\,
      S(0) => \a0506[7]_i_9_n_0\
    );
\a0506_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[10]_i_1_n_15\,
      Q => a0506(8),
      R => \^sr\(0)
    );
\a0506_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0506_reg[10]_i_1_n_14\,
      Q => a0506(9),
      R => \^sr\(0)
    );
\a0708[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(10),
      I1 => abs_8d(10),
      O => \a0708[10]_i_2_n_0\
    );
\a0708[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(9),
      I1 => abs_8d(9),
      O => \a0708[10]_i_3_n_0\
    );
\a0708[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(8),
      I1 => abs_8d(8),
      O => \a0708[10]_i_4_n_0\
    );
\a0708[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(7),
      I1 => abs_8d(7),
      O => \a0708[7]_i_2_n_0\
    );
\a0708[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(6),
      I1 => abs_8d(6),
      O => \a0708[7]_i_3_n_0\
    );
\a0708[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(5),
      I1 => abs_8d(5),
      O => \a0708[7]_i_4_n_0\
    );
\a0708[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(4),
      I1 => abs_8d(4),
      O => \a0708[7]_i_5_n_0\
    );
\a0708[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(3),
      I1 => abs_8d(3),
      O => \a0708[7]_i_6_n_0\
    );
\a0708[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(2),
      I1 => abs_8d(2),
      O => \a0708[7]_i_7_n_0\
    );
\a0708[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(1),
      I1 => abs_8d(1),
      O => \a0708[7]_i_8_n_0\
    );
\a0708[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_7d(0),
      I1 => abs_8d(0),
      O => \a0708[7]_i_9_n_0\
    );
\a0708_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[7]_i_1_n_15\,
      Q => a0708(0),
      R => \^sr\(0)
    );
\a0708_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[10]_i_1_n_13\,
      Q => a0708(10),
      R => \^sr\(0)
    );
\a0708_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \a0708_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_a0708_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \a0708_reg[10]_i_1_n_6\,
      CO(0) => \a0708_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => abs_7d(9 downto 8),
      O(7 downto 3) => \NLW_a0708_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \a0708_reg[10]_i_1_n_13\,
      O(1) => \a0708_reg[10]_i_1_n_14\,
      O(0) => \a0708_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \a0708[10]_i_2_n_0\,
      S(1) => \a0708[10]_i_3_n_0\,
      S(0) => \a0708[10]_i_4_n_0\
    );
\a0708_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[7]_i_1_n_14\,
      Q => a0708(1),
      R => \^sr\(0)
    );
\a0708_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[7]_i_1_n_13\,
      Q => a0708(2),
      R => \^sr\(0)
    );
\a0708_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[7]_i_1_n_12\,
      Q => a0708(3),
      R => \^sr\(0)
    );
\a0708_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[7]_i_1_n_11\,
      Q => a0708(4),
      R => \^sr\(0)
    );
\a0708_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[7]_i_1_n_10\,
      Q => a0708(5),
      R => \^sr\(0)
    );
\a0708_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[7]_i_1_n_9\,
      Q => a0708(6),
      R => \^sr\(0)
    );
\a0708_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[7]_i_1_n_8\,
      Q => a0708(7),
      R => \^sr\(0)
    );
\a0708_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \a0708_reg[7]_i_1_n_0\,
      CO(6) => \a0708_reg[7]_i_1_n_1\,
      CO(5) => \a0708_reg[7]_i_1_n_2\,
      CO(4) => \a0708_reg[7]_i_1_n_3\,
      CO(3) => \NLW_a0708_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \a0708_reg[7]_i_1_n_5\,
      CO(1) => \a0708_reg[7]_i_1_n_6\,
      CO(0) => \a0708_reg[7]_i_1_n_7\,
      DI(7 downto 0) => abs_7d(7 downto 0),
      O(7) => \a0708_reg[7]_i_1_n_8\,
      O(6) => \a0708_reg[7]_i_1_n_9\,
      O(5) => \a0708_reg[7]_i_1_n_10\,
      O(4) => \a0708_reg[7]_i_1_n_11\,
      O(3) => \a0708_reg[7]_i_1_n_12\,
      O(2) => \a0708_reg[7]_i_1_n_13\,
      O(1) => \a0708_reg[7]_i_1_n_14\,
      O(0) => \a0708_reg[7]_i_1_n_15\,
      S(7) => \a0708[7]_i_2_n_0\,
      S(6) => \a0708[7]_i_3_n_0\,
      S(5) => \a0708[7]_i_4_n_0\,
      S(4) => \a0708[7]_i_5_n_0\,
      S(3) => \a0708[7]_i_6_n_0\,
      S(2) => \a0708[7]_i_7_n_0\,
      S(1) => \a0708[7]_i_8_n_0\,
      S(0) => \a0708[7]_i_9_n_0\
    );
\a0708_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[10]_i_1_n_15\,
      Q => a0708(8),
      R => \^sr\(0)
    );
\a0708_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0708_reg[10]_i_1_n_14\,
      Q => a0708(9),
      R => \^sr\(0)
    );
\a0910[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(10),
      I1 => abs_10d(10),
      O => \a0910[10]_i_2_n_0\
    );
\a0910[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(9),
      I1 => abs_10d(9),
      O => \a0910[10]_i_3_n_0\
    );
\a0910[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(8),
      I1 => abs_10d(8),
      O => \a0910[10]_i_4_n_0\
    );
\a0910[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(7),
      I1 => abs_10d(7),
      O => \a0910[7]_i_2_n_0\
    );
\a0910[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(6),
      I1 => abs_10d(6),
      O => \a0910[7]_i_3_n_0\
    );
\a0910[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(5),
      I1 => abs_10d(5),
      O => \a0910[7]_i_4_n_0\
    );
\a0910[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(4),
      I1 => abs_10d(4),
      O => \a0910[7]_i_5_n_0\
    );
\a0910[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(3),
      I1 => abs_10d(3),
      O => \a0910[7]_i_6_n_0\
    );
\a0910[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(2),
      I1 => abs_10d(2),
      O => \a0910[7]_i_7_n_0\
    );
\a0910[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(1),
      I1 => abs_10d(1),
      O => \a0910[7]_i_8_n_0\
    );
\a0910[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_9d(0),
      I1 => abs_10d(0),
      O => \a0910[7]_i_9_n_0\
    );
\a0910_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[7]_i_1_n_15\,
      Q => a0910(0),
      R => \^sr\(0)
    );
\a0910_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[10]_i_1_n_13\,
      Q => a0910(10),
      R => \^sr\(0)
    );
\a0910_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \a0910_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_a0910_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \a0910_reg[10]_i_1_n_6\,
      CO(0) => \a0910_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => abs_9d(9 downto 8),
      O(7 downto 3) => \NLW_a0910_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \a0910_reg[10]_i_1_n_13\,
      O(1) => \a0910_reg[10]_i_1_n_14\,
      O(0) => \a0910_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \a0910[10]_i_2_n_0\,
      S(1) => \a0910[10]_i_3_n_0\,
      S(0) => \a0910[10]_i_4_n_0\
    );
\a0910_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[7]_i_1_n_14\,
      Q => a0910(1),
      R => \^sr\(0)
    );
\a0910_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[7]_i_1_n_13\,
      Q => a0910(2),
      R => \^sr\(0)
    );
\a0910_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[7]_i_1_n_12\,
      Q => a0910(3),
      R => \^sr\(0)
    );
\a0910_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[7]_i_1_n_11\,
      Q => a0910(4),
      R => \^sr\(0)
    );
\a0910_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[7]_i_1_n_10\,
      Q => a0910(5),
      R => \^sr\(0)
    );
\a0910_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[7]_i_1_n_9\,
      Q => a0910(6),
      R => \^sr\(0)
    );
\a0910_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[7]_i_1_n_8\,
      Q => a0910(7),
      R => \^sr\(0)
    );
\a0910_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \a0910_reg[7]_i_1_n_0\,
      CO(6) => \a0910_reg[7]_i_1_n_1\,
      CO(5) => \a0910_reg[7]_i_1_n_2\,
      CO(4) => \a0910_reg[7]_i_1_n_3\,
      CO(3) => \NLW_a0910_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \a0910_reg[7]_i_1_n_5\,
      CO(1) => \a0910_reg[7]_i_1_n_6\,
      CO(0) => \a0910_reg[7]_i_1_n_7\,
      DI(7 downto 0) => abs_9d(7 downto 0),
      O(7) => \a0910_reg[7]_i_1_n_8\,
      O(6) => \a0910_reg[7]_i_1_n_9\,
      O(5) => \a0910_reg[7]_i_1_n_10\,
      O(4) => \a0910_reg[7]_i_1_n_11\,
      O(3) => \a0910_reg[7]_i_1_n_12\,
      O(2) => \a0910_reg[7]_i_1_n_13\,
      O(1) => \a0910_reg[7]_i_1_n_14\,
      O(0) => \a0910_reg[7]_i_1_n_15\,
      S(7) => \a0910[7]_i_2_n_0\,
      S(6) => \a0910[7]_i_3_n_0\,
      S(5) => \a0910[7]_i_4_n_0\,
      S(4) => \a0910[7]_i_5_n_0\,
      S(3) => \a0910[7]_i_6_n_0\,
      S(2) => \a0910[7]_i_7_n_0\,
      S(1) => \a0910[7]_i_8_n_0\,
      S(0) => \a0910[7]_i_9_n_0\
    );
\a0910_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[10]_i_1_n_15\,
      Q => a0910(8),
      R => \^sr\(0)
    );
\a0910_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a0910_reg[10]_i_1_n_14\,
      Q => a0910(9),
      R => \^sr\(0)
    );
\a1112[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(10),
      I1 => abs_12d(10),
      O => \a1112[10]_i_2_n_0\
    );
\a1112[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(9),
      I1 => abs_12d(9),
      O => \a1112[10]_i_3_n_0\
    );
\a1112[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(8),
      I1 => abs_12d(8),
      O => \a1112[10]_i_4_n_0\
    );
\a1112[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(7),
      I1 => abs_12d(7),
      O => \a1112[7]_i_2_n_0\
    );
\a1112[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(6),
      I1 => abs_12d(6),
      O => \a1112[7]_i_3_n_0\
    );
\a1112[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(5),
      I1 => abs_12d(5),
      O => \a1112[7]_i_4_n_0\
    );
\a1112[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(4),
      I1 => abs_12d(4),
      O => \a1112[7]_i_5_n_0\
    );
\a1112[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(3),
      I1 => abs_12d(3),
      O => \a1112[7]_i_6_n_0\
    );
\a1112[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(2),
      I1 => abs_12d(2),
      O => \a1112[7]_i_7_n_0\
    );
\a1112[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(1),
      I1 => abs_12d(1),
      O => \a1112[7]_i_8_n_0\
    );
\a1112[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_11d(0),
      I1 => abs_12d(0),
      O => \a1112[7]_i_9_n_0\
    );
\a1112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[7]_i_1_n_15\,
      Q => a1112(0),
      R => \^sr\(0)
    );
\a1112_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[10]_i_1_n_13\,
      Q => a1112(10),
      R => \^sr\(0)
    );
\a1112_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \a1112_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_a1112_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \a1112_reg[10]_i_1_n_6\,
      CO(0) => \a1112_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => abs_11d(9 downto 8),
      O(7 downto 3) => \NLW_a1112_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \a1112_reg[10]_i_1_n_13\,
      O(1) => \a1112_reg[10]_i_1_n_14\,
      O(0) => \a1112_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \a1112[10]_i_2_n_0\,
      S(1) => \a1112[10]_i_3_n_0\,
      S(0) => \a1112[10]_i_4_n_0\
    );
\a1112_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[7]_i_1_n_14\,
      Q => a1112(1),
      R => \^sr\(0)
    );
\a1112_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[7]_i_1_n_13\,
      Q => a1112(2),
      R => \^sr\(0)
    );
\a1112_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[7]_i_1_n_12\,
      Q => a1112(3),
      R => \^sr\(0)
    );
\a1112_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[7]_i_1_n_11\,
      Q => a1112(4),
      R => \^sr\(0)
    );
\a1112_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[7]_i_1_n_10\,
      Q => a1112(5),
      R => \^sr\(0)
    );
\a1112_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[7]_i_1_n_9\,
      Q => a1112(6),
      R => \^sr\(0)
    );
\a1112_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[7]_i_1_n_8\,
      Q => a1112(7),
      R => \^sr\(0)
    );
\a1112_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \a1112_reg[7]_i_1_n_0\,
      CO(6) => \a1112_reg[7]_i_1_n_1\,
      CO(5) => \a1112_reg[7]_i_1_n_2\,
      CO(4) => \a1112_reg[7]_i_1_n_3\,
      CO(3) => \NLW_a1112_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \a1112_reg[7]_i_1_n_5\,
      CO(1) => \a1112_reg[7]_i_1_n_6\,
      CO(0) => \a1112_reg[7]_i_1_n_7\,
      DI(7 downto 0) => abs_11d(7 downto 0),
      O(7) => \a1112_reg[7]_i_1_n_8\,
      O(6) => \a1112_reg[7]_i_1_n_9\,
      O(5) => \a1112_reg[7]_i_1_n_10\,
      O(4) => \a1112_reg[7]_i_1_n_11\,
      O(3) => \a1112_reg[7]_i_1_n_12\,
      O(2) => \a1112_reg[7]_i_1_n_13\,
      O(1) => \a1112_reg[7]_i_1_n_14\,
      O(0) => \a1112_reg[7]_i_1_n_15\,
      S(7) => \a1112[7]_i_2_n_0\,
      S(6) => \a1112[7]_i_3_n_0\,
      S(5) => \a1112[7]_i_4_n_0\,
      S(4) => \a1112[7]_i_5_n_0\,
      S(3) => \a1112[7]_i_6_n_0\,
      S(2) => \a1112[7]_i_7_n_0\,
      S(1) => \a1112[7]_i_8_n_0\,
      S(0) => \a1112[7]_i_9_n_0\
    );
\a1112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[10]_i_1_n_15\,
      Q => a1112(8),
      R => \^sr\(0)
    );
\a1112_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1112_reg[10]_i_1_n_14\,
      Q => a1112(9),
      R => \^sr\(0)
    );
\a1113[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^d1113\(0),
      I1 => \^d1113\(8),
      I2 => \^d1113\(1),
      O => \a1113[1]_i_1_n_0\
    );
\a1113[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^d1113\(1),
      I1 => \^d1113\(0),
      I2 => \^d1113\(8),
      I3 => \^d1113\(2),
      O => \a1113[2]_i_1_n_0\
    );
\a1113[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \^d1113\(2),
      I1 => \^d1113\(0),
      I2 => \^d1113\(1),
      I3 => \^d1113\(8),
      I4 => \^d1113\(3),
      O => \a1113[3]_i_1_n_0\
    );
\a1113[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \^d1113\(3),
      I1 => \^d1113\(1),
      I2 => \^d1113\(0),
      I3 => \^d1113\(2),
      I4 => \^d1113\(8),
      I5 => \^d1113\(4),
      O => \a1113[4]_i_1_n_0\
    );
\a1113[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \a1113[8]_i_2_n_0\,
      I1 => \^d1113\(8),
      I2 => \^d1113\(5),
      O => \a1113[5]_i_1_n_0\
    );
\a1113[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \^d1113\(5),
      I1 => \a1113[8]_i_2_n_0\,
      I2 => \^d1113\(8),
      I3 => \^d1113\(6),
      O => \a1113[6]_i_1_n_0\
    );
\a1113[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \a1113[8]_i_2_n_0\,
      I1 => \^d1113\(5),
      I2 => \^d1113\(6),
      I3 => \^d1113\(8),
      I4 => \^d1113\(7),
      O => \a1113[7]_i_1_n_0\
    );
\a1113[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^d1113\(5),
      I1 => \^d1113\(6),
      I2 => \^d1113\(7),
      I3 => \a1113[8]_i_2_n_0\,
      I4 => \^d1113\(8),
      O => \a1113[8]_i_1_n_0\
    );
\a1113[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^d1113\(3),
      I1 => \^d1113\(1),
      I2 => \^d1113\(0),
      I3 => \^d1113\(2),
      I4 => \^d1113\(4),
      O => \a1113[8]_i_2_n_0\
    );
\a1113_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d1113\(0),
      Q => a1113(0),
      R => \^sr\(0)
    );
\a1113_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1113[1]_i_1_n_0\,
      Q => a1113(1),
      R => \^sr\(0)
    );
\a1113_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1113[2]_i_1_n_0\,
      Q => a1113(2),
      R => \^sr\(0)
    );
\a1113_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1113[3]_i_1_n_0\,
      Q => a1113(3),
      R => \^sr\(0)
    );
\a1113_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1113[4]_i_1_n_0\,
      Q => a1113(4),
      R => \^sr\(0)
    );
\a1113_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1113[5]_i_1_n_0\,
      Q => a1113(5),
      R => \^sr\(0)
    );
\a1113_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1113[6]_i_1_n_0\,
      Q => a1113(6),
      R => \^sr\(0)
    );
\a1113_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1113[7]_i_1_n_0\,
      Q => a1113(7),
      R => \^sr\(0)
    );
\a1113_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1113[8]_i_1_n_0\,
      Q => a1113(8),
      R => \^sr\(0)
    );
\a1314[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(10),
      I1 => abs_14d(10),
      O => \a1314[10]_i_2_n_0\
    );
\a1314[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(9),
      I1 => abs_14d(9),
      O => \a1314[10]_i_3_n_0\
    );
\a1314[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(8),
      I1 => abs_14d(8),
      O => \a1314[10]_i_4_n_0\
    );
\a1314[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(7),
      I1 => abs_14d(7),
      O => \a1314[7]_i_2_n_0\
    );
\a1314[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(6),
      I1 => abs_14d(6),
      O => \a1314[7]_i_3_n_0\
    );
\a1314[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(5),
      I1 => abs_14d(5),
      O => \a1314[7]_i_4_n_0\
    );
\a1314[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(4),
      I1 => abs_14d(4),
      O => \a1314[7]_i_5_n_0\
    );
\a1314[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(3),
      I1 => abs_14d(3),
      O => \a1314[7]_i_6_n_0\
    );
\a1314[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(2),
      I1 => abs_14d(2),
      O => \a1314[7]_i_7_n_0\
    );
\a1314[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(1),
      I1 => abs_14d(1),
      O => \a1314[7]_i_8_n_0\
    );
\a1314[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_13d(0),
      I1 => abs_14d(0),
      O => \a1314[7]_i_9_n_0\
    );
\a1314_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[7]_i_1_n_15\,
      Q => a1314(0),
      R => \^sr\(0)
    );
\a1314_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[10]_i_1_n_13\,
      Q => a1314(10),
      R => \^sr\(0)
    );
\a1314_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \a1314_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_a1314_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \a1314_reg[10]_i_1_n_6\,
      CO(0) => \a1314_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => abs_13d(9 downto 8),
      O(7 downto 3) => \NLW_a1314_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \a1314_reg[10]_i_1_n_13\,
      O(1) => \a1314_reg[10]_i_1_n_14\,
      O(0) => \a1314_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \a1314[10]_i_2_n_0\,
      S(1) => \a1314[10]_i_3_n_0\,
      S(0) => \a1314[10]_i_4_n_0\
    );
\a1314_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[7]_i_1_n_14\,
      Q => a1314(1),
      R => \^sr\(0)
    );
\a1314_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[7]_i_1_n_13\,
      Q => a1314(2),
      R => \^sr\(0)
    );
\a1314_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[7]_i_1_n_12\,
      Q => a1314(3),
      R => \^sr\(0)
    );
\a1314_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[7]_i_1_n_11\,
      Q => a1314(4),
      R => \^sr\(0)
    );
\a1314_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[7]_i_1_n_10\,
      Q => a1314(5),
      R => \^sr\(0)
    );
\a1314_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[7]_i_1_n_9\,
      Q => a1314(6),
      R => \^sr\(0)
    );
\a1314_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[7]_i_1_n_8\,
      Q => a1314(7),
      R => \^sr\(0)
    );
\a1314_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \a1314_reg[7]_i_1_n_0\,
      CO(6) => \a1314_reg[7]_i_1_n_1\,
      CO(5) => \a1314_reg[7]_i_1_n_2\,
      CO(4) => \a1314_reg[7]_i_1_n_3\,
      CO(3) => \NLW_a1314_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \a1314_reg[7]_i_1_n_5\,
      CO(1) => \a1314_reg[7]_i_1_n_6\,
      CO(0) => \a1314_reg[7]_i_1_n_7\,
      DI(7 downto 0) => abs_13d(7 downto 0),
      O(7) => \a1314_reg[7]_i_1_n_8\,
      O(6) => \a1314_reg[7]_i_1_n_9\,
      O(5) => \a1314_reg[7]_i_1_n_10\,
      O(4) => \a1314_reg[7]_i_1_n_11\,
      O(3) => \a1314_reg[7]_i_1_n_12\,
      O(2) => \a1314_reg[7]_i_1_n_13\,
      O(1) => \a1314_reg[7]_i_1_n_14\,
      O(0) => \a1314_reg[7]_i_1_n_15\,
      S(7) => \a1314[7]_i_2_n_0\,
      S(6) => \a1314[7]_i_3_n_0\,
      S(5) => \a1314[7]_i_4_n_0\,
      S(4) => \a1314[7]_i_5_n_0\,
      S(3) => \a1314[7]_i_6_n_0\,
      S(2) => \a1314[7]_i_7_n_0\,
      S(1) => \a1314[7]_i_8_n_0\,
      S(0) => \a1314[7]_i_9_n_0\
    );
\a1314_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[10]_i_1_n_15\,
      Q => a1314(8),
      R => \^sr\(0)
    );
\a1314_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1314_reg[10]_i_1_n_14\,
      Q => a1314(9),
      R => \^sr\(0)
    );
\a1315[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^d1315\(0),
      I1 => \^d1315\(8),
      I2 => \^d1315\(1),
      O => \a1315[1]_i_1_n_0\
    );
\a1315[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^d1315\(1),
      I1 => \^d1315\(0),
      I2 => \^d1315\(8),
      I3 => \^d1315\(2),
      O => \a1315[2]_i_1_n_0\
    );
\a1315[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \^d1315\(2),
      I1 => \^d1315\(0),
      I2 => \^d1315\(1),
      I3 => \^d1315\(8),
      I4 => \^d1315\(3),
      O => \a1315[3]_i_1_n_0\
    );
\a1315[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \^d1315\(3),
      I1 => \^d1315\(1),
      I2 => \^d1315\(0),
      I3 => \^d1315\(2),
      I4 => \^d1315\(8),
      I5 => \^d1315\(4),
      O => \a1315[4]_i_1_n_0\
    );
\a1315[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \a1315[8]_i_2_n_0\,
      I1 => \^d1315\(8),
      I2 => \^d1315\(5),
      O => \a1315[5]_i_1_n_0\
    );
\a1315[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \^d1315\(5),
      I1 => \a1315[8]_i_2_n_0\,
      I2 => \^d1315\(8),
      I3 => \^d1315\(6),
      O => \a1315[6]_i_1_n_0\
    );
\a1315[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \a1315[8]_i_2_n_0\,
      I1 => \^d1315\(5),
      I2 => \^d1315\(6),
      I3 => \^d1315\(8),
      I4 => \^d1315\(7),
      O => \a1315[7]_i_1_n_0\
    );
\a1315[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^d1315\(5),
      I1 => \^d1315\(6),
      I2 => \^d1315\(7),
      I3 => \a1315[8]_i_2_n_0\,
      I4 => \^d1315\(8),
      O => \a1315[8]_i_1_n_0\
    );
\a1315[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^d1315\(3),
      I1 => \^d1315\(1),
      I2 => \^d1315\(0),
      I3 => \^d1315\(2),
      I4 => \^d1315\(4),
      O => \a1315[8]_i_2_n_0\
    );
\a1315_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d1315\(0),
      Q => a1315(0),
      R => \^sr\(0)
    );
\a1315_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1315[1]_i_1_n_0\,
      Q => a1315(1),
      R => \^sr\(0)
    );
\a1315_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1315[2]_i_1_n_0\,
      Q => a1315(2),
      R => \^sr\(0)
    );
\a1315_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1315[3]_i_1_n_0\,
      Q => a1315(3),
      R => \^sr\(0)
    );
\a1315_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1315[4]_i_1_n_0\,
      Q => a1315(4),
      R => \^sr\(0)
    );
\a1315_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1315[5]_i_1_n_0\,
      Q => a1315(5),
      R => \^sr\(0)
    );
\a1315_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1315[6]_i_1_n_0\,
      Q => a1315(6),
      R => \^sr\(0)
    );
\a1315_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1315[7]_i_1_n_0\,
      Q => a1315(7),
      R => \^sr\(0)
    );
\a1315_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1315[8]_i_1_n_0\,
      Q => a1315(8),
      R => \^sr\(0)
    );
\a1323[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^d1323\(0),
      I1 => \^d1323\(8),
      I2 => \^d1323\(1),
      O => \a1323[1]_i_1_n_0\
    );
\a1323[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^d1323\(1),
      I1 => \^d1323\(0),
      I2 => \^d1323\(8),
      I3 => \^d1323\(2),
      O => \a1323[2]_i_1_n_0\
    );
\a1323[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \^d1323\(2),
      I1 => \^d1323\(0),
      I2 => \^d1323\(1),
      I3 => \^d1323\(8),
      I4 => \^d1323\(3),
      O => \a1323[3]_i_1_n_0\
    );
\a1323[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \^d1323\(3),
      I1 => \^d1323\(1),
      I2 => \^d1323\(0),
      I3 => \^d1323\(2),
      I4 => \^d1323\(8),
      I5 => \^d1323\(4),
      O => \a1323[4]_i_1_n_0\
    );
\a1323[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \a1323[8]_i_2_n_0\,
      I1 => \^d1323\(8),
      I2 => \^d1323\(5),
      O => \a1323[5]_i_1_n_0\
    );
\a1323[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \^d1323\(5),
      I1 => \a1323[8]_i_2_n_0\,
      I2 => \^d1323\(8),
      I3 => \^d1323\(6),
      O => \a1323[6]_i_1_n_0\
    );
\a1323[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \a1323[8]_i_2_n_0\,
      I1 => \^d1323\(5),
      I2 => \^d1323\(6),
      I3 => \^d1323\(8),
      I4 => \^d1323\(7),
      O => \a1323[7]_i_1_n_0\
    );
\a1323[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^d1323\(5),
      I1 => \^d1323\(6),
      I2 => \^d1323\(7),
      I3 => \a1323[8]_i_2_n_0\,
      I4 => \^d1323\(8),
      O => \a1323[8]_i_1_n_0\
    );
\a1323[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^d1323\(3),
      I1 => \^d1323\(1),
      I2 => \^d1323\(0),
      I3 => \^d1323\(2),
      I4 => \^d1323\(4),
      O => \a1323[8]_i_2_n_0\
    );
\a1323_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d1323\(0),
      Q => a1323(0),
      R => \^sr\(0)
    );
\a1323_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1323[1]_i_1_n_0\,
      Q => a1323(1),
      R => \^sr\(0)
    );
\a1323_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1323[2]_i_1_n_0\,
      Q => a1323(2),
      R => \^sr\(0)
    );
\a1323_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1323[3]_i_1_n_0\,
      Q => a1323(3),
      R => \^sr\(0)
    );
\a1323_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1323[4]_i_1_n_0\,
      Q => a1323(4),
      R => \^sr\(0)
    );
\a1323_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1323[5]_i_1_n_0\,
      Q => a1323(5),
      R => \^sr\(0)
    );
\a1323_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1323[6]_i_1_n_0\,
      Q => a1323(6),
      R => \^sr\(0)
    );
\a1323_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1323[7]_i_1_n_0\,
      Q => a1323(7),
      R => \^sr\(0)
    );
\a1323_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1323[8]_i_1_n_0\,
      Q => a1323(8),
      R => \^sr\(0)
    );
\a1516[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(10),
      I1 => abs_16d(10),
      O => \a1516[10]_i_2_n_0\
    );
\a1516[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(9),
      I1 => abs_16d(9),
      O => \a1516[10]_i_3_n_0\
    );
\a1516[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(8),
      I1 => abs_16d(8),
      O => \a1516[10]_i_4_n_0\
    );
\a1516[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(7),
      I1 => abs_16d(7),
      O => \a1516[7]_i_2_n_0\
    );
\a1516[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(6),
      I1 => abs_16d(6),
      O => \a1516[7]_i_3_n_0\
    );
\a1516[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(5),
      I1 => abs_16d(5),
      O => \a1516[7]_i_4_n_0\
    );
\a1516[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(4),
      I1 => abs_16d(4),
      O => \a1516[7]_i_5_n_0\
    );
\a1516[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(3),
      I1 => abs_16d(3),
      O => \a1516[7]_i_6_n_0\
    );
\a1516[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(2),
      I1 => abs_16d(2),
      O => \a1516[7]_i_7_n_0\
    );
\a1516[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(1),
      I1 => abs_16d(1),
      O => \a1516[7]_i_8_n_0\
    );
\a1516[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_15d(0),
      I1 => abs_16d(0),
      O => \a1516[7]_i_9_n_0\
    );
\a1516_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[7]_i_1_n_15\,
      Q => a1516(0),
      R => \^sr\(0)
    );
\a1516_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[10]_i_1_n_13\,
      Q => a1516(10),
      R => \^sr\(0)
    );
\a1516_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \a1516_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_a1516_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \a1516_reg[10]_i_1_n_6\,
      CO(0) => \a1516_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => abs_15d(9 downto 8),
      O(7 downto 3) => \NLW_a1516_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \a1516_reg[10]_i_1_n_13\,
      O(1) => \a1516_reg[10]_i_1_n_14\,
      O(0) => \a1516_reg[10]_i_1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \a1516[10]_i_2_n_0\,
      S(1) => \a1516[10]_i_3_n_0\,
      S(0) => \a1516[10]_i_4_n_0\
    );
\a1516_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[7]_i_1_n_14\,
      Q => a1516(1),
      R => \^sr\(0)
    );
\a1516_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[7]_i_1_n_13\,
      Q => a1516(2),
      R => \^sr\(0)
    );
\a1516_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[7]_i_1_n_12\,
      Q => a1516(3),
      R => \^sr\(0)
    );
\a1516_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[7]_i_1_n_11\,
      Q => a1516(4),
      R => \^sr\(0)
    );
\a1516_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[7]_i_1_n_10\,
      Q => a1516(5),
      R => \^sr\(0)
    );
\a1516_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[7]_i_1_n_9\,
      Q => a1516(6),
      R => \^sr\(0)
    );
\a1516_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[7]_i_1_n_8\,
      Q => a1516(7),
      R => \^sr\(0)
    );
\a1516_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \a1516_reg[7]_i_1_n_0\,
      CO(6) => \a1516_reg[7]_i_1_n_1\,
      CO(5) => \a1516_reg[7]_i_1_n_2\,
      CO(4) => \a1516_reg[7]_i_1_n_3\,
      CO(3) => \NLW_a1516_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \a1516_reg[7]_i_1_n_5\,
      CO(1) => \a1516_reg[7]_i_1_n_6\,
      CO(0) => \a1516_reg[7]_i_1_n_7\,
      DI(7 downto 0) => abs_15d(7 downto 0),
      O(7) => \a1516_reg[7]_i_1_n_8\,
      O(6) => \a1516_reg[7]_i_1_n_9\,
      O(5) => \a1516_reg[7]_i_1_n_10\,
      O(4) => \a1516_reg[7]_i_1_n_11\,
      O(3) => \a1516_reg[7]_i_1_n_12\,
      O(2) => \a1516_reg[7]_i_1_n_13\,
      O(1) => \a1516_reg[7]_i_1_n_14\,
      O(0) => \a1516_reg[7]_i_1_n_15\,
      S(7) => \a1516[7]_i_2_n_0\,
      S(6) => \a1516[7]_i_3_n_0\,
      S(5) => \a1516[7]_i_4_n_0\,
      S(4) => \a1516[7]_i_5_n_0\,
      S(3) => \a1516[7]_i_6_n_0\,
      S(2) => \a1516[7]_i_7_n_0\,
      S(1) => \a1516[7]_i_8_n_0\,
      S(0) => \a1516[7]_i_9_n_0\
    );
\a1516_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[10]_i_1_n_15\,
      Q => a1516(8),
      R => \^sr\(0)
    );
\a1516_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \a1516_reg[10]_i_1_n_14\,
      Q => a1516(9),
      R => \^sr\(0)
    );
\abs_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry_n_15\,
      Q => abs_10(0),
      R => \^sr\(0)
    );
\abs_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry__0_n_13\,
      Q => abs_10(10),
      R => \^sr\(0)
    );
\abs_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry_n_14\,
      Q => abs_10(1),
      R => \^sr\(0)
    );
\abs_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry_n_13\,
      Q => abs_10(2),
      R => \^sr\(0)
    );
\abs_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry_n_12\,
      Q => abs_10(3),
      R => \^sr\(0)
    );
\abs_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry_n_11\,
      Q => abs_10(4),
      R => \^sr\(0)
    );
\abs_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry_n_10\,
      Q => abs_10(5),
      R => \^sr\(0)
    );
\abs_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry_n_9\,
      Q => abs_10(6),
      R => \^sr\(0)
    );
\abs_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry_n_8\,
      Q => abs_10(7),
      R => \^sr\(0)
    );
\abs_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry__0_n_15\,
      Q => abs_10(8),
      R => \^sr\(0)
    );
\abs_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__23/i__carry__0_n_14\,
      Q => abs_10(9),
      R => \^sr\(0)
    );
\abs_10d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_10(10),
      I1 => abs_10(8),
      I2 => abs_10(6),
      I3 => \abs_10d[10]_i_2_n_0\,
      I4 => abs_10(7),
      I5 => abs_10(9),
      O => \abs_10d[10]_i_1_n_0\
    );
\abs_10d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_10(4),
      I1 => abs_10(2),
      I2 => abs_10(1),
      I3 => abs_10(0),
      I4 => abs_10(3),
      I5 => abs_10(5),
      O => \abs_10d[10]_i_2_n_0\
    );
\abs_10d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_10(0),
      I1 => abs_10(10),
      I2 => abs_10(1),
      O => \abs_10d[1]_i_1_n_0\
    );
\abs_10d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_10(0),
      I1 => abs_10(1),
      I2 => abs_10(10),
      I3 => abs_10(2),
      O => \abs_10d[2]_i_1_n_0\
    );
\abs_10d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_10(2),
      I1 => abs_10(1),
      I2 => abs_10(0),
      I3 => abs_10(10),
      I4 => abs_10(3),
      O => \abs_10d[3]_i_1_n_0\
    );
\abs_10d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_10(3),
      I1 => abs_10(0),
      I2 => abs_10(1),
      I3 => abs_10(2),
      I4 => abs_10(10),
      I5 => abs_10(4),
      O => \abs_10d[4]_i_1_n_0\
    );
\abs_10d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_10d[5]_i_2_n_0\,
      I1 => abs_10(10),
      I2 => abs_10(5),
      O => \abs_10d[5]_i_1_n_0\
    );
\abs_10d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_10(3),
      I1 => abs_10(0),
      I2 => abs_10(1),
      I3 => abs_10(2),
      I4 => abs_10(4),
      O => \abs_10d[5]_i_2_n_0\
    );
\abs_10d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_10d[10]_i_2_n_0\,
      I1 => abs_10(10),
      I2 => abs_10(6),
      O => \abs_10d[6]_i_1_n_0\
    );
\abs_10d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_10(6),
      I1 => \abs_10d[10]_i_2_n_0\,
      I2 => abs_10(10),
      I3 => abs_10(7),
      O => \abs_10d[7]_i_1_n_0\
    );
\abs_10d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_10(7),
      I1 => \abs_10d[10]_i_2_n_0\,
      I2 => abs_10(6),
      I3 => abs_10(10),
      I4 => abs_10(8),
      O => \abs_10d[8]_i_1_n_0\
    );
\abs_10d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_10(8),
      I1 => abs_10(6),
      I2 => \abs_10d[10]_i_2_n_0\,
      I3 => abs_10(7),
      I4 => abs_10(10),
      I5 => abs_10(9),
      O => \abs_10d[9]_i_1_n_0\
    );
\abs_10d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_10(0),
      Q => abs_10d(0),
      R => \^sr\(0)
    );
\abs_10d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[10]_i_1_n_0\,
      Q => abs_10d(10),
      R => \^sr\(0)
    );
\abs_10d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[1]_i_1_n_0\,
      Q => abs_10d(1),
      R => \^sr\(0)
    );
\abs_10d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[2]_i_1_n_0\,
      Q => abs_10d(2),
      R => \^sr\(0)
    );
\abs_10d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[3]_i_1_n_0\,
      Q => abs_10d(3),
      R => \^sr\(0)
    );
\abs_10d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[4]_i_1_n_0\,
      Q => abs_10d(4),
      R => \^sr\(0)
    );
\abs_10d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[5]_i_1_n_0\,
      Q => abs_10d(5),
      R => \^sr\(0)
    );
\abs_10d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[6]_i_1_n_0\,
      Q => abs_10d(6),
      R => \^sr\(0)
    );
\abs_10d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[7]_i_1_n_0\,
      Q => abs_10d(7),
      R => \^sr\(0)
    );
\abs_10d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[8]_i_1_n_0\,
      Q => abs_10d(8),
      R => \^sr\(0)
    );
\abs_10d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_10d[9]_i_1_n_0\,
      Q => abs_10d(9),
      R => \^sr\(0)
    );
\abs_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry_n_15\,
      Q => abs_11(0),
      R => \^sr\(0)
    );
\abs_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry__0_n_13\,
      Q => abs_11(10),
      R => \^sr\(0)
    );
\abs_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry_n_14\,
      Q => abs_11(1),
      R => \^sr\(0)
    );
\abs_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry_n_13\,
      Q => abs_11(2),
      R => \^sr\(0)
    );
\abs_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry_n_12\,
      Q => abs_11(3),
      R => \^sr\(0)
    );
\abs_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry_n_11\,
      Q => abs_11(4),
      R => \^sr\(0)
    );
\abs_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry_n_10\,
      Q => abs_11(5),
      R => \^sr\(0)
    );
\abs_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry_n_9\,
      Q => abs_11(6),
      R => \^sr\(0)
    );
\abs_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry_n_8\,
      Q => abs_11(7),
      R => \^sr\(0)
    );
\abs_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry__0_n_15\,
      Q => abs_11(8),
      R => \^sr\(0)
    );
\abs_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__22/i__carry__0_n_14\,
      Q => abs_11(9),
      R => \^sr\(0)
    );
\abs_11d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_11(10),
      I1 => abs_11(8),
      I2 => abs_11(6),
      I3 => \abs_11d[10]_i_2_n_0\,
      I4 => abs_11(7),
      I5 => abs_11(9),
      O => \abs_11d[10]_i_1_n_0\
    );
\abs_11d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_11(4),
      I1 => abs_11(2),
      I2 => abs_11(1),
      I3 => abs_11(0),
      I4 => abs_11(3),
      I5 => abs_11(5),
      O => \abs_11d[10]_i_2_n_0\
    );
\abs_11d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_11(0),
      I1 => abs_11(10),
      I2 => abs_11(1),
      O => \abs_11d[1]_i_1_n_0\
    );
\abs_11d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_11(0),
      I1 => abs_11(1),
      I2 => abs_11(10),
      I3 => abs_11(2),
      O => \abs_11d[2]_i_1_n_0\
    );
\abs_11d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_11(2),
      I1 => abs_11(1),
      I2 => abs_11(0),
      I3 => abs_11(10),
      I4 => abs_11(3),
      O => \abs_11d[3]_i_1_n_0\
    );
\abs_11d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_11(3),
      I1 => abs_11(0),
      I2 => abs_11(1),
      I3 => abs_11(2),
      I4 => abs_11(10),
      I5 => abs_11(4),
      O => \abs_11d[4]_i_1_n_0\
    );
\abs_11d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_11d[5]_i_2_n_0\,
      I1 => abs_11(10),
      I2 => abs_11(5),
      O => \abs_11d[5]_i_1_n_0\
    );
\abs_11d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_11(3),
      I1 => abs_11(0),
      I2 => abs_11(1),
      I3 => abs_11(2),
      I4 => abs_11(4),
      O => \abs_11d[5]_i_2_n_0\
    );
\abs_11d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_11d[10]_i_2_n_0\,
      I1 => abs_11(10),
      I2 => abs_11(6),
      O => \abs_11d[6]_i_1_n_0\
    );
\abs_11d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_11(6),
      I1 => \abs_11d[10]_i_2_n_0\,
      I2 => abs_11(10),
      I3 => abs_11(7),
      O => \abs_11d[7]_i_1_n_0\
    );
\abs_11d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_11(7),
      I1 => \abs_11d[10]_i_2_n_0\,
      I2 => abs_11(6),
      I3 => abs_11(10),
      I4 => abs_11(8),
      O => \abs_11d[8]_i_1_n_0\
    );
\abs_11d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_11(8),
      I1 => abs_11(6),
      I2 => \abs_11d[10]_i_2_n_0\,
      I3 => abs_11(7),
      I4 => abs_11(10),
      I5 => abs_11(9),
      O => \abs_11d[9]_i_1_n_0\
    );
\abs_11d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_11(0),
      Q => abs_11d(0),
      R => \^sr\(0)
    );
\abs_11d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[10]_i_1_n_0\,
      Q => abs_11d(10),
      R => \^sr\(0)
    );
\abs_11d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[1]_i_1_n_0\,
      Q => abs_11d(1),
      R => \^sr\(0)
    );
\abs_11d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[2]_i_1_n_0\,
      Q => abs_11d(2),
      R => \^sr\(0)
    );
\abs_11d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[3]_i_1_n_0\,
      Q => abs_11d(3),
      R => \^sr\(0)
    );
\abs_11d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[4]_i_1_n_0\,
      Q => abs_11d(4),
      R => \^sr\(0)
    );
\abs_11d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[5]_i_1_n_0\,
      Q => abs_11d(5),
      R => \^sr\(0)
    );
\abs_11d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[6]_i_1_n_0\,
      Q => abs_11d(6),
      R => \^sr\(0)
    );
\abs_11d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[7]_i_1_n_0\,
      Q => abs_11d(7),
      R => \^sr\(0)
    );
\abs_11d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[8]_i_1_n_0\,
      Q => abs_11d(8),
      R => \^sr\(0)
    );
\abs_11d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_11d[9]_i_1_n_0\,
      Q => abs_11d(9),
      R => \^sr\(0)
    );
\abs_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry_n_15\,
      Q => abs_12(0),
      R => \^sr\(0)
    );
\abs_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry__0_n_13\,
      Q => abs_12(10),
      R => \^sr\(0)
    );
\abs_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry_n_14\,
      Q => abs_12(1),
      R => \^sr\(0)
    );
\abs_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry_n_13\,
      Q => abs_12(2),
      R => \^sr\(0)
    );
\abs_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry_n_12\,
      Q => abs_12(3),
      R => \^sr\(0)
    );
\abs_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry_n_11\,
      Q => abs_12(4),
      R => \^sr\(0)
    );
\abs_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry_n_10\,
      Q => abs_12(5),
      R => \^sr\(0)
    );
\abs_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry_n_9\,
      Q => abs_12(6),
      R => \^sr\(0)
    );
\abs_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry_n_8\,
      Q => abs_12(7),
      R => \^sr\(0)
    );
\abs_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry__0_n_15\,
      Q => abs_12(8),
      R => \^sr\(0)
    );
\abs_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__21/i__carry__0_n_14\,
      Q => abs_12(9),
      R => \^sr\(0)
    );
\abs_12d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_12(10),
      I1 => abs_12(8),
      I2 => abs_12(6),
      I3 => \abs_12d[10]_i_2_n_0\,
      I4 => abs_12(7),
      I5 => abs_12(9),
      O => \abs_12d[10]_i_1_n_0\
    );
\abs_12d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_12(4),
      I1 => abs_12(2),
      I2 => abs_12(1),
      I3 => abs_12(0),
      I4 => abs_12(3),
      I5 => abs_12(5),
      O => \abs_12d[10]_i_2_n_0\
    );
\abs_12d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_12(0),
      I1 => abs_12(10),
      I2 => abs_12(1),
      O => \abs_12d[1]_i_1_n_0\
    );
\abs_12d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_12(0),
      I1 => abs_12(1),
      I2 => abs_12(10),
      I3 => abs_12(2),
      O => \abs_12d[2]_i_1_n_0\
    );
\abs_12d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_12(2),
      I1 => abs_12(1),
      I2 => abs_12(0),
      I3 => abs_12(10),
      I4 => abs_12(3),
      O => \abs_12d[3]_i_1_n_0\
    );
\abs_12d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_12(3),
      I1 => abs_12(0),
      I2 => abs_12(1),
      I3 => abs_12(2),
      I4 => abs_12(10),
      I5 => abs_12(4),
      O => \abs_12d[4]_i_1_n_0\
    );
\abs_12d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_12d[5]_i_2_n_0\,
      I1 => abs_12(10),
      I2 => abs_12(5),
      O => \abs_12d[5]_i_1_n_0\
    );
\abs_12d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_12(3),
      I1 => abs_12(0),
      I2 => abs_12(1),
      I3 => abs_12(2),
      I4 => abs_12(4),
      O => \abs_12d[5]_i_2_n_0\
    );
\abs_12d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_12d[10]_i_2_n_0\,
      I1 => abs_12(10),
      I2 => abs_12(6),
      O => \abs_12d[6]_i_1_n_0\
    );
\abs_12d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_12(6),
      I1 => \abs_12d[10]_i_2_n_0\,
      I2 => abs_12(10),
      I3 => abs_12(7),
      O => \abs_12d[7]_i_1_n_0\
    );
\abs_12d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_12(7),
      I1 => \abs_12d[10]_i_2_n_0\,
      I2 => abs_12(6),
      I3 => abs_12(10),
      I4 => abs_12(8),
      O => \abs_12d[8]_i_1_n_0\
    );
\abs_12d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_12(8),
      I1 => abs_12(6),
      I2 => \abs_12d[10]_i_2_n_0\,
      I3 => abs_12(7),
      I4 => abs_12(10),
      I5 => abs_12(9),
      O => \abs_12d[9]_i_1_n_0\
    );
\abs_12d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_12(0),
      Q => abs_12d(0),
      R => \^sr\(0)
    );
\abs_12d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[10]_i_1_n_0\,
      Q => abs_12d(10),
      R => \^sr\(0)
    );
\abs_12d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[1]_i_1_n_0\,
      Q => abs_12d(1),
      R => \^sr\(0)
    );
\abs_12d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[2]_i_1_n_0\,
      Q => abs_12d(2),
      R => \^sr\(0)
    );
\abs_12d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[3]_i_1_n_0\,
      Q => abs_12d(3),
      R => \^sr\(0)
    );
\abs_12d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[4]_i_1_n_0\,
      Q => abs_12d(4),
      R => \^sr\(0)
    );
\abs_12d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[5]_i_1_n_0\,
      Q => abs_12d(5),
      R => \^sr\(0)
    );
\abs_12d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[6]_i_1_n_0\,
      Q => abs_12d(6),
      R => \^sr\(0)
    );
\abs_12d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[7]_i_1_n_0\,
      Q => abs_12d(7),
      R => \^sr\(0)
    );
\abs_12d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[8]_i_1_n_0\,
      Q => abs_12d(8),
      R => \^sr\(0)
    );
\abs_12d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_12d[9]_i_1_n_0\,
      Q => abs_12d(9),
      R => \^sr\(0)
    );
\abs_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry_n_15\,
      Q => abs_13(0),
      R => \^sr\(0)
    );
\abs_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry__0_n_13\,
      Q => abs_13(10),
      R => \^sr\(0)
    );
\abs_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry_n_14\,
      Q => abs_13(1),
      R => \^sr\(0)
    );
\abs_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry_n_13\,
      Q => abs_13(2),
      R => \^sr\(0)
    );
\abs_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry_n_12\,
      Q => abs_13(3),
      R => \^sr\(0)
    );
\abs_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry_n_11\,
      Q => abs_13(4),
      R => \^sr\(0)
    );
\abs_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry_n_10\,
      Q => abs_13(5),
      R => \^sr\(0)
    );
\abs_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry_n_9\,
      Q => abs_13(6),
      R => \^sr\(0)
    );
\abs_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry_n_8\,
      Q => abs_13(7),
      R => \^sr\(0)
    );
\abs_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry__0_n_15\,
      Q => abs_13(8),
      R => \^sr\(0)
    );
\abs_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__30/i__carry__0_n_14\,
      Q => abs_13(9),
      R => \^sr\(0)
    );
\abs_13d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_13(10),
      I1 => abs_13(8),
      I2 => abs_13(6),
      I3 => \abs_13d[10]_i_2_n_0\,
      I4 => abs_13(7),
      I5 => abs_13(9),
      O => \abs_13d[10]_i_1_n_0\
    );
\abs_13d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_13(4),
      I1 => abs_13(2),
      I2 => abs_13(1),
      I3 => abs_13(0),
      I4 => abs_13(3),
      I5 => abs_13(5),
      O => \abs_13d[10]_i_2_n_0\
    );
\abs_13d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_13(0),
      I1 => abs_13(10),
      I2 => abs_13(1),
      O => \abs_13d[1]_i_1_n_0\
    );
\abs_13d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_13(0),
      I1 => abs_13(1),
      I2 => abs_13(10),
      I3 => abs_13(2),
      O => \abs_13d[2]_i_1_n_0\
    );
\abs_13d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_13(2),
      I1 => abs_13(1),
      I2 => abs_13(0),
      I3 => abs_13(10),
      I4 => abs_13(3),
      O => \abs_13d[3]_i_1_n_0\
    );
\abs_13d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_13(3),
      I1 => abs_13(0),
      I2 => abs_13(1),
      I3 => abs_13(2),
      I4 => abs_13(10),
      I5 => abs_13(4),
      O => \abs_13d[4]_i_1_n_0\
    );
\abs_13d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_13d[5]_i_2_n_0\,
      I1 => abs_13(10),
      I2 => abs_13(5),
      O => \abs_13d[5]_i_1_n_0\
    );
\abs_13d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_13(3),
      I1 => abs_13(0),
      I2 => abs_13(1),
      I3 => abs_13(2),
      I4 => abs_13(4),
      O => \abs_13d[5]_i_2_n_0\
    );
\abs_13d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_13d[10]_i_2_n_0\,
      I1 => abs_13(10),
      I2 => abs_13(6),
      O => \abs_13d[6]_i_1_n_0\
    );
\abs_13d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_13(6),
      I1 => \abs_13d[10]_i_2_n_0\,
      I2 => abs_13(10),
      I3 => abs_13(7),
      O => \abs_13d[7]_i_1_n_0\
    );
\abs_13d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_13(7),
      I1 => \abs_13d[10]_i_2_n_0\,
      I2 => abs_13(6),
      I3 => abs_13(10),
      I4 => abs_13(8),
      O => \abs_13d[8]_i_1_n_0\
    );
\abs_13d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_13(8),
      I1 => abs_13(6),
      I2 => \abs_13d[10]_i_2_n_0\,
      I3 => abs_13(7),
      I4 => abs_13(10),
      I5 => abs_13(9),
      O => \abs_13d[9]_i_1_n_0\
    );
\abs_13d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_13(0),
      Q => abs_13d(0),
      R => \^sr\(0)
    );
\abs_13d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[10]_i_1_n_0\,
      Q => abs_13d(10),
      R => \^sr\(0)
    );
\abs_13d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[1]_i_1_n_0\,
      Q => abs_13d(1),
      R => \^sr\(0)
    );
\abs_13d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[2]_i_1_n_0\,
      Q => abs_13d(2),
      R => \^sr\(0)
    );
\abs_13d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[3]_i_1_n_0\,
      Q => abs_13d(3),
      R => \^sr\(0)
    );
\abs_13d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[4]_i_1_n_0\,
      Q => abs_13d(4),
      R => \^sr\(0)
    );
\abs_13d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[5]_i_1_n_0\,
      Q => abs_13d(5),
      R => \^sr\(0)
    );
\abs_13d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[6]_i_1_n_0\,
      Q => abs_13d(6),
      R => \^sr\(0)
    );
\abs_13d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[7]_i_1_n_0\,
      Q => abs_13d(7),
      R => \^sr\(0)
    );
\abs_13d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[8]_i_1_n_0\,
      Q => abs_13d(8),
      R => \^sr\(0)
    );
\abs_13d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_13d[9]_i_1_n_0\,
      Q => abs_13d(9),
      R => \^sr\(0)
    );
\abs_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry_n_15\,
      Q => abs_14(0),
      R => \^sr\(0)
    );
\abs_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry__0_n_13\,
      Q => abs_14(10),
      R => \^sr\(0)
    );
\abs_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry_n_14\,
      Q => abs_14(1),
      R => \^sr\(0)
    );
\abs_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry_n_13\,
      Q => abs_14(2),
      R => \^sr\(0)
    );
\abs_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry_n_12\,
      Q => abs_14(3),
      R => \^sr\(0)
    );
\abs_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry_n_11\,
      Q => abs_14(4),
      R => \^sr\(0)
    );
\abs_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry_n_10\,
      Q => abs_14(5),
      R => \^sr\(0)
    );
\abs_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry_n_9\,
      Q => abs_14(6),
      R => \^sr\(0)
    );
\abs_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry_n_8\,
      Q => abs_14(7),
      R => \^sr\(0)
    );
\abs_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry__0_n_15\,
      Q => abs_14(8),
      R => \^sr\(0)
    );
\abs_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__29/i__carry__0_n_14\,
      Q => abs_14(9),
      R => \^sr\(0)
    );
\abs_14d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_14(10),
      I1 => abs_14(8),
      I2 => abs_14(6),
      I3 => \abs_14d[10]_i_2_n_0\,
      I4 => abs_14(7),
      I5 => abs_14(9),
      O => \abs_14d[10]_i_1_n_0\
    );
\abs_14d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_14(4),
      I1 => abs_14(2),
      I2 => abs_14(1),
      I3 => abs_14(0),
      I4 => abs_14(3),
      I5 => abs_14(5),
      O => \abs_14d[10]_i_2_n_0\
    );
\abs_14d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_14(0),
      I1 => abs_14(10),
      I2 => abs_14(1),
      O => \abs_14d[1]_i_1_n_0\
    );
\abs_14d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_14(0),
      I1 => abs_14(1),
      I2 => abs_14(10),
      I3 => abs_14(2),
      O => \abs_14d[2]_i_1_n_0\
    );
\abs_14d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_14(2),
      I1 => abs_14(1),
      I2 => abs_14(0),
      I3 => abs_14(10),
      I4 => abs_14(3),
      O => \abs_14d[3]_i_1_n_0\
    );
\abs_14d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_14(3),
      I1 => abs_14(0),
      I2 => abs_14(1),
      I3 => abs_14(2),
      I4 => abs_14(10),
      I5 => abs_14(4),
      O => \abs_14d[4]_i_1_n_0\
    );
\abs_14d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_14d[5]_i_2_n_0\,
      I1 => abs_14(10),
      I2 => abs_14(5),
      O => \abs_14d[5]_i_1_n_0\
    );
\abs_14d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_14(3),
      I1 => abs_14(0),
      I2 => abs_14(1),
      I3 => abs_14(2),
      I4 => abs_14(4),
      O => \abs_14d[5]_i_2_n_0\
    );
\abs_14d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_14d[10]_i_2_n_0\,
      I1 => abs_14(10),
      I2 => abs_14(6),
      O => \abs_14d[6]_i_1_n_0\
    );
\abs_14d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_14(6),
      I1 => \abs_14d[10]_i_2_n_0\,
      I2 => abs_14(10),
      I3 => abs_14(7),
      O => \abs_14d[7]_i_1_n_0\
    );
\abs_14d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_14(7),
      I1 => \abs_14d[10]_i_2_n_0\,
      I2 => abs_14(6),
      I3 => abs_14(10),
      I4 => abs_14(8),
      O => \abs_14d[8]_i_1_n_0\
    );
\abs_14d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_14(8),
      I1 => abs_14(6),
      I2 => \abs_14d[10]_i_2_n_0\,
      I3 => abs_14(7),
      I4 => abs_14(10),
      I5 => abs_14(9),
      O => \abs_14d[9]_i_1_n_0\
    );
\abs_14d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_14(0),
      Q => abs_14d(0),
      R => \^sr\(0)
    );
\abs_14d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[10]_i_1_n_0\,
      Q => abs_14d(10),
      R => \^sr\(0)
    );
\abs_14d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[1]_i_1_n_0\,
      Q => abs_14d(1),
      R => \^sr\(0)
    );
\abs_14d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[2]_i_1_n_0\,
      Q => abs_14d(2),
      R => \^sr\(0)
    );
\abs_14d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[3]_i_1_n_0\,
      Q => abs_14d(3),
      R => \^sr\(0)
    );
\abs_14d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[4]_i_1_n_0\,
      Q => abs_14d(4),
      R => \^sr\(0)
    );
\abs_14d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[5]_i_1_n_0\,
      Q => abs_14d(5),
      R => \^sr\(0)
    );
\abs_14d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[6]_i_1_n_0\,
      Q => abs_14d(6),
      R => \^sr\(0)
    );
\abs_14d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[7]_i_1_n_0\,
      Q => abs_14d(7),
      R => \^sr\(0)
    );
\abs_14d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[8]_i_1_n_0\,
      Q => abs_14d(8),
      R => \^sr\(0)
    );
\abs_14d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_14d[9]_i_1_n_0\,
      Q => abs_14d(9),
      R => \^sr\(0)
    );
\abs_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry_n_15\,
      Q => abs_15(0),
      R => \^sr\(0)
    );
\abs_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry__0_n_13\,
      Q => abs_15(10),
      R => \^sr\(0)
    );
\abs_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry_n_14\,
      Q => abs_15(1),
      R => \^sr\(0)
    );
\abs_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry_n_13\,
      Q => abs_15(2),
      R => \^sr\(0)
    );
\abs_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry_n_12\,
      Q => abs_15(3),
      R => \^sr\(0)
    );
\abs_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry_n_11\,
      Q => abs_15(4),
      R => \^sr\(0)
    );
\abs_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry_n_10\,
      Q => abs_15(5),
      R => \^sr\(0)
    );
\abs_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry_n_9\,
      Q => abs_15(6),
      R => \^sr\(0)
    );
\abs_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry_n_8\,
      Q => abs_15(7),
      R => \^sr\(0)
    );
\abs_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry__0_n_15\,
      Q => abs_15(8),
      R => \^sr\(0)
    );
\abs_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__28/i__carry__0_n_14\,
      Q => abs_15(9),
      R => \^sr\(0)
    );
\abs_15d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_15(10),
      I1 => abs_15(8),
      I2 => abs_15(6),
      I3 => \abs_15d[10]_i_2_n_0\,
      I4 => abs_15(7),
      I5 => abs_15(9),
      O => \abs_15d[10]_i_1_n_0\
    );
\abs_15d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_15(4),
      I1 => abs_15(2),
      I2 => abs_15(1),
      I3 => abs_15(0),
      I4 => abs_15(3),
      I5 => abs_15(5),
      O => \abs_15d[10]_i_2_n_0\
    );
\abs_15d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_15(0),
      I1 => abs_15(10),
      I2 => abs_15(1),
      O => \abs_15d[1]_i_1_n_0\
    );
\abs_15d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_15(0),
      I1 => abs_15(1),
      I2 => abs_15(10),
      I3 => abs_15(2),
      O => \abs_15d[2]_i_1_n_0\
    );
\abs_15d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_15(2),
      I1 => abs_15(1),
      I2 => abs_15(0),
      I3 => abs_15(10),
      I4 => abs_15(3),
      O => \abs_15d[3]_i_1_n_0\
    );
\abs_15d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_15(3),
      I1 => abs_15(0),
      I2 => abs_15(1),
      I3 => abs_15(2),
      I4 => abs_15(10),
      I5 => abs_15(4),
      O => \abs_15d[4]_i_1_n_0\
    );
\abs_15d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_15d[5]_i_2_n_0\,
      I1 => abs_15(10),
      I2 => abs_15(5),
      O => \abs_15d[5]_i_1_n_0\
    );
\abs_15d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_15(3),
      I1 => abs_15(0),
      I2 => abs_15(1),
      I3 => abs_15(2),
      I4 => abs_15(4),
      O => \abs_15d[5]_i_2_n_0\
    );
\abs_15d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_15d[10]_i_2_n_0\,
      I1 => abs_15(10),
      I2 => abs_15(6),
      O => \abs_15d[6]_i_1_n_0\
    );
\abs_15d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_15(6),
      I1 => \abs_15d[10]_i_2_n_0\,
      I2 => abs_15(10),
      I3 => abs_15(7),
      O => \abs_15d[7]_i_1_n_0\
    );
\abs_15d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_15(7),
      I1 => \abs_15d[10]_i_2_n_0\,
      I2 => abs_15(6),
      I3 => abs_15(10),
      I4 => abs_15(8),
      O => \abs_15d[8]_i_1_n_0\
    );
\abs_15d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_15(8),
      I1 => abs_15(6),
      I2 => \abs_15d[10]_i_2_n_0\,
      I3 => abs_15(7),
      I4 => abs_15(10),
      I5 => abs_15(9),
      O => \abs_15d[9]_i_1_n_0\
    );
\abs_15d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => abs_15(0),
      Q => abs_15d(0),
      R => '0'
    );
\abs_15d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[10]_i_1_n_0\,
      Q => abs_15d(10),
      R => '0'
    );
\abs_15d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[1]_i_1_n_0\,
      Q => abs_15d(1),
      R => '0'
    );
\abs_15d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[2]_i_1_n_0\,
      Q => abs_15d(2),
      R => '0'
    );
\abs_15d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[3]_i_1_n_0\,
      Q => abs_15d(3),
      R => '0'
    );
\abs_15d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[4]_i_1_n_0\,
      Q => abs_15d(4),
      R => '0'
    );
\abs_15d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[5]_i_1_n_0\,
      Q => abs_15d(5),
      R => '0'
    );
\abs_15d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[6]_i_1_n_0\,
      Q => abs_15d(6),
      R => '0'
    );
\abs_15d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[7]_i_1_n_0\,
      Q => abs_15d(7),
      R => '0'
    );
\abs_15d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[8]_i_1_n_0\,
      Q => abs_15d(8),
      R => '0'
    );
\abs_15d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \abs_15d[9]_i_1_n_0\,
      Q => abs_15d(9),
      R => '0'
    );
\abs_16_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry_n_15\,
      Q => abs_16(0),
      R => \^sr\(0)
    );
\abs_16_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry__0_n_13\,
      Q => abs_16(10),
      R => \^sr\(0)
    );
\abs_16_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry_n_14\,
      Q => abs_16(1),
      R => \^sr\(0)
    );
\abs_16_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry_n_13\,
      Q => abs_16(2),
      R => \^sr\(0)
    );
\abs_16_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry_n_12\,
      Q => abs_16(3),
      R => \^sr\(0)
    );
\abs_16_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry_n_11\,
      Q => abs_16(4),
      R => \^sr\(0)
    );
\abs_16_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry_n_10\,
      Q => abs_16(5),
      R => \^sr\(0)
    );
\abs_16_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry_n_9\,
      Q => abs_16(6),
      R => \^sr\(0)
    );
\abs_16_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry_n_8\,
      Q => abs_16(7),
      R => \^sr\(0)
    );
\abs_16_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry__0_n_15\,
      Q => abs_16(8),
      R => \^sr\(0)
    );
\abs_16_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__27/i__carry__0_n_14\,
      Q => abs_16(9),
      R => \^sr\(0)
    );
\abs_16d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_16(10),
      I1 => abs_16(8),
      I2 => abs_16(6),
      I3 => \abs_16d[10]_i_2_n_0\,
      I4 => abs_16(7),
      I5 => abs_16(9),
      O => \abs_16d[10]_i_1_n_0\
    );
\abs_16d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_16(4),
      I1 => abs_16(2),
      I2 => abs_16(1),
      I3 => abs_16(0),
      I4 => abs_16(3),
      I5 => abs_16(5),
      O => \abs_16d[10]_i_2_n_0\
    );
\abs_16d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_16(0),
      I1 => abs_16(10),
      I2 => abs_16(1),
      O => \abs_16d[1]_i_1_n_0\
    );
\abs_16d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_16(0),
      I1 => abs_16(1),
      I2 => abs_16(10),
      I3 => abs_16(2),
      O => \abs_16d[2]_i_1_n_0\
    );
\abs_16d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_16(2),
      I1 => abs_16(1),
      I2 => abs_16(0),
      I3 => abs_16(10),
      I4 => abs_16(3),
      O => \abs_16d[3]_i_1_n_0\
    );
\abs_16d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_16(3),
      I1 => abs_16(0),
      I2 => abs_16(1),
      I3 => abs_16(2),
      I4 => abs_16(10),
      I5 => abs_16(4),
      O => \abs_16d[4]_i_1_n_0\
    );
\abs_16d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_16d[5]_i_2_n_0\,
      I1 => abs_16(10),
      I2 => abs_16(5),
      O => \abs_16d[5]_i_1_n_0\
    );
\abs_16d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_16(3),
      I1 => abs_16(0),
      I2 => abs_16(1),
      I3 => abs_16(2),
      I4 => abs_16(4),
      O => \abs_16d[5]_i_2_n_0\
    );
\abs_16d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_16d[10]_i_2_n_0\,
      I1 => abs_16(10),
      I2 => abs_16(6),
      O => \abs_16d[6]_i_1_n_0\
    );
\abs_16d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_16(6),
      I1 => \abs_16d[10]_i_2_n_0\,
      I2 => abs_16(10),
      I3 => abs_16(7),
      O => \abs_16d[7]_i_1_n_0\
    );
\abs_16d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_16(7),
      I1 => \abs_16d[10]_i_2_n_0\,
      I2 => abs_16(6),
      I3 => abs_16(10),
      I4 => abs_16(8),
      O => \abs_16d[8]_i_1_n_0\
    );
\abs_16d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_16(8),
      I1 => abs_16(6),
      I2 => \abs_16d[10]_i_2_n_0\,
      I3 => abs_16(7),
      I4 => abs_16(10),
      I5 => abs_16(9),
      O => \abs_16d[9]_i_1_n_0\
    );
\abs_16d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_16(0),
      Q => abs_16d(0),
      R => \^sr\(0)
    );
\abs_16d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[10]_i_1_n_0\,
      Q => abs_16d(10),
      R => \^sr\(0)
    );
\abs_16d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[1]_i_1_n_0\,
      Q => abs_16d(1),
      R => \^sr\(0)
    );
\abs_16d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[2]_i_1_n_0\,
      Q => abs_16d(2),
      R => \^sr\(0)
    );
\abs_16d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[3]_i_1_n_0\,
      Q => abs_16d(3),
      R => \^sr\(0)
    );
\abs_16d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[4]_i_1_n_0\,
      Q => abs_16d(4),
      R => \^sr\(0)
    );
\abs_16d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[5]_i_1_n_0\,
      Q => abs_16d(5),
      R => \^sr\(0)
    );
\abs_16d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[6]_i_1_n_0\,
      Q => abs_16d(6),
      R => \^sr\(0)
    );
\abs_16d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[7]_i_1_n_0\,
      Q => abs_16d(7),
      R => \^sr\(0)
    );
\abs_16d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[8]_i_1_n_0\,
      Q => abs_16d(8),
      R => \^sr\(0)
    );
\abs_16d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_16d[9]_i_1_n_0\,
      Q => abs_16d(9),
      R => \^sr\(0)
    );
\abs_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_15\,
      Q => abs_1(0),
      R => \^sr\(0)
    );
\abs_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry__0_n_13\,
      Q => abs_1(10),
      R => \^sr\(0)
    );
\abs_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_14\,
      Q => abs_1(1),
      R => \^sr\(0)
    );
\abs_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_13\,
      Q => abs_1(2),
      R => \^sr\(0)
    );
\abs_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_12\,
      Q => abs_1(3),
      R => \^sr\(0)
    );
\abs_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_11\,
      Q => abs_1(4),
      R => \^sr\(0)
    );
\abs_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_10\,
      Q => abs_1(5),
      R => \^sr\(0)
    );
\abs_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_9\,
      Q => abs_1(6),
      R => \^sr\(0)
    );
\abs_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_8\,
      Q => abs_1(7),
      R => \^sr\(0)
    );
\abs_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry__0_n_15\,
      Q => abs_1(8),
      R => \^sr\(0)
    );
\abs_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry__0_n_14\,
      Q => abs_1(9),
      R => \^sr\(0)
    );
\abs_1d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_1(10),
      I1 => abs_1(8),
      I2 => abs_1(6),
      I3 => \abs_1d[10]_i_2_n_0\,
      I4 => abs_1(7),
      I5 => abs_1(9),
      O => \abs_1d[10]_i_1_n_0\
    );
\abs_1d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_1(4),
      I1 => abs_1(2),
      I2 => abs_1(1),
      I3 => abs_1(0),
      I4 => abs_1(3),
      I5 => abs_1(5),
      O => \abs_1d[10]_i_2_n_0\
    );
\abs_1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_1(0),
      I1 => abs_1(10),
      I2 => abs_1(1),
      O => \abs_1d[1]_i_1_n_0\
    );
\abs_1d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_1(0),
      I1 => abs_1(1),
      I2 => abs_1(10),
      I3 => abs_1(2),
      O => \abs_1d[2]_i_1_n_0\
    );
\abs_1d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_1(2),
      I1 => abs_1(1),
      I2 => abs_1(0),
      I3 => abs_1(10),
      I4 => abs_1(3),
      O => \abs_1d[3]_i_1_n_0\
    );
\abs_1d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_1(3),
      I1 => abs_1(0),
      I2 => abs_1(1),
      I3 => abs_1(2),
      I4 => abs_1(10),
      I5 => abs_1(4),
      O => \abs_1d[4]_i_1_n_0\
    );
\abs_1d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_1d[5]_i_2_n_0\,
      I1 => abs_1(10),
      I2 => abs_1(5),
      O => \abs_1d[5]_i_1_n_0\
    );
\abs_1d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_1(3),
      I1 => abs_1(0),
      I2 => abs_1(1),
      I3 => abs_1(2),
      I4 => abs_1(4),
      O => \abs_1d[5]_i_2_n_0\
    );
\abs_1d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_1d[10]_i_2_n_0\,
      I1 => abs_1(10),
      I2 => abs_1(6),
      O => \abs_1d[6]_i_1_n_0\
    );
\abs_1d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_1(6),
      I1 => \abs_1d[10]_i_2_n_0\,
      I2 => abs_1(10),
      I3 => abs_1(7),
      O => \abs_1d[7]_i_1_n_0\
    );
\abs_1d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_1(7),
      I1 => \abs_1d[10]_i_2_n_0\,
      I2 => abs_1(6),
      I3 => abs_1(10),
      I4 => abs_1(8),
      O => \abs_1d[8]_i_1_n_0\
    );
\abs_1d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_1(8),
      I1 => abs_1(6),
      I2 => \abs_1d[10]_i_2_n_0\,
      I3 => abs_1(7),
      I4 => abs_1(10),
      I5 => abs_1(9),
      O => \abs_1d[9]_i_1_n_0\
    );
\abs_1d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_1(0),
      Q => abs_1d(0),
      R => \^sr\(0)
    );
\abs_1d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[10]_i_1_n_0\,
      Q => abs_1d(10),
      R => \^sr\(0)
    );
\abs_1d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[1]_i_1_n_0\,
      Q => abs_1d(1),
      R => \^sr\(0)
    );
\abs_1d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[2]_i_1_n_0\,
      Q => abs_1d(2),
      R => \^sr\(0)
    );
\abs_1d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[3]_i_1_n_0\,
      Q => abs_1d(3),
      R => \^sr\(0)
    );
\abs_1d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[4]_i_1_n_0\,
      Q => abs_1d(4),
      R => \^sr\(0)
    );
\abs_1d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[5]_i_1_n_0\,
      Q => abs_1d(5),
      R => \^sr\(0)
    );
\abs_1d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[6]_i_1_n_0\,
      Q => abs_1d(6),
      R => \^sr\(0)
    );
\abs_1d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[7]_i_1_n_0\,
      Q => abs_1d(7),
      R => \^sr\(0)
    );
\abs_1d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[8]_i_1_n_0\,
      Q => abs_1d(8),
      R => \^sr\(0)
    );
\abs_1d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_1d[9]_i_1_n_0\,
      Q => abs_1d(9),
      R => \^sr\(0)
    );
\abs_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_15\,
      Q => abs_2(0),
      R => \^sr\(0)
    );
\abs_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry__0_n_13\,
      Q => abs_2(10),
      R => \^sr\(0)
    );
\abs_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_14\,
      Q => abs_2(1),
      R => \^sr\(0)
    );
\abs_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_13\,
      Q => abs_2(2),
      R => \^sr\(0)
    );
\abs_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_12\,
      Q => abs_2(3),
      R => \^sr\(0)
    );
\abs_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_11\,
      Q => abs_2(4),
      R => \^sr\(0)
    );
\abs_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_10\,
      Q => abs_2(5),
      R => \^sr\(0)
    );
\abs_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_9\,
      Q => abs_2(6),
      R => \^sr\(0)
    );
\abs_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_8\,
      Q => abs_2(7),
      R => \^sr\(0)
    );
\abs_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry__0_n_15\,
      Q => abs_2(8),
      R => \^sr\(0)
    );
\abs_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry__0_n_14\,
      Q => abs_2(9),
      R => \^sr\(0)
    );
\abs_2d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_2(10),
      I1 => abs_2(8),
      I2 => abs_2(6),
      I3 => \abs_2d[10]_i_2_n_0\,
      I4 => abs_2(7),
      I5 => abs_2(9),
      O => \abs_2d[10]_i_1_n_0\
    );
\abs_2d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_2(4),
      I1 => abs_2(2),
      I2 => abs_2(1),
      I3 => abs_2(0),
      I4 => abs_2(3),
      I5 => abs_2(5),
      O => \abs_2d[10]_i_2_n_0\
    );
\abs_2d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_2(0),
      I1 => abs_2(10),
      I2 => abs_2(1),
      O => \abs_2d[1]_i_1_n_0\
    );
\abs_2d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_2(0),
      I1 => abs_2(1),
      I2 => abs_2(10),
      I3 => abs_2(2),
      O => \abs_2d[2]_i_1_n_0\
    );
\abs_2d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_2(2),
      I1 => abs_2(1),
      I2 => abs_2(0),
      I3 => abs_2(10),
      I4 => abs_2(3),
      O => \abs_2d[3]_i_1_n_0\
    );
\abs_2d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_2(3),
      I1 => abs_2(0),
      I2 => abs_2(1),
      I3 => abs_2(2),
      I4 => abs_2(10),
      I5 => abs_2(4),
      O => \abs_2d[4]_i_1_n_0\
    );
\abs_2d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_2d[5]_i_2_n_0\,
      I1 => abs_2(10),
      I2 => abs_2(5),
      O => \abs_2d[5]_i_1_n_0\
    );
\abs_2d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_2(3),
      I1 => abs_2(0),
      I2 => abs_2(1),
      I3 => abs_2(2),
      I4 => abs_2(4),
      O => \abs_2d[5]_i_2_n_0\
    );
\abs_2d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_2d[10]_i_2_n_0\,
      I1 => abs_2(10),
      I2 => abs_2(6),
      O => \abs_2d[6]_i_1_n_0\
    );
\abs_2d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_2(6),
      I1 => \abs_2d[10]_i_2_n_0\,
      I2 => abs_2(10),
      I3 => abs_2(7),
      O => \abs_2d[7]_i_1_n_0\
    );
\abs_2d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_2(7),
      I1 => \abs_2d[10]_i_2_n_0\,
      I2 => abs_2(6),
      I3 => abs_2(10),
      I4 => abs_2(8),
      O => \abs_2d[8]_i_1_n_0\
    );
\abs_2d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_2(8),
      I1 => abs_2(6),
      I2 => \abs_2d[10]_i_2_n_0\,
      I3 => abs_2(7),
      I4 => abs_2(10),
      I5 => abs_2(9),
      O => \abs_2d[9]_i_1_n_0\
    );
\abs_2d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_2(0),
      Q => abs_2d(0),
      R => \^sr\(0)
    );
\abs_2d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[10]_i_1_n_0\,
      Q => abs_2d(10),
      R => \^sr\(0)
    );
\abs_2d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[1]_i_1_n_0\,
      Q => abs_2d(1),
      R => \^sr\(0)
    );
\abs_2d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[2]_i_1_n_0\,
      Q => abs_2d(2),
      R => \^sr\(0)
    );
\abs_2d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[3]_i_1_n_0\,
      Q => abs_2d(3),
      R => \^sr\(0)
    );
\abs_2d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[4]_i_1_n_0\,
      Q => abs_2d(4),
      R => \^sr\(0)
    );
\abs_2d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[5]_i_1_n_0\,
      Q => abs_2d(5),
      R => \^sr\(0)
    );
\abs_2d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[6]_i_1_n_0\,
      Q => abs_2d(6),
      R => \^sr\(0)
    );
\abs_2d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[7]_i_1_n_0\,
      Q => abs_2d(7),
      R => \^sr\(0)
    );
\abs_2d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[8]_i_1_n_0\,
      Q => abs_2d(8),
      R => \^sr\(0)
    );
\abs_2d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_2d[9]_i_1_n_0\,
      Q => abs_2d(9),
      R => \^sr\(0)
    );
\abs_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_15\,
      Q => abs_3(0),
      R => \^sr\(0)
    );
\abs_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry__0_n_13\,
      Q => abs_3(10),
      R => \^sr\(0)
    );
\abs_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_14\,
      Q => abs_3(1),
      R => \^sr\(0)
    );
\abs_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_13\,
      Q => abs_3(2),
      R => \^sr\(0)
    );
\abs_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_12\,
      Q => abs_3(3),
      R => \^sr\(0)
    );
\abs_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_11\,
      Q => abs_3(4),
      R => \^sr\(0)
    );
\abs_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_10\,
      Q => abs_3(5),
      R => \^sr\(0)
    );
\abs_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_9\,
      Q => abs_3(6),
      R => \^sr\(0)
    );
\abs_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_8\,
      Q => abs_3(7),
      R => \^sr\(0)
    );
\abs_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry__0_n_15\,
      Q => abs_3(8),
      R => \^sr\(0)
    );
\abs_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry__0_n_14\,
      Q => abs_3(9),
      R => \^sr\(0)
    );
\abs_3d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_3(10),
      I1 => abs_3(8),
      I2 => abs_3(6),
      I3 => \abs_3d[10]_i_2_n_0\,
      I4 => abs_3(7),
      I5 => abs_3(9),
      O => \abs_3d[10]_i_1_n_0\
    );
\abs_3d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_3(4),
      I1 => abs_3(2),
      I2 => abs_3(1),
      I3 => abs_3(0),
      I4 => abs_3(3),
      I5 => abs_3(5),
      O => \abs_3d[10]_i_2_n_0\
    );
\abs_3d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_3(0),
      I1 => abs_3(10),
      I2 => abs_3(1),
      O => \abs_3d[1]_i_1_n_0\
    );
\abs_3d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_3(0),
      I1 => abs_3(1),
      I2 => abs_3(10),
      I3 => abs_3(2),
      O => \abs_3d[2]_i_1_n_0\
    );
\abs_3d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_3(2),
      I1 => abs_3(1),
      I2 => abs_3(0),
      I3 => abs_3(10),
      I4 => abs_3(3),
      O => \abs_3d[3]_i_1_n_0\
    );
\abs_3d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_3(3),
      I1 => abs_3(0),
      I2 => abs_3(1),
      I3 => abs_3(2),
      I4 => abs_3(10),
      I5 => abs_3(4),
      O => \abs_3d[4]_i_1_n_0\
    );
\abs_3d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_3d[5]_i_2_n_0\,
      I1 => abs_3(10),
      I2 => abs_3(5),
      O => \abs_3d[5]_i_1_n_0\
    );
\abs_3d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_3(3),
      I1 => abs_3(0),
      I2 => abs_3(1),
      I3 => abs_3(2),
      I4 => abs_3(4),
      O => \abs_3d[5]_i_2_n_0\
    );
\abs_3d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_3d[10]_i_2_n_0\,
      I1 => abs_3(10),
      I2 => abs_3(6),
      O => \abs_3d[6]_i_1_n_0\
    );
\abs_3d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_3(6),
      I1 => \abs_3d[10]_i_2_n_0\,
      I2 => abs_3(10),
      I3 => abs_3(7),
      O => \abs_3d[7]_i_1_n_0\
    );
\abs_3d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_3(7),
      I1 => \abs_3d[10]_i_2_n_0\,
      I2 => abs_3(6),
      I3 => abs_3(10),
      I4 => abs_3(8),
      O => \abs_3d[8]_i_1_n_0\
    );
\abs_3d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_3(8),
      I1 => abs_3(6),
      I2 => \abs_3d[10]_i_2_n_0\,
      I3 => abs_3(7),
      I4 => abs_3(10),
      I5 => abs_3(9),
      O => \abs_3d[9]_i_1_n_0\
    );
\abs_3d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_3(0),
      Q => abs_3d(0),
      R => \^sr\(0)
    );
\abs_3d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[10]_i_1_n_0\,
      Q => abs_3d(10),
      R => \^sr\(0)
    );
\abs_3d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[1]_i_1_n_0\,
      Q => abs_3d(1),
      R => \^sr\(0)
    );
\abs_3d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[2]_i_1_n_0\,
      Q => abs_3d(2),
      R => \^sr\(0)
    );
\abs_3d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[3]_i_1_n_0\,
      Q => abs_3d(3),
      R => \^sr\(0)
    );
\abs_3d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[4]_i_1_n_0\,
      Q => abs_3d(4),
      R => \^sr\(0)
    );
\abs_3d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[5]_i_1_n_0\,
      Q => abs_3d(5),
      R => \^sr\(0)
    );
\abs_3d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[6]_i_1_n_0\,
      Q => abs_3d(6),
      R => \^sr\(0)
    );
\abs_3d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[7]_i_1_n_0\,
      Q => abs_3d(7),
      R => \^sr\(0)
    );
\abs_3d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[8]_i_1_n_0\,
      Q => abs_3d(8),
      R => \^sr\(0)
    );
\abs_3d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_3d[9]_i_1_n_0\,
      Q => abs_3d(9),
      R => \^sr\(0)
    );
\abs_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_15\,
      Q => abs_4(0),
      R => \^sr\(0)
    );
\abs_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry__0_n_13\,
      Q => abs_4(10),
      R => \^sr\(0)
    );
\abs_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_14\,
      Q => abs_4(1),
      R => \^sr\(0)
    );
\abs_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_13\,
      Q => abs_4(2),
      R => \^sr\(0)
    );
\abs_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_12\,
      Q => abs_4(3),
      R => \^sr\(0)
    );
\abs_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_11\,
      Q => abs_4(4),
      R => \^sr\(0)
    );
\abs_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_10\,
      Q => abs_4(5),
      R => \^sr\(0)
    );
\abs_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_9\,
      Q => abs_4(6),
      R => \^sr\(0)
    );
\abs_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_8\,
      Q => abs_4(7),
      R => \^sr\(0)
    );
\abs_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry__0_n_15\,
      Q => abs_4(8),
      R => \^sr\(0)
    );
\abs_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry__0_n_14\,
      Q => abs_4(9),
      R => \^sr\(0)
    );
\abs_4d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_4(10),
      I1 => abs_4(8),
      I2 => abs_4(6),
      I3 => \abs_4d[10]_i_2_n_0\,
      I4 => abs_4(7),
      I5 => abs_4(9),
      O => \abs_4d[10]_i_1_n_0\
    );
\abs_4d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_4(4),
      I1 => abs_4(2),
      I2 => abs_4(1),
      I3 => abs_4(0),
      I4 => abs_4(3),
      I5 => abs_4(5),
      O => \abs_4d[10]_i_2_n_0\
    );
\abs_4d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_4(0),
      I1 => abs_4(10),
      I2 => abs_4(1),
      O => \abs_4d[1]_i_1_n_0\
    );
\abs_4d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_4(0),
      I1 => abs_4(1),
      I2 => abs_4(10),
      I3 => abs_4(2),
      O => \abs_4d[2]_i_1_n_0\
    );
\abs_4d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_4(2),
      I1 => abs_4(1),
      I2 => abs_4(0),
      I3 => abs_4(10),
      I4 => abs_4(3),
      O => \abs_4d[3]_i_1_n_0\
    );
\abs_4d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_4(3),
      I1 => abs_4(0),
      I2 => abs_4(1),
      I3 => abs_4(2),
      I4 => abs_4(10),
      I5 => abs_4(4),
      O => \abs_4d[4]_i_1_n_0\
    );
\abs_4d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_4d[5]_i_2_n_0\,
      I1 => abs_4(10),
      I2 => abs_4(5),
      O => \abs_4d[5]_i_1_n_0\
    );
\abs_4d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_4(3),
      I1 => abs_4(0),
      I2 => abs_4(1),
      I3 => abs_4(2),
      I4 => abs_4(4),
      O => \abs_4d[5]_i_2_n_0\
    );
\abs_4d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_4d[10]_i_2_n_0\,
      I1 => abs_4(10),
      I2 => abs_4(6),
      O => \abs_4d[6]_i_1_n_0\
    );
\abs_4d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_4(6),
      I1 => \abs_4d[10]_i_2_n_0\,
      I2 => abs_4(10),
      I3 => abs_4(7),
      O => \abs_4d[7]_i_1_n_0\
    );
\abs_4d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_4(7),
      I1 => \abs_4d[10]_i_2_n_0\,
      I2 => abs_4(6),
      I3 => abs_4(10),
      I4 => abs_4(8),
      O => \abs_4d[8]_i_1_n_0\
    );
\abs_4d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_4(8),
      I1 => abs_4(6),
      I2 => \abs_4d[10]_i_2_n_0\,
      I3 => abs_4(7),
      I4 => abs_4(10),
      I5 => abs_4(9),
      O => \abs_4d[9]_i_1_n_0\
    );
\abs_4d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_4(0),
      Q => abs_4d(0),
      R => \^sr\(0)
    );
\abs_4d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[10]_i_1_n_0\,
      Q => abs_4d(10),
      R => \^sr\(0)
    );
\abs_4d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[1]_i_1_n_0\,
      Q => abs_4d(1),
      R => \^sr\(0)
    );
\abs_4d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[2]_i_1_n_0\,
      Q => abs_4d(2),
      R => \^sr\(0)
    );
\abs_4d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[3]_i_1_n_0\,
      Q => abs_4d(3),
      R => \^sr\(0)
    );
\abs_4d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[4]_i_1_n_0\,
      Q => abs_4d(4),
      R => \^sr\(0)
    );
\abs_4d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[5]_i_1_n_0\,
      Q => abs_4d(5),
      R => \^sr\(0)
    );
\abs_4d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[6]_i_1_n_0\,
      Q => abs_4d(6),
      R => \^sr\(0)
    );
\abs_4d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[7]_i_1_n_0\,
      Q => abs_4d(7),
      R => \^sr\(0)
    );
\abs_4d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[8]_i_1_n_0\,
      Q => abs_4d(8),
      R => \^sr\(0)
    );
\abs_4d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_4d[9]_i_1_n_0\,
      Q => abs_4d(9),
      R => \^sr\(0)
    );
\abs_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry_n_15\,
      Q => abs_5(0),
      R => \^sr\(0)
    );
\abs_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry__0_n_13\,
      Q => abs_5(10),
      R => \^sr\(0)
    );
\abs_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry_n_14\,
      Q => abs_5(1),
      R => \^sr\(0)
    );
\abs_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry_n_13\,
      Q => abs_5(2),
      R => \^sr\(0)
    );
\abs_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry_n_12\,
      Q => abs_5(3),
      R => \^sr\(0)
    );
\abs_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry_n_11\,
      Q => abs_5(4),
      R => \^sr\(0)
    );
\abs_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry_n_10\,
      Q => abs_5(5),
      R => \^sr\(0)
    );
\abs_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry_n_9\,
      Q => abs_5(6),
      R => \^sr\(0)
    );
\abs_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry_n_8\,
      Q => abs_5(7),
      R => \^sr\(0)
    );
\abs_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry__0_n_15\,
      Q => abs_5(8),
      R => \^sr\(0)
    );
\abs_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__16/i__carry__0_n_14\,
      Q => abs_5(9),
      R => \^sr\(0)
    );
\abs_5d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_5(10),
      I1 => abs_5(8),
      I2 => abs_5(6),
      I3 => \abs_5d[10]_i_2_n_0\,
      I4 => abs_5(7),
      I5 => abs_5(9),
      O => \abs_5d[10]_i_1_n_0\
    );
\abs_5d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_5(4),
      I1 => abs_5(2),
      I2 => abs_5(1),
      I3 => abs_5(0),
      I4 => abs_5(3),
      I5 => abs_5(5),
      O => \abs_5d[10]_i_2_n_0\
    );
\abs_5d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_5(0),
      I1 => abs_5(10),
      I2 => abs_5(1),
      O => \abs_5d[1]_i_1_n_0\
    );
\abs_5d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_5(0),
      I1 => abs_5(1),
      I2 => abs_5(10),
      I3 => abs_5(2),
      O => \abs_5d[2]_i_1_n_0\
    );
\abs_5d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_5(2),
      I1 => abs_5(1),
      I2 => abs_5(0),
      I3 => abs_5(10),
      I4 => abs_5(3),
      O => \abs_5d[3]_i_1_n_0\
    );
\abs_5d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_5(3),
      I1 => abs_5(0),
      I2 => abs_5(1),
      I3 => abs_5(2),
      I4 => abs_5(10),
      I5 => abs_5(4),
      O => \abs_5d[4]_i_1_n_0\
    );
\abs_5d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_5d[5]_i_2_n_0\,
      I1 => abs_5(10),
      I2 => abs_5(5),
      O => \abs_5d[5]_i_1_n_0\
    );
\abs_5d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_5(3),
      I1 => abs_5(0),
      I2 => abs_5(1),
      I3 => abs_5(2),
      I4 => abs_5(4),
      O => \abs_5d[5]_i_2_n_0\
    );
\abs_5d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_5d[10]_i_2_n_0\,
      I1 => abs_5(10),
      I2 => abs_5(6),
      O => \abs_5d[6]_i_1_n_0\
    );
\abs_5d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_5(6),
      I1 => \abs_5d[10]_i_2_n_0\,
      I2 => abs_5(10),
      I3 => abs_5(7),
      O => \abs_5d[7]_i_1_n_0\
    );
\abs_5d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_5(7),
      I1 => \abs_5d[10]_i_2_n_0\,
      I2 => abs_5(6),
      I3 => abs_5(10),
      I4 => abs_5(8),
      O => \abs_5d[8]_i_1_n_0\
    );
\abs_5d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_5(8),
      I1 => abs_5(6),
      I2 => \abs_5d[10]_i_2_n_0\,
      I3 => abs_5(7),
      I4 => abs_5(10),
      I5 => abs_5(9),
      O => \abs_5d[9]_i_1_n_0\
    );
\abs_5d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_5(0),
      Q => abs_5d(0),
      R => \^sr\(0)
    );
\abs_5d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[10]_i_1_n_0\,
      Q => abs_5d(10),
      R => \^sr\(0)
    );
\abs_5d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[1]_i_1_n_0\,
      Q => abs_5d(1),
      R => \^sr\(0)
    );
\abs_5d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[2]_i_1_n_0\,
      Q => abs_5d(2),
      R => \^sr\(0)
    );
\abs_5d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[3]_i_1_n_0\,
      Q => abs_5d(3),
      R => \^sr\(0)
    );
\abs_5d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[4]_i_1_n_0\,
      Q => abs_5d(4),
      R => \^sr\(0)
    );
\abs_5d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[5]_i_1_n_0\,
      Q => abs_5d(5),
      R => \^sr\(0)
    );
\abs_5d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[6]_i_1_n_0\,
      Q => abs_5d(6),
      R => \^sr\(0)
    );
\abs_5d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[7]_i_1_n_0\,
      Q => abs_5d(7),
      R => \^sr\(0)
    );
\abs_5d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[8]_i_1_n_0\,
      Q => abs_5d(8),
      R => \^sr\(0)
    );
\abs_5d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_5d[9]_i_1_n_0\,
      Q => abs_5d(9),
      R => \^sr\(0)
    );
\abs_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry_n_15\,
      Q => abs_6(0),
      R => \^sr\(0)
    );
\abs_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry__0_n_13\,
      Q => abs_6(10),
      R => \^sr\(0)
    );
\abs_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry_n_14\,
      Q => abs_6(1),
      R => \^sr\(0)
    );
\abs_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry_n_13\,
      Q => abs_6(2),
      R => \^sr\(0)
    );
\abs_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry_n_12\,
      Q => abs_6(3),
      R => \^sr\(0)
    );
\abs_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry_n_11\,
      Q => abs_6(4),
      R => \^sr\(0)
    );
\abs_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry_n_10\,
      Q => abs_6(5),
      R => \^sr\(0)
    );
\abs_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry_n_9\,
      Q => abs_6(6),
      R => \^sr\(0)
    );
\abs_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry_n_8\,
      Q => abs_6(7),
      R => \^sr\(0)
    );
\abs_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry__0_n_15\,
      Q => abs_6(8),
      R => \^sr\(0)
    );
\abs_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__15/i__carry__0_n_14\,
      Q => abs_6(9),
      R => \^sr\(0)
    );
\abs_6d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_6(10),
      I1 => abs_6(8),
      I2 => abs_6(6),
      I3 => \abs_6d[10]_i_2_n_0\,
      I4 => abs_6(7),
      I5 => abs_6(9),
      O => \abs_6d[10]_i_1_n_0\
    );
\abs_6d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_6(4),
      I1 => abs_6(2),
      I2 => abs_6(1),
      I3 => abs_6(0),
      I4 => abs_6(3),
      I5 => abs_6(5),
      O => \abs_6d[10]_i_2_n_0\
    );
\abs_6d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_6(0),
      I1 => abs_6(10),
      I2 => abs_6(1),
      O => \abs_6d[1]_i_1_n_0\
    );
\abs_6d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_6(0),
      I1 => abs_6(1),
      I2 => abs_6(10),
      I3 => abs_6(2),
      O => \abs_6d[2]_i_1_n_0\
    );
\abs_6d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_6(2),
      I1 => abs_6(1),
      I2 => abs_6(0),
      I3 => abs_6(10),
      I4 => abs_6(3),
      O => \abs_6d[3]_i_1_n_0\
    );
\abs_6d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_6(3),
      I1 => abs_6(0),
      I2 => abs_6(1),
      I3 => abs_6(2),
      I4 => abs_6(10),
      I5 => abs_6(4),
      O => \abs_6d[4]_i_1_n_0\
    );
\abs_6d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_6d[5]_i_2_n_0\,
      I1 => abs_6(10),
      I2 => abs_6(5),
      O => \abs_6d[5]_i_1_n_0\
    );
\abs_6d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_6(3),
      I1 => abs_6(0),
      I2 => abs_6(1),
      I3 => abs_6(2),
      I4 => abs_6(4),
      O => \abs_6d[5]_i_2_n_0\
    );
\abs_6d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_6d[10]_i_2_n_0\,
      I1 => abs_6(10),
      I2 => abs_6(6),
      O => \abs_6d[6]_i_1_n_0\
    );
\abs_6d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_6(6),
      I1 => \abs_6d[10]_i_2_n_0\,
      I2 => abs_6(10),
      I3 => abs_6(7),
      O => \abs_6d[7]_i_1_n_0\
    );
\abs_6d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_6(7),
      I1 => \abs_6d[10]_i_2_n_0\,
      I2 => abs_6(6),
      I3 => abs_6(10),
      I4 => abs_6(8),
      O => \abs_6d[8]_i_1_n_0\
    );
\abs_6d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_6(8),
      I1 => abs_6(6),
      I2 => \abs_6d[10]_i_2_n_0\,
      I3 => abs_6(7),
      I4 => abs_6(10),
      I5 => abs_6(9),
      O => \abs_6d[9]_i_1_n_0\
    );
\abs_6d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_6(0),
      Q => abs_6d(0),
      R => \^sr\(0)
    );
\abs_6d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[10]_i_1_n_0\,
      Q => abs_6d(10),
      R => \^sr\(0)
    );
\abs_6d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[1]_i_1_n_0\,
      Q => abs_6d(1),
      R => \^sr\(0)
    );
\abs_6d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[2]_i_1_n_0\,
      Q => abs_6d(2),
      R => \^sr\(0)
    );
\abs_6d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[3]_i_1_n_0\,
      Q => abs_6d(3),
      R => \^sr\(0)
    );
\abs_6d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[4]_i_1_n_0\,
      Q => abs_6d(4),
      R => \^sr\(0)
    );
\abs_6d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[5]_i_1_n_0\,
      Q => abs_6d(5),
      R => \^sr\(0)
    );
\abs_6d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[6]_i_1_n_0\,
      Q => abs_6d(6),
      R => \^sr\(0)
    );
\abs_6d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[7]_i_1_n_0\,
      Q => abs_6d(7),
      R => \^sr\(0)
    );
\abs_6d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[8]_i_1_n_0\,
      Q => abs_6d(8),
      R => \^sr\(0)
    );
\abs_6d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_6d[9]_i_1_n_0\,
      Q => abs_6d(9),
      R => \^sr\(0)
    );
\abs_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry_n_15\,
      Q => abs_7(0),
      R => \^sr\(0)
    );
\abs_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry__0_n_13\,
      Q => abs_7(10),
      R => \^sr\(0)
    );
\abs_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry_n_14\,
      Q => abs_7(1),
      R => \^sr\(0)
    );
\abs_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry_n_13\,
      Q => abs_7(2),
      R => \^sr\(0)
    );
\abs_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry_n_12\,
      Q => abs_7(3),
      R => \^sr\(0)
    );
\abs_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry_n_11\,
      Q => abs_7(4),
      R => \^sr\(0)
    );
\abs_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry_n_10\,
      Q => abs_7(5),
      R => \^sr\(0)
    );
\abs_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry_n_9\,
      Q => abs_7(6),
      R => \^sr\(0)
    );
\abs_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry_n_8\,
      Q => abs_7(7),
      R => \^sr\(0)
    );
\abs_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry__0_n_15\,
      Q => abs_7(8),
      R => \^sr\(0)
    );
\abs_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__14/i__carry__0_n_14\,
      Q => abs_7(9),
      R => \^sr\(0)
    );
\abs_7d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_7(10),
      I1 => abs_7(8),
      I2 => abs_7(6),
      I3 => \abs_7d[10]_i_2_n_0\,
      I4 => abs_7(7),
      I5 => abs_7(9),
      O => \abs_7d[10]_i_1_n_0\
    );
\abs_7d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_7(4),
      I1 => abs_7(2),
      I2 => abs_7(1),
      I3 => abs_7(0),
      I4 => abs_7(3),
      I5 => abs_7(5),
      O => \abs_7d[10]_i_2_n_0\
    );
\abs_7d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_7(0),
      I1 => abs_7(10),
      I2 => abs_7(1),
      O => \abs_7d[1]_i_1_n_0\
    );
\abs_7d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_7(0),
      I1 => abs_7(1),
      I2 => abs_7(10),
      I3 => abs_7(2),
      O => \abs_7d[2]_i_1_n_0\
    );
\abs_7d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_7(2),
      I1 => abs_7(1),
      I2 => abs_7(0),
      I3 => abs_7(10),
      I4 => abs_7(3),
      O => \abs_7d[3]_i_1_n_0\
    );
\abs_7d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_7(3),
      I1 => abs_7(0),
      I2 => abs_7(1),
      I3 => abs_7(2),
      I4 => abs_7(10),
      I5 => abs_7(4),
      O => \abs_7d[4]_i_1_n_0\
    );
\abs_7d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_7d[5]_i_2_n_0\,
      I1 => abs_7(10),
      I2 => abs_7(5),
      O => \abs_7d[5]_i_1_n_0\
    );
\abs_7d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_7(3),
      I1 => abs_7(0),
      I2 => abs_7(1),
      I3 => abs_7(2),
      I4 => abs_7(4),
      O => \abs_7d[5]_i_2_n_0\
    );
\abs_7d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_7d[10]_i_2_n_0\,
      I1 => abs_7(10),
      I2 => abs_7(6),
      O => \abs_7d[6]_i_1_n_0\
    );
\abs_7d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_7(6),
      I1 => \abs_7d[10]_i_2_n_0\,
      I2 => abs_7(10),
      I3 => abs_7(7),
      O => \abs_7d[7]_i_1_n_0\
    );
\abs_7d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_7(7),
      I1 => \abs_7d[10]_i_2_n_0\,
      I2 => abs_7(6),
      I3 => abs_7(10),
      I4 => abs_7(8),
      O => \abs_7d[8]_i_1_n_0\
    );
\abs_7d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_7(8),
      I1 => abs_7(6),
      I2 => \abs_7d[10]_i_2_n_0\,
      I3 => abs_7(7),
      I4 => abs_7(10),
      I5 => abs_7(9),
      O => \abs_7d[9]_i_1_n_0\
    );
\abs_7d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_7(0),
      Q => abs_7d(0),
      R => \^sr\(0)
    );
\abs_7d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[10]_i_1_n_0\,
      Q => abs_7d(10),
      R => \^sr\(0)
    );
\abs_7d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[1]_i_1_n_0\,
      Q => abs_7d(1),
      R => \^sr\(0)
    );
\abs_7d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[2]_i_1_n_0\,
      Q => abs_7d(2),
      R => \^sr\(0)
    );
\abs_7d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[3]_i_1_n_0\,
      Q => abs_7d(3),
      R => \^sr\(0)
    );
\abs_7d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[4]_i_1_n_0\,
      Q => abs_7d(4),
      R => \^sr\(0)
    );
\abs_7d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[5]_i_1_n_0\,
      Q => abs_7d(5),
      R => \^sr\(0)
    );
\abs_7d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[6]_i_1_n_0\,
      Q => abs_7d(6),
      R => \^sr\(0)
    );
\abs_7d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[7]_i_1_n_0\,
      Q => abs_7d(7),
      R => \^sr\(0)
    );
\abs_7d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[8]_i_1_n_0\,
      Q => abs_7d(8),
      R => \^sr\(0)
    );
\abs_7d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_7d[9]_i_1_n_0\,
      Q => abs_7d(9),
      R => \^sr\(0)
    );
\abs_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry_n_15\,
      Q => abs_8(0),
      R => \^sr\(0)
    );
\abs_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry__0_n_13\,
      Q => abs_8(10),
      R => \^sr\(0)
    );
\abs_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry_n_14\,
      Q => abs_8(1),
      R => \^sr\(0)
    );
\abs_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry_n_13\,
      Q => abs_8(2),
      R => \^sr\(0)
    );
\abs_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry_n_12\,
      Q => abs_8(3),
      R => \^sr\(0)
    );
\abs_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry_n_11\,
      Q => abs_8(4),
      R => \^sr\(0)
    );
\abs_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry_n_10\,
      Q => abs_8(5),
      R => \^sr\(0)
    );
\abs_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry_n_9\,
      Q => abs_8(6),
      R => \^sr\(0)
    );
\abs_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry_n_8\,
      Q => abs_8(7),
      R => \^sr\(0)
    );
\abs_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry__0_n_15\,
      Q => abs_8(8),
      R => \^sr\(0)
    );
\abs_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__13/i__carry__0_n_14\,
      Q => abs_8(9),
      R => \^sr\(0)
    );
\abs_8d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_8(10),
      I1 => abs_8(8),
      I2 => abs_8(6),
      I3 => \abs_8d[10]_i_2_n_0\,
      I4 => abs_8(7),
      I5 => abs_8(9),
      O => \abs_8d[10]_i_1_n_0\
    );
\abs_8d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_8(4),
      I1 => abs_8(2),
      I2 => abs_8(1),
      I3 => abs_8(0),
      I4 => abs_8(3),
      I5 => abs_8(5),
      O => \abs_8d[10]_i_2_n_0\
    );
\abs_8d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_8(0),
      I1 => abs_8(10),
      I2 => abs_8(1),
      O => \abs_8d[1]_i_1_n_0\
    );
\abs_8d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_8(0),
      I1 => abs_8(1),
      I2 => abs_8(10),
      I3 => abs_8(2),
      O => \abs_8d[2]_i_1_n_0\
    );
\abs_8d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_8(2),
      I1 => abs_8(1),
      I2 => abs_8(0),
      I3 => abs_8(10),
      I4 => abs_8(3),
      O => \abs_8d[3]_i_1_n_0\
    );
\abs_8d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_8(3),
      I1 => abs_8(0),
      I2 => abs_8(1),
      I3 => abs_8(2),
      I4 => abs_8(10),
      I5 => abs_8(4),
      O => \abs_8d[4]_i_1_n_0\
    );
\abs_8d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_8d[5]_i_2_n_0\,
      I1 => abs_8(10),
      I2 => abs_8(5),
      O => \abs_8d[5]_i_1_n_0\
    );
\abs_8d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_8(3),
      I1 => abs_8(0),
      I2 => abs_8(1),
      I3 => abs_8(2),
      I4 => abs_8(4),
      O => \abs_8d[5]_i_2_n_0\
    );
\abs_8d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_8d[10]_i_2_n_0\,
      I1 => abs_8(10),
      I2 => abs_8(6),
      O => \abs_8d[6]_i_1_n_0\
    );
\abs_8d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_8(6),
      I1 => \abs_8d[10]_i_2_n_0\,
      I2 => abs_8(10),
      I3 => abs_8(7),
      O => \abs_8d[7]_i_1_n_0\
    );
\abs_8d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_8(7),
      I1 => \abs_8d[10]_i_2_n_0\,
      I2 => abs_8(6),
      I3 => abs_8(10),
      I4 => abs_8(8),
      O => \abs_8d[8]_i_1_n_0\
    );
\abs_8d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_8(8),
      I1 => abs_8(6),
      I2 => \abs_8d[10]_i_2_n_0\,
      I3 => abs_8(7),
      I4 => abs_8(10),
      I5 => abs_8(9),
      O => \abs_8d[9]_i_1_n_0\
    );
\abs_8d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_8(0),
      Q => abs_8d(0),
      R => \^sr\(0)
    );
\abs_8d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[10]_i_1_n_0\,
      Q => abs_8d(10),
      R => \^sr\(0)
    );
\abs_8d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[1]_i_1_n_0\,
      Q => abs_8d(1),
      R => \^sr\(0)
    );
\abs_8d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[2]_i_1_n_0\,
      Q => abs_8d(2),
      R => \^sr\(0)
    );
\abs_8d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[3]_i_1_n_0\,
      Q => abs_8d(3),
      R => \^sr\(0)
    );
\abs_8d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[4]_i_1_n_0\,
      Q => abs_8d(4),
      R => \^sr\(0)
    );
\abs_8d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[5]_i_1_n_0\,
      Q => abs_8d(5),
      R => \^sr\(0)
    );
\abs_8d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[6]_i_1_n_0\,
      Q => abs_8d(6),
      R => \^sr\(0)
    );
\abs_8d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[7]_i_1_n_0\,
      Q => abs_8d(7),
      R => \^sr\(0)
    );
\abs_8d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[8]_i_1_n_0\,
      Q => abs_8d(8),
      R => \^sr\(0)
    );
\abs_8d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_8d[9]_i_1_n_0\,
      Q => abs_8d(9),
      R => \^sr\(0)
    );
\abs_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry_n_15\,
      Q => abs_9(0),
      R => \^sr\(0)
    );
\abs_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry__0_n_13\,
      Q => abs_9(10),
      R => \^sr\(0)
    );
\abs_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry_n_14\,
      Q => abs_9(1),
      R => \^sr\(0)
    );
\abs_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry_n_13\,
      Q => abs_9(2),
      R => \^sr\(0)
    );
\abs_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry_n_12\,
      Q => abs_9(3),
      R => \^sr\(0)
    );
\abs_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry_n_11\,
      Q => abs_9(4),
      R => \^sr\(0)
    );
\abs_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry_n_10\,
      Q => abs_9(5),
      R => \^sr\(0)
    );
\abs_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry_n_9\,
      Q => abs_9(6),
      R => \^sr\(0)
    );
\abs_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry_n_8\,
      Q => abs_9(7),
      R => \^sr\(0)
    );
\abs_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry__0_n_15\,
      Q => abs_9(8),
      R => \^sr\(0)
    );
\abs_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__24/i__carry__0_n_14\,
      Q => abs_9(9),
      R => \^sr\(0)
    );
\abs_9d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => abs_9(10),
      I1 => abs_9(8),
      I2 => abs_9(6),
      I3 => \abs_9d[10]_i_2_n_0\,
      I4 => abs_9(7),
      I5 => abs_9(9),
      O => \abs_9d[10]_i_1_n_0\
    );
\abs_9d[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => abs_9(4),
      I1 => abs_9(2),
      I2 => abs_9(1),
      I3 => abs_9(0),
      I4 => abs_9(3),
      I5 => abs_9(5),
      O => \abs_9d[10]_i_2_n_0\
    );
\abs_9d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => abs_9(0),
      I1 => abs_9(10),
      I2 => abs_9(1),
      O => \abs_9d[1]_i_1_n_0\
    );
\abs_9d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => abs_9(0),
      I1 => abs_9(1),
      I2 => abs_9(10),
      I3 => abs_9(2),
      O => \abs_9d[2]_i_1_n_0\
    );
\abs_9d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => abs_9(2),
      I1 => abs_9(1),
      I2 => abs_9(0),
      I3 => abs_9(10),
      I4 => abs_9(3),
      O => \abs_9d[3]_i_1_n_0\
    );
\abs_9d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => abs_9(3),
      I1 => abs_9(0),
      I2 => abs_9(1),
      I3 => abs_9(2),
      I4 => abs_9(10),
      I5 => abs_9(4),
      O => \abs_9d[4]_i_1_n_0\
    );
\abs_9d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_9d[5]_i_2_n_0\,
      I1 => abs_9(10),
      I2 => abs_9(5),
      O => \abs_9d[5]_i_1_n_0\
    );
\abs_9d[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => abs_9(3),
      I1 => abs_9(0),
      I2 => abs_9(1),
      I3 => abs_9(2),
      I4 => abs_9(4),
      O => \abs_9d[5]_i_2_n_0\
    );
\abs_9d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \abs_9d[10]_i_2_n_0\,
      I1 => abs_9(10),
      I2 => abs_9(6),
      O => \abs_9d[6]_i_1_n_0\
    );
\abs_9d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => abs_9(6),
      I1 => \abs_9d[10]_i_2_n_0\,
      I2 => abs_9(10),
      I3 => abs_9(7),
      O => \abs_9d[7]_i_1_n_0\
    );
\abs_9d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => abs_9(7),
      I1 => \abs_9d[10]_i_2_n_0\,
      I2 => abs_9(6),
      I3 => abs_9(10),
      I4 => abs_9(8),
      O => \abs_9d[8]_i_1_n_0\
    );
\abs_9d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => abs_9(8),
      I1 => abs_9(6),
      I2 => \abs_9d[10]_i_2_n_0\,
      I3 => abs_9(7),
      I4 => abs_9(10),
      I5 => abs_9(9),
      O => \abs_9d[9]_i_1_n_0\
    );
\abs_9d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => abs_9(0),
      Q => abs_9d(0),
      R => \^sr\(0)
    );
\abs_9d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[10]_i_1_n_0\,
      Q => abs_9d(10),
      R => \^sr\(0)
    );
\abs_9d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[1]_i_1_n_0\,
      Q => abs_9d(1),
      R => \^sr\(0)
    );
\abs_9d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[2]_i_1_n_0\,
      Q => abs_9d(2),
      R => \^sr\(0)
    );
\abs_9d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[3]_i_1_n_0\,
      Q => abs_9d(3),
      R => \^sr\(0)
    );
\abs_9d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[4]_i_1_n_0\,
      Q => abs_9d(4),
      R => \^sr\(0)
    );
\abs_9d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[5]_i_1_n_0\,
      Q => abs_9d(5),
      R => \^sr\(0)
    );
\abs_9d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[6]_i_1_n_0\,
      Q => abs_9d(6),
      R => \^sr\(0)
    );
\abs_9d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[7]_i_1_n_0\,
      Q => abs_9d(7),
      R => \^sr\(0)
    );
\abs_9d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[8]_i_1_n_0\,
      Q => abs_9d(8),
      R => \^sr\(0)
    );
\abs_9d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \abs_9d[9]_i_1_n_0\,
      Q => abs_9d(9),
      R => \^sr\(0)
    );
\ave_1[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s0103(10),
      O => \ave_1[11]_i_2_n_0\
    );
\ave_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(10),
      I1 => s0507(10),
      O => \ave_1[11]_i_3_n_0\
    );
\ave_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(9),
      I1 => s0507(9),
      O => \ave_1[11]_i_4_n_0\
    );
\ave_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(8),
      I1 => s0507(8),
      O => \ave_1[11]_i_5_n_0\
    );
\ave_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(7),
      I1 => s0507(7),
      O => \ave_1[7]_i_2_n_0\
    );
\ave_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(6),
      I1 => s0507(6),
      O => \ave_1[7]_i_3_n_0\
    );
\ave_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(5),
      I1 => s0507(5),
      O => \ave_1[7]_i_4_n_0\
    );
\ave_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(4),
      I1 => s0507(4),
      O => \ave_1[7]_i_5_n_0\
    );
\ave_1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(3),
      I1 => s0507(3),
      O => \ave_1[7]_i_6_n_0\
    );
\ave_1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(2),
      I1 => s0507(2),
      O => \ave_1[7]_i_7_n_0\
    );
\ave_1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(1),
      I1 => s0507(1),
      O => \ave_1[7]_i_8_n_0\
    );
\ave_1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0103(0),
      I1 => s0507(0),
      O => \ave_1[7]_i_9_n_0\
    );
\ave_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[7]_i_1_n_15\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\ave_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[11]_i_1_n_13\,
      Q => \^q\(10),
      R => \^sr\(0)
    );
\ave_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[11]_i_1_n_12\,
      Q => \^q\(11),
      R => \^sr\(0)
    );
\ave_1_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_1_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_1_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_1_reg[11]_i_1_n_5\,
      CO(1) => \ave_1_reg[11]_i_1_n_6\,
      CO(0) => \ave_1_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_1[11]_i_2_n_0\,
      DI(1 downto 0) => s0103(9 downto 8),
      O(7 downto 4) => \NLW_ave_1_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \ave_1_reg[11]_i_1_n_12\,
      O(2) => \ave_1_reg[11]_i_1_n_13\,
      O(1) => \ave_1_reg[11]_i_1_n_14\,
      O(0) => \ave_1_reg[11]_i_1_n_15\,
      S(7 downto 3) => B"00001",
      S(2) => \ave_1[11]_i_3_n_0\,
      S(1) => \ave_1[11]_i_4_n_0\,
      S(0) => \ave_1[11]_i_5_n_0\
    );
\ave_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[7]_i_1_n_14\,
      Q => \^q\(1),
      R => \^sr\(0)
    );
\ave_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[7]_i_1_n_13\,
      Q => \^q\(2),
      R => \^sr\(0)
    );
\ave_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[7]_i_1_n_12\,
      Q => \^q\(3),
      R => \^sr\(0)
    );
\ave_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[7]_i_1_n_11\,
      Q => \^q\(4),
      R => \^sr\(0)
    );
\ave_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[7]_i_1_n_10\,
      Q => \^q\(5),
      R => \^sr\(0)
    );
\ave_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[7]_i_1_n_9\,
      Q => \^q\(6),
      R => \^sr\(0)
    );
\ave_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[7]_i_1_n_8\,
      Q => \^q\(7),
      R => \^sr\(0)
    );
\ave_1_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_1_reg[7]_i_1_n_0\,
      CO(6) => \ave_1_reg[7]_i_1_n_1\,
      CO(5) => \ave_1_reg[7]_i_1_n_2\,
      CO(4) => \ave_1_reg[7]_i_1_n_3\,
      CO(3) => \NLW_ave_1_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ave_1_reg[7]_i_1_n_5\,
      CO(1) => \ave_1_reg[7]_i_1_n_6\,
      CO(0) => \ave_1_reg[7]_i_1_n_7\,
      DI(7 downto 0) => s0103(7 downto 0),
      O(7) => \ave_1_reg[7]_i_1_n_8\,
      O(6) => \ave_1_reg[7]_i_1_n_9\,
      O(5) => \ave_1_reg[7]_i_1_n_10\,
      O(4) => \ave_1_reg[7]_i_1_n_11\,
      O(3) => \ave_1_reg[7]_i_1_n_12\,
      O(2) => \ave_1_reg[7]_i_1_n_13\,
      O(1) => \ave_1_reg[7]_i_1_n_14\,
      O(0) => \ave_1_reg[7]_i_1_n_15\,
      S(7) => \ave_1[7]_i_2_n_0\,
      S(6) => \ave_1[7]_i_3_n_0\,
      S(5) => \ave_1[7]_i_4_n_0\,
      S(4) => \ave_1[7]_i_5_n_0\,
      S(3) => \ave_1[7]_i_6_n_0\,
      S(2) => \ave_1[7]_i_7_n_0\,
      S(1) => \ave_1[7]_i_8_n_0\,
      S(0) => \ave_1[7]_i_9_n_0\
    );
\ave_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[11]_i_1_n_15\,
      Q => \^q\(8),
      R => \^sr\(0)
    );
\ave_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_1_reg[11]_i_1_n_14\,
      Q => \^q\(9),
      R => \^sr\(0)
    );
\ave_2[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s0204(10),
      O => \ave_2[11]_i_2_n_0\
    );
\ave_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(10),
      I1 => s1012(10),
      O => \ave_2[11]_i_3_n_0\
    );
\ave_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(9),
      I1 => s1012(9),
      O => \ave_2[11]_i_4_n_0\
    );
\ave_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(8),
      I1 => s1012(8),
      O => \ave_2[11]_i_5_n_0\
    );
\ave_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(7),
      I1 => s1012(7),
      O => \ave_2[7]_i_2_n_0\
    );
\ave_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(6),
      I1 => s1012(6),
      O => \ave_2[7]_i_3_n_0\
    );
\ave_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(5),
      I1 => s1012(5),
      O => \ave_2[7]_i_4_n_0\
    );
\ave_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(4),
      I1 => s1012(4),
      O => \ave_2[7]_i_5_n_0\
    );
\ave_2[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(3),
      I1 => s1012(3),
      O => \ave_2[7]_i_6_n_0\
    );
\ave_2[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(2),
      I1 => s1012(2),
      O => \ave_2[7]_i_7_n_0\
    );
\ave_2[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(1),
      I1 => s1012(1),
      O => \ave_2[7]_i_8_n_0\
    );
\ave_2[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0204(0),
      I1 => s1012(0),
      O => \ave_2[7]_i_9_n_0\
    );
\ave_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[7]_i_1_n_15\,
      Q => \^abs_5_reg[10]_0\(0),
      R => \^sr\(0)
    );
\ave_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[11]_i_1_n_13\,
      Q => \^abs_5_reg[10]_0\(10),
      R => \^sr\(0)
    );
\ave_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[11]_i_1_n_12\,
      Q => \^abs_5_reg[10]_0\(11),
      R => \^sr\(0)
    );
\ave_2_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_2_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_2_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_2_reg[11]_i_1_n_5\,
      CO(1) => \ave_2_reg[11]_i_1_n_6\,
      CO(0) => \ave_2_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_2[11]_i_2_n_0\,
      DI(1 downto 0) => s0204(9 downto 8),
      O(7 downto 4) => \NLW_ave_2_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \ave_2_reg[11]_i_1_n_12\,
      O(2) => \ave_2_reg[11]_i_1_n_13\,
      O(1) => \ave_2_reg[11]_i_1_n_14\,
      O(0) => \ave_2_reg[11]_i_1_n_15\,
      S(7 downto 3) => B"00001",
      S(2) => \ave_2[11]_i_3_n_0\,
      S(1) => \ave_2[11]_i_4_n_0\,
      S(0) => \ave_2[11]_i_5_n_0\
    );
\ave_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[7]_i_1_n_14\,
      Q => \^abs_5_reg[10]_0\(1),
      R => \^sr\(0)
    );
\ave_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[7]_i_1_n_13\,
      Q => \^abs_5_reg[10]_0\(2),
      R => \^sr\(0)
    );
\ave_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[7]_i_1_n_12\,
      Q => \^abs_5_reg[10]_0\(3),
      R => \^sr\(0)
    );
\ave_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[7]_i_1_n_11\,
      Q => \^abs_5_reg[10]_0\(4),
      R => \^sr\(0)
    );
\ave_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[7]_i_1_n_10\,
      Q => \^abs_5_reg[10]_0\(5),
      R => \^sr\(0)
    );
\ave_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[7]_i_1_n_9\,
      Q => \^abs_5_reg[10]_0\(6),
      R => \^sr\(0)
    );
\ave_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[7]_i_1_n_8\,
      Q => \^abs_5_reg[10]_0\(7),
      R => \^sr\(0)
    );
\ave_2_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_2_reg[7]_i_1_n_0\,
      CO(6) => \ave_2_reg[7]_i_1_n_1\,
      CO(5) => \ave_2_reg[7]_i_1_n_2\,
      CO(4) => \ave_2_reg[7]_i_1_n_3\,
      CO(3) => \NLW_ave_2_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ave_2_reg[7]_i_1_n_5\,
      CO(1) => \ave_2_reg[7]_i_1_n_6\,
      CO(0) => \ave_2_reg[7]_i_1_n_7\,
      DI(7 downto 0) => s0204(7 downto 0),
      O(7) => \ave_2_reg[7]_i_1_n_8\,
      O(6) => \ave_2_reg[7]_i_1_n_9\,
      O(5) => \ave_2_reg[7]_i_1_n_10\,
      O(4) => \ave_2_reg[7]_i_1_n_11\,
      O(3) => \ave_2_reg[7]_i_1_n_12\,
      O(2) => \ave_2_reg[7]_i_1_n_13\,
      O(1) => \ave_2_reg[7]_i_1_n_14\,
      O(0) => \ave_2_reg[7]_i_1_n_15\,
      S(7) => \ave_2[7]_i_2_n_0\,
      S(6) => \ave_2[7]_i_3_n_0\,
      S(5) => \ave_2[7]_i_4_n_0\,
      S(4) => \ave_2[7]_i_5_n_0\,
      S(3) => \ave_2[7]_i_6_n_0\,
      S(2) => \ave_2[7]_i_7_n_0\,
      S(1) => \ave_2[7]_i_8_n_0\,
      S(0) => \ave_2[7]_i_9_n_0\
    );
\ave_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[11]_i_1_n_15\,
      Q => \^abs_5_reg[10]_0\(8),
      R => \^sr\(0)
    );
\ave_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_2_reg[11]_i_1_n_14\,
      Q => \^abs_5_reg[10]_0\(9),
      R => \^sr\(0)
    );
\ave_3[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s0406(10),
      O => \ave_3[11]_i_2_n_0\
    );
\ave_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(10),
      I1 => s0810(10),
      O => \ave_3[11]_i_3_n_0\
    );
\ave_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(9),
      I1 => s0810(9),
      O => \ave_3[11]_i_4_n_0\
    );
\ave_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(8),
      I1 => s0810(8),
      O => \ave_3[11]_i_5_n_0\
    );
\ave_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(7),
      I1 => s0810(7),
      O => \ave_3[7]_i_2_n_0\
    );
\ave_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(6),
      I1 => s0810(6),
      O => \ave_3[7]_i_3_n_0\
    );
\ave_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(5),
      I1 => s0810(5),
      O => \ave_3[7]_i_4_n_0\
    );
\ave_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(4),
      I1 => s0810(4),
      O => \ave_3[7]_i_5_n_0\
    );
\ave_3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(3),
      I1 => s0810(3),
      O => \ave_3[7]_i_6_n_0\
    );
\ave_3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(2),
      I1 => s0810(2),
      O => \ave_3[7]_i_7_n_0\
    );
\ave_3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(1),
      I1 => s0810(1),
      O => \ave_3[7]_i_8_n_0\
    );
\ave_3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0406(0),
      I1 => s0810(0),
      O => \ave_3[7]_i_9_n_0\
    );
\ave_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[7]_i_1_n_15\,
      Q => \^abs_9_reg[10]_0\(0),
      R => \^sr\(0)
    );
\ave_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[11]_i_1_n_13\,
      Q => \^abs_9_reg[10]_0\(10),
      R => \^sr\(0)
    );
\ave_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[11]_i_1_n_12\,
      Q => \^abs_9_reg[10]_0\(11),
      R => \^sr\(0)
    );
\ave_3_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_3_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_3_reg[11]_i_1_n_5\,
      CO(1) => \ave_3_reg[11]_i_1_n_6\,
      CO(0) => \ave_3_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_3[11]_i_2_n_0\,
      DI(1 downto 0) => s0406(9 downto 8),
      O(7 downto 4) => \NLW_ave_3_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \ave_3_reg[11]_i_1_n_12\,
      O(2) => \ave_3_reg[11]_i_1_n_13\,
      O(1) => \ave_3_reg[11]_i_1_n_14\,
      O(0) => \ave_3_reg[11]_i_1_n_15\,
      S(7 downto 3) => B"00001",
      S(2) => \ave_3[11]_i_3_n_0\,
      S(1) => \ave_3[11]_i_4_n_0\,
      S(0) => \ave_3[11]_i_5_n_0\
    );
\ave_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[7]_i_1_n_14\,
      Q => \^abs_9_reg[10]_0\(1),
      R => \^sr\(0)
    );
\ave_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[7]_i_1_n_13\,
      Q => \^abs_9_reg[10]_0\(2),
      R => \^sr\(0)
    );
\ave_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[7]_i_1_n_12\,
      Q => \^abs_9_reg[10]_0\(3),
      R => \^sr\(0)
    );
\ave_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[7]_i_1_n_11\,
      Q => \^abs_9_reg[10]_0\(4),
      R => \^sr\(0)
    );
\ave_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[7]_i_1_n_10\,
      Q => \^abs_9_reg[10]_0\(5),
      R => \^sr\(0)
    );
\ave_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[7]_i_1_n_9\,
      Q => \^abs_9_reg[10]_0\(6),
      R => \^sr\(0)
    );
\ave_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[7]_i_1_n_8\,
      Q => \^abs_9_reg[10]_0\(7),
      R => \^sr\(0)
    );
\ave_3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_reg[7]_i_1_n_0\,
      CO(6) => \ave_3_reg[7]_i_1_n_1\,
      CO(5) => \ave_3_reg[7]_i_1_n_2\,
      CO(4) => \ave_3_reg[7]_i_1_n_3\,
      CO(3) => \NLW_ave_3_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ave_3_reg[7]_i_1_n_5\,
      CO(1) => \ave_3_reg[7]_i_1_n_6\,
      CO(0) => \ave_3_reg[7]_i_1_n_7\,
      DI(7 downto 0) => s0406(7 downto 0),
      O(7) => \ave_3_reg[7]_i_1_n_8\,
      O(6) => \ave_3_reg[7]_i_1_n_9\,
      O(5) => \ave_3_reg[7]_i_1_n_10\,
      O(4) => \ave_3_reg[7]_i_1_n_11\,
      O(3) => \ave_3_reg[7]_i_1_n_12\,
      O(2) => \ave_3_reg[7]_i_1_n_13\,
      O(1) => \ave_3_reg[7]_i_1_n_14\,
      O(0) => \ave_3_reg[7]_i_1_n_15\,
      S(7) => \ave_3[7]_i_2_n_0\,
      S(6) => \ave_3[7]_i_3_n_0\,
      S(5) => \ave_3[7]_i_4_n_0\,
      S(4) => \ave_3[7]_i_5_n_0\,
      S(3) => \ave_3[7]_i_6_n_0\,
      S(2) => \ave_3[7]_i_7_n_0\,
      S(1) => \ave_3[7]_i_8_n_0\,
      S(0) => \ave_3[7]_i_9_n_0\
    );
\ave_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[11]_i_1_n_15\,
      Q => \^abs_9_reg[10]_0\(8),
      R => \^sr\(0)
    );
\ave_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_3_reg[11]_i_1_n_14\,
      Q => \^abs_9_reg[10]_0\(9),
      R => \^sr\(0)
    );
\ave_4[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s0107(10),
      O => \ave_4[11]_i_2_n_0\
    );
\ave_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(10),
      I1 => s0911(10),
      O => \ave_4[11]_i_3_n_0\
    );
\ave_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(9),
      I1 => s0911(9),
      O => \ave_4[11]_i_4_n_0\
    );
\ave_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(8),
      I1 => s0911(8),
      O => \ave_4[11]_i_5_n_0\
    );
\ave_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(7),
      I1 => s0911(7),
      O => \ave_4[7]_i_2_n_0\
    );
\ave_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(6),
      I1 => s0911(6),
      O => \ave_4[7]_i_3_n_0\
    );
\ave_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(5),
      I1 => s0911(5),
      O => \ave_4[7]_i_4_n_0\
    );
\ave_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(4),
      I1 => s0911(4),
      O => \ave_4[7]_i_5_n_0\
    );
\ave_4[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(3),
      I1 => s0911(3),
      O => \ave_4[7]_i_6_n_0\
    );
\ave_4[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(2),
      I1 => s0911(2),
      O => \ave_4[7]_i_7_n_0\
    );
\ave_4[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(1),
      I1 => s0911(1),
      O => \ave_4[7]_i_8_n_0\
    );
\ave_4[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s0107(0),
      I1 => s0911(0),
      O => \ave_4[7]_i_9_n_0\
    );
\ave_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[7]_i_1_n_15\,
      Q => \^abs_13_reg[10]_0\(0),
      R => \^sr\(0)
    );
\ave_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[11]_i_1_n_13\,
      Q => \^abs_13_reg[10]_0\(10),
      R => \^sr\(0)
    );
\ave_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[11]_i_1_n_12\,
      Q => \^abs_13_reg[10]_0\(11),
      R => \^sr\(0)
    );
\ave_4_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_4_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_4_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_4_reg[11]_i_1_n_5\,
      CO(1) => \ave_4_reg[11]_i_1_n_6\,
      CO(0) => \ave_4_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_4[11]_i_2_n_0\,
      DI(1 downto 0) => s0107(9 downto 8),
      O(7 downto 4) => \NLW_ave_4_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \ave_4_reg[11]_i_1_n_12\,
      O(2) => \ave_4_reg[11]_i_1_n_13\,
      O(1) => \ave_4_reg[11]_i_1_n_14\,
      O(0) => \ave_4_reg[11]_i_1_n_15\,
      S(7 downto 3) => B"00001",
      S(2) => \ave_4[11]_i_3_n_0\,
      S(1) => \ave_4[11]_i_4_n_0\,
      S(0) => \ave_4[11]_i_5_n_0\
    );
\ave_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[7]_i_1_n_14\,
      Q => \^abs_13_reg[10]_0\(1),
      R => \^sr\(0)
    );
\ave_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[7]_i_1_n_13\,
      Q => \^abs_13_reg[10]_0\(2),
      R => \^sr\(0)
    );
\ave_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[7]_i_1_n_12\,
      Q => \^abs_13_reg[10]_0\(3),
      R => \^sr\(0)
    );
\ave_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[7]_i_1_n_11\,
      Q => \^abs_13_reg[10]_0\(4),
      R => \^sr\(0)
    );
\ave_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[7]_i_1_n_10\,
      Q => \^abs_13_reg[10]_0\(5),
      R => \^sr\(0)
    );
\ave_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[7]_i_1_n_9\,
      Q => \^abs_13_reg[10]_0\(6),
      R => \^sr\(0)
    );
\ave_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[7]_i_1_n_8\,
      Q => \^abs_13_reg[10]_0\(7),
      R => \^sr\(0)
    );
\ave_4_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_4_reg[7]_i_1_n_0\,
      CO(6) => \ave_4_reg[7]_i_1_n_1\,
      CO(5) => \ave_4_reg[7]_i_1_n_2\,
      CO(4) => \ave_4_reg[7]_i_1_n_3\,
      CO(3) => \NLW_ave_4_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ave_4_reg[7]_i_1_n_5\,
      CO(1) => \ave_4_reg[7]_i_1_n_6\,
      CO(0) => \ave_4_reg[7]_i_1_n_7\,
      DI(7 downto 0) => s0107(7 downto 0),
      O(7) => \ave_4_reg[7]_i_1_n_8\,
      O(6) => \ave_4_reg[7]_i_1_n_9\,
      O(5) => \ave_4_reg[7]_i_1_n_10\,
      O(4) => \ave_4_reg[7]_i_1_n_11\,
      O(3) => \ave_4_reg[7]_i_1_n_12\,
      O(2) => \ave_4_reg[7]_i_1_n_13\,
      O(1) => \ave_4_reg[7]_i_1_n_14\,
      O(0) => \ave_4_reg[7]_i_1_n_15\,
      S(7) => \ave_4[7]_i_2_n_0\,
      S(6) => \ave_4[7]_i_3_n_0\,
      S(5) => \ave_4[7]_i_4_n_0\,
      S(4) => \ave_4[7]_i_5_n_0\,
      S(3) => \ave_4[7]_i_6_n_0\,
      S(2) => \ave_4[7]_i_7_n_0\,
      S(1) => \ave_4[7]_i_8_n_0\,
      S(0) => \ave_4[7]_i_9_n_0\
    );
\ave_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[11]_i_1_n_15\,
      Q => \^abs_13_reg[10]_0\(8),
      R => \^sr\(0)
    );
\ave_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ave_4_reg[11]_i_1_n_14\,
      Q => \^abs_13_reg[10]_0\(9),
      R => \^sr\(0)
    );
\d0313_reg[0]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry_n_15\,
      Q => \^d0313\(0),
      R => \^sr\(0)
    );
\d0313_reg[1]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry_n_14\,
      Q => \^d0313\(1),
      R => \^sr\(0)
    );
\d0313_reg[2]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry_n_13\,
      Q => \^d0313\(2),
      R => \^sr\(0)
    );
\d0313_reg[3]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry_n_12\,
      Q => \^d0313\(3),
      R => \^sr\(0)
    );
\d0313_reg[4]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry_n_11\,
      Q => \^d0313\(4),
      R => \^sr\(0)
    );
\d0313_reg[5]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry_n_10\,
      Q => \^d0313\(5),
      R => \^sr\(0)
    );
\d0313_reg[6]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry_n_9\,
      Q => \^d0313\(6),
      R => \^sr\(0)
    );
\d0313_reg[7]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry_n_8\,
      Q => \^d0313\(7),
      R => \^sr\(0)
    );
\d0313_reg[8]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__18/i__carry__0_n_15\,
      Q => \^d0313\(8),
      R => \^sr\(0)
    );
\d1113_reg[0]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry_n_15\,
      Q => \^d1113\(0),
      R => \^sr\(0)
    );
\d1113_reg[1]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry_n_14\,
      Q => \^d1113\(1),
      R => \^sr\(0)
    );
\d1113_reg[2]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry_n_13\,
      Q => \^d1113\(2),
      R => \^sr\(0)
    );
\d1113_reg[3]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry_n_12\,
      Q => \^d1113\(3),
      R => \^sr\(0)
    );
\d1113_reg[4]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry_n_11\,
      Q => \^d1113\(4),
      R => \^sr\(0)
    );
\d1113_reg[5]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry_n_10\,
      Q => \^d1113\(5),
      R => \^sr\(0)
    );
\d1113_reg[6]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry_n_9\,
      Q => \^d1113\(6),
      R => \^sr\(0)
    );
\d1113_reg[7]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry_n_8\,
      Q => \^d1113\(7),
      R => \^sr\(0)
    );
\d1113_reg[8]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__8/i__carry__0_n_15\,
      Q => \^d1113\(8),
      R => \^sr\(0)
    );
\d1315_reg[0]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry_n_15\,
      Q => \^d1315\(0),
      R => \^sr\(0)
    );
\d1315_reg[1]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry_n_14\,
      Q => \^d1315\(1),
      R => \^sr\(0)
    );
\d1315_reg[2]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry_n_13\,
      Q => \^d1315\(2),
      R => \^sr\(0)
    );
\d1315_reg[3]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry_n_12\,
      Q => \^d1315\(3),
      R => \^sr\(0)
    );
\d1315_reg[4]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry_n_11\,
      Q => \^d1315\(4),
      R => \^sr\(0)
    );
\d1315_reg[5]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry_n_10\,
      Q => \^d1315\(5),
      R => \^sr\(0)
    );
\d1315_reg[6]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry_n_9\,
      Q => \^d1315\(6),
      R => \^sr\(0)
    );
\d1315_reg[7]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry_n_8\,
      Q => \^d1315\(7),
      R => \^sr\(0)
    );
\d1315_reg[8]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__7/i__carry__0_n_15\,
      Q => \^d1315\(8),
      R => \^sr\(0)
    );
\d1323_reg[0]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry_n_15\,
      Q => \^d1323\(0),
      R => \^sr\(0)
    );
\d1323_reg[1]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry_n_14\,
      Q => \^d1323\(1),
      R => \^sr\(0)
    );
\d1323_reg[2]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry_n_13\,
      Q => \^d1323\(2),
      R => \^sr\(0)
    );
\d1323_reg[3]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry_n_12\,
      Q => \^d1323\(3),
      R => \^sr\(0)
    );
\d1323_reg[4]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry_n_11\,
      Q => \^d1323\(4),
      R => \^sr\(0)
    );
\d1323_reg[5]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry_n_10\,
      Q => \^d1323\(5),
      R => \^sr\(0)
    );
\d1323_reg[6]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry_n_9\,
      Q => \^d1323\(6),
      R => \^sr\(0)
    );
\d1323_reg[7]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry_n_8\,
      Q => \^d1323\(7),
      R => \^sr\(0)
    );
\d1323_reg[8]_RnM\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__17/i__carry__0_n_15\,
      Q => \^d1323\(8),
      R => \^sr\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K5(9),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K1(9),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K1(9),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K8(9),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K10(9),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K2(9),
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K4(9),
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(9),
      I1 => K7(9),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(9),
      I1 => K10(9),
      O => \i__carry__0_i_2__12_n_0\
    );
\i__carry__0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(9),
      I1 => K12(9),
      O => \i__carry__0_i_2__13_n_0\
    );
\i__carry__0_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(9),
      I1 => K6(9),
      O => \i__carry__0_i_2__14_n_0\
    );
\i__carry__0_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(9),
      I1 => K4(9),
      O => \i__carry__0_i_2__15_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(9),
      I1 => K7(9),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(9),
      I1 => K3(9),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(8),
      I1 => K7(8),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(8),
      I1 => K3(8),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(8),
      I1 => K7(8),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(8),
      I1 => K12(8),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(8),
      I1 => K10(8),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(8),
      I1 => K4(8),
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(8),
      I1 => K6(8),
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D0305(0),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(7),
      I1 => K7(7),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(7),
      I1 => K3(7),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D0111(0),
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(7),
      I1 => K4(7),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(7),
      I1 => K6(7),
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D1525(0),
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D0515(0),
      O => \i__carry_i_1__14_n_0\
    );
\i__carry_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D2123(0),
      O => \i__carry_i_1__15_n_0\
    );
\i__carry_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D2325(0),
      O => \i__carry_i_1__16_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(7),
      I1 => K7(7),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D0103(0),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D1113(0),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D1121(0),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D1323(0),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(7),
      I1 => K12(7),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(7),
      I1 => K10(7),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D0313(0),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(6),
      I1 => K7(6),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(6),
      I1 => K3(6),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(6),
      I1 => K7(6),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(6),
      I1 => K12(6),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P4d(7),
      I1 => D0305(8),
      O => \i__carry_i_2__25_n_0\
    );
\i__carry_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P2d(7),
      I1 => D0103(8),
      O => \i__carry_i_2__26_n_0\
    );
\i__carry_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P12d(7),
      I1 => D1113(8),
      O => \i__carry_i_2__27_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(6),
      I1 => K10(6),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P16d(7),
      I1 => D1121(8),
      O => \i__carry_i_2__36_n_0\
    );
\i__carry_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P18d(7),
      I1 => D1323(8),
      O => \i__carry_i_2__37_n_0\
    );
\i__carry_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P8d(7),
      I1 => D0313(8),
      O => \i__carry_i_2__38_n_0\
    );
\i__carry_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P6d(7),
      I1 => D0111(8),
      O => \i__carry_i_2__39_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(6),
      I1 => K4(6),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P20d(7),
      I1 => D1525(8),
      O => \i__carry_i_2__48_n_0\
    );
\i__carry_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P10d(7),
      I1 => D0515(8),
      O => \i__carry_i_2__49_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(6),
      I1 => K6(6),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P22d(7),
      I1 => D2123(8),
      O => \i__carry_i_2__50_n_0\
    );
\i__carry_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P24d(7),
      I1 => D2325(8),
      O => \i__carry_i_2__51_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(5),
      I1 => K7(5),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(5),
      I1 => K3(5),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(5),
      I1 => K7(5),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(5),
      I1 => K12(5),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P4d(6),
      I1 => D0305(7),
      O => \i__carry_i_3__25_n_0\
    );
\i__carry_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P2d(6),
      I1 => D0103(7),
      O => \i__carry_i_3__26_n_0\
    );
\i__carry_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P12d(6),
      I1 => D1113(7),
      O => \i__carry_i_3__27_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(5),
      I1 => K10(5),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P16d(6),
      I1 => D1121(7),
      O => \i__carry_i_3__36_n_0\
    );
\i__carry_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P18d(6),
      I1 => D1323(7),
      O => \i__carry_i_3__37_n_0\
    );
\i__carry_i_3__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P8d(6),
      I1 => D0313(7),
      O => \i__carry_i_3__38_n_0\
    );
\i__carry_i_3__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P6d(6),
      I1 => D0111(7),
      O => \i__carry_i_3__39_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(5),
      I1 => K4(5),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P20d(6),
      I1 => D1525(7),
      O => \i__carry_i_3__48_n_0\
    );
\i__carry_i_3__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P10d(6),
      I1 => D0515(7),
      O => \i__carry_i_3__49_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(5),
      I1 => K6(5),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P22d(6),
      I1 => D2123(7),
      O => \i__carry_i_3__50_n_0\
    );
\i__carry_i_3__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P24d(6),
      I1 => D2325(7),
      O => \i__carry_i_3__51_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(4),
      I1 => K7(4),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(4),
      I1 => K3(4),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(4),
      I1 => K7(4),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(4),
      I1 => K12(4),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P4d(5),
      I1 => D0305(6),
      O => \i__carry_i_4__25_n_0\
    );
\i__carry_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P2d(5),
      I1 => D0103(6),
      O => \i__carry_i_4__26_n_0\
    );
\i__carry_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P12d(5),
      I1 => D1113(6),
      O => \i__carry_i_4__27_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(4),
      I1 => K10(4),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P16d(5),
      I1 => D1121(6),
      O => \i__carry_i_4__36_n_0\
    );
\i__carry_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P18d(5),
      I1 => D1323(6),
      O => \i__carry_i_4__37_n_0\
    );
\i__carry_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P8d(5),
      I1 => D0313(6),
      O => \i__carry_i_4__38_n_0\
    );
\i__carry_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P6d(5),
      I1 => D0111(6),
      O => \i__carry_i_4__39_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(4),
      I1 => K4(4),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P20d(5),
      I1 => D1525(6),
      O => \i__carry_i_4__48_n_0\
    );
\i__carry_i_4__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P10d(5),
      I1 => D0515(6),
      O => \i__carry_i_4__49_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(4),
      I1 => K6(4),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P22d(5),
      I1 => D2123(6),
      O => \i__carry_i_4__50_n_0\
    );
\i__carry_i_4__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P24d(5),
      I1 => D2325(6),
      O => \i__carry_i_4__51_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(3),
      I1 => K7(3),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(3),
      I1 => K3(3),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(3),
      I1 => K7(3),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(3),
      I1 => K12(3),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P4d(4),
      I1 => D0305(5),
      O => \i__carry_i_5__25_n_0\
    );
\i__carry_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P2d(4),
      I1 => D0103(5),
      O => \i__carry_i_5__26_n_0\
    );
\i__carry_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P12d(4),
      I1 => D1113(5),
      O => \i__carry_i_5__27_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(3),
      I1 => K10(3),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P16d(4),
      I1 => D1121(5),
      O => \i__carry_i_5__36_n_0\
    );
\i__carry_i_5__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P18d(4),
      I1 => D1323(5),
      O => \i__carry_i_5__37_n_0\
    );
\i__carry_i_5__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P8d(4),
      I1 => D0313(5),
      O => \i__carry_i_5__38_n_0\
    );
\i__carry_i_5__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P6d(4),
      I1 => D0111(5),
      O => \i__carry_i_5__39_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(3),
      I1 => K4(3),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_5__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P20d(4),
      I1 => D1525(5),
      O => \i__carry_i_5__48_n_0\
    );
\i__carry_i_5__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P10d(4),
      I1 => D0515(5),
      O => \i__carry_i_5__49_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(3),
      I1 => K6(3),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P22d(4),
      I1 => D2123(5),
      O => \i__carry_i_5__50_n_0\
    );
\i__carry_i_5__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P24d(4),
      I1 => D2325(5),
      O => \i__carry_i_5__51_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(2),
      I1 => K7(2),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(2),
      I1 => K3(2),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(2),
      I1 => K7(2),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(2),
      I1 => K12(2),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_6__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P4d(3),
      I1 => D0305(4),
      O => \i__carry_i_6__25_n_0\
    );
\i__carry_i_6__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P2d(3),
      I1 => D0103(4),
      O => \i__carry_i_6__26_n_0\
    );
\i__carry_i_6__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P12d(3),
      I1 => D1113(4),
      O => \i__carry_i_6__27_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(2),
      I1 => K10(2),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P16d(3),
      I1 => D1121(4),
      O => \i__carry_i_6__36_n_0\
    );
\i__carry_i_6__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P18d(3),
      I1 => D1323(4),
      O => \i__carry_i_6__37_n_0\
    );
\i__carry_i_6__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P8d(3),
      I1 => D0313(4),
      O => \i__carry_i_6__38_n_0\
    );
\i__carry_i_6__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P6d(3),
      I1 => D0111(4),
      O => \i__carry_i_6__39_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(2),
      I1 => K4(2),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_6__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P20d(3),
      I1 => D1525(4),
      O => \i__carry_i_6__48_n_0\
    );
\i__carry_i_6__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P10d(3),
      I1 => D0515(4),
      O => \i__carry_i_6__49_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(2),
      I1 => K6(2),
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_6__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P22d(3),
      I1 => D2123(4),
      O => \i__carry_i_6__50_n_0\
    );
\i__carry_i_6__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P24d(3),
      I1 => D2325(4),
      O => \i__carry_i_6__51_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(1),
      I1 => K7(1),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(1),
      I1 => K3(1),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(1),
      I1 => K7(1),
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(1),
      I1 => K12(1),
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_7__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P4d(2),
      I1 => D0305(3),
      O => \i__carry_i_7__25_n_0\
    );
\i__carry_i_7__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P2d(2),
      I1 => D0103(3),
      O => \i__carry_i_7__26_n_0\
    );
\i__carry_i_7__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P12d(2),
      I1 => D1113(3),
      O => \i__carry_i_7__27_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(1),
      I1 => K10(1),
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_7__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P16d(2),
      I1 => D1121(3),
      O => \i__carry_i_7__36_n_0\
    );
\i__carry_i_7__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P18d(2),
      I1 => D1323(3),
      O => \i__carry_i_7__37_n_0\
    );
\i__carry_i_7__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P8d(2),
      I1 => D0313(3),
      O => \i__carry_i_7__38_n_0\
    );
\i__carry_i_7__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P6d(2),
      I1 => D0111(3),
      O => \i__carry_i_7__39_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(1),
      I1 => K4(1),
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_7__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P20d(2),
      I1 => D1525(3),
      O => \i__carry_i_7__48_n_0\
    );
\i__carry_i_7__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P10d(2),
      I1 => D0515(3),
      O => \i__carry_i_7__49_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(1),
      I1 => K6(1),
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_7__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P22d(2),
      I1 => D2123(3),
      O => \i__carry_i_7__50_n_0\
    );
\i__carry_i_7__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P24d(2),
      I1 => D2325(3),
      O => \i__carry_i_7__51_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K5(0),
      I1 => K7(0),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(0),
      I1 => K3(0),
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K1(0),
      I1 => K7(0),
      O => \i__carry_i_8__1_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K10(0),
      I1 => K12(0),
      O => \i__carry_i_8__2_n_0\
    );
\i__carry_i_8__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P4d(1),
      I1 => D0305(2),
      O => \i__carry_i_8__27_n_0\
    );
\i__carry_i_8__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P2d(1),
      I1 => D0103(2),
      O => \i__carry_i_8__28_n_0\
    );
\i__carry_i_8__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P12d(1),
      I1 => D1113(2),
      O => \i__carry_i_8__29_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K8(0),
      I1 => K10(0),
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_8__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P16d(1),
      I1 => D1121(2),
      O => \i__carry_i_8__38_n_0\
    );
\i__carry_i_8__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P18d(1),
      I1 => D1323(2),
      O => \i__carry_i_8__39_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K2(0),
      I1 => K4(0),
      O => \i__carry_i_8__4_n_0\
    );
\i__carry_i_8__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P8d(1),
      I1 => D0313(2),
      O => \i__carry_i_8__40_n_0\
    );
\i__carry_i_8__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P6d(1),
      I1 => D0111(2),
      O => \i__carry_i_8__41_n_0\
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K4(0),
      I1 => K6(0),
      O => \i__carry_i_8__5_n_0\
    );
\i__carry_i_8__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P20d(1),
      I1 => D1525(2),
      O => \i__carry_i_8__50_n_0\
    );
\i__carry_i_8__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P10d(1),
      I1 => D0515(2),
      O => \i__carry_i_8__51_n_0\
    );
\i__carry_i_8__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P22d(1),
      I1 => D2123(2),
      O => \i__carry_i_8__52_n_0\
    );
\i__carry_i_8__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P24d(1),
      I1 => D2325(2),
      O => \i__carry_i_8__53_n_0\
    );
\i__carry_i_9__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P4d(0),
      I1 => D0305(1),
      O => \i__carry_i_9__12_n_0\
    );
\i__carry_i_9__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P2d(0),
      I1 => D0103(1),
      O => \i__carry_i_9__13_n_0\
    );
\i__carry_i_9__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P12d(0),
      I1 => D1113(1),
      O => \i__carry_i_9__14_n_0\
    );
\i__carry_i_9__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P16d(0),
      I1 => D1121(1),
      O => \i__carry_i_9__15_n_0\
    );
\i__carry_i_9__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P18d(0),
      I1 => D1323(1),
      O => \i__carry_i_9__16_n_0\
    );
\i__carry_i_9__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P8d(0),
      I1 => D0313(1),
      O => \i__carry_i_9__17_n_0\
    );
\i__carry_i_9__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P6d(0),
      I1 => D0111(1),
      O => \i__carry_i_9__18_n_0\
    );
\i__carry_i_9__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P20d(0),
      I1 => D1525(1),
      O => \i__carry_i_9__19_n_0\
    );
\i__carry_i_9__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P10d(0),
      I1 => D0515(1),
      O => \i__carry_i_9__20_n_0\
    );
\i__carry_i_9__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P22d(0),
      I1 => D2123(1),
      O => \i__carry_i_9__21_n_0\
    );
\i__carry_i_9__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P24d(0),
      I1 => D2325(1),
      O => \i__carry_i_9__22_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => minusOp_carry_i_1_n_0,
      CI_TOP => '0',
      CO(7) => minusOp_carry_n_0,
      CO(6) => minusOp_carry_n_1,
      CO(5) => minusOp_carry_n_2,
      CO(4) => minusOp_carry_n_3,
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_5,
      CO(1) => minusOp_carry_n_6,
      CO(0) => minusOp_carry_n_7,
      DI(7 downto 0) => P14d(7 downto 0),
      O(7 downto 0) => minusOp(8 downto 1),
      S(7) => minusOp_carry_i_2_n_0,
      S(6) => minusOp_carry_i_3_n_0,
      S(5) => minusOp_carry_i_4_n_0,
      S(4) => minusOp_carry_i_5_n_0,
      S(3) => minusOp_carry_i_6_n_0,
      S(2) => minusOp_carry_i_7_n_0,
      S(1) => minusOp_carry_i_8_n_0,
      S(0) => minusOp_carry_i_9_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => minusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => minusOp(9),
      S(7 downto 0) => B"00000001"
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D1315(0),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P14d(7),
      I1 => D1315(8),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P14d(6),
      I1 => D1315(7),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P14d(5),
      I1 => D1315(6),
      O => minusOp_carry_i_4_n_0
    );
minusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P14d(4),
      I1 => D1315(5),
      O => minusOp_carry_i_5_n_0
    );
minusOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P14d(3),
      I1 => D1315(4),
      O => minusOp_carry_i_6_n_0
    );
minusOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P14d(2),
      I1 => D1315(3),
      O => minusOp_carry_i_7_n_0
    );
minusOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P14d(1),
      I1 => D1315(2),
      O => minusOp_carry_i_8_n_0
    );
minusOp_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P14d(0),
      I1 => D1315(1),
      O => minusOp_carry_i_9_n_0
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__0/i__carry_n_0\,
      CO(6) => \minusOp_inferred__0/i__carry_n_1\,
      CO(5) => \minusOp_inferred__0/i__carry_n_2\,
      CO(4) => \minusOp_inferred__0/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__0/i__carry_n_5\,
      CO(1) => \minusOp_inferred__0/i__carry_n_6\,
      CO(0) => \minusOp_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => P4d(7 downto 0),
      O(7) => \minusOp_inferred__0/i__carry_n_8\,
      O(6) => \minusOp_inferred__0/i__carry_n_9\,
      O(5) => \minusOp_inferred__0/i__carry_n_10\,
      O(4) => \minusOp_inferred__0/i__carry_n_11\,
      O(3) => \minusOp_inferred__0/i__carry_n_12\,
      O(2) => \minusOp_inferred__0/i__carry_n_13\,
      O(1) => \minusOp_inferred__0/i__carry_n_14\,
      O(0) => \minusOp_inferred__0/i__carry_n_15\,
      S(7) => \i__carry_i_2__25_n_0\,
      S(6) => \i__carry_i_3__25_n_0\,
      S(5) => \i__carry_i_4__25_n_0\,
      S(4) => \i__carry_i_5__25_n_0\,
      S(3) => \i__carry_i_6__25_n_0\,
      S(2) => \i__carry_i_7__25_n_0\,
      S(1) => \i__carry_i_8__27_n_0\,
      S(0) => \i__carry_i_9__12_n_0\
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__0/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__1/i__carry_n_0\,
      CO(6) => \minusOp_inferred__1/i__carry_n_1\,
      CO(5) => \minusOp_inferred__1/i__carry_n_2\,
      CO(4) => \minusOp_inferred__1/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__1/i__carry_n_5\,
      CO(1) => \minusOp_inferred__1/i__carry_n_6\,
      CO(0) => \minusOp_inferred__1/i__carry_n_7\,
      DI(7 downto 0) => P2d(7 downto 0),
      O(7) => \minusOp_inferred__1/i__carry_n_8\,
      O(6) => \minusOp_inferred__1/i__carry_n_9\,
      O(5) => \minusOp_inferred__1/i__carry_n_10\,
      O(4) => \minusOp_inferred__1/i__carry_n_11\,
      O(3) => \minusOp_inferred__1/i__carry_n_12\,
      O(2) => \minusOp_inferred__1/i__carry_n_13\,
      O(1) => \minusOp_inferred__1/i__carry_n_14\,
      O(0) => \minusOp_inferred__1/i__carry_n_15\,
      S(7) => \i__carry_i_2__26_n_0\,
      S(6) => \i__carry_i_3__26_n_0\,
      S(5) => \i__carry_i_4__26_n_0\,
      S(4) => \i__carry_i_5__26_n_0\,
      S(3) => \i__carry_i_6__26_n_0\,
      S(2) => \i__carry_i_7__26_n_0\,
      S(1) => \i__carry_i_8__28_n_0\,
      S(0) => \i__carry_i_9__13_n_0\
    );
\minusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__1/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__1/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__10/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__6_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__10/i__carry_n_0\,
      CO(6) => \minusOp_inferred__10/i__carry_n_1\,
      CO(5) => \minusOp_inferred__10/i__carry_n_2\,
      CO(4) => \minusOp_inferred__10/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__10/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__10/i__carry_n_5\,
      CO(1) => \minusOp_inferred__10/i__carry_n_6\,
      CO(0) => \minusOp_inferred__10/i__carry_n_7\,
      DI(7 downto 0) => P18d(7 downto 0),
      O(7) => \minusOp_inferred__10/i__carry_n_8\,
      O(6) => \minusOp_inferred__10/i__carry_n_9\,
      O(5) => \minusOp_inferred__10/i__carry_n_10\,
      O(4) => \minusOp_inferred__10/i__carry_n_11\,
      O(3) => \minusOp_inferred__10/i__carry_n_12\,
      O(2) => \minusOp_inferred__10/i__carry_n_13\,
      O(1) => \minusOp_inferred__10/i__carry_n_14\,
      O(0) => \minusOp_inferred__10/i__carry_n_15\,
      S(7) => \i__carry_i_2__37_n_0\,
      S(6) => \i__carry_i_3__37_n_0\,
      S(5) => \i__carry_i_4__37_n_0\,
      S(4) => \i__carry_i_5__37_n_0\,
      S(3) => \i__carry_i_6__37_n_0\,
      S(2) => \i__carry_i_7__37_n_0\,
      S(1) => \i__carry_i_8__39_n_0\,
      S(0) => \i__carry_i_9__16_n_0\
    );
\minusOp_inferred__10/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__10/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__10/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__10/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__10/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__11/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__9_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__11/i__carry_n_0\,
      CO(6) => \minusOp_inferred__11/i__carry_n_1\,
      CO(5) => \minusOp_inferred__11/i__carry_n_2\,
      CO(4) => \minusOp_inferred__11/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__11/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__11/i__carry_n_5\,
      CO(1) => \minusOp_inferred__11/i__carry_n_6\,
      CO(0) => \minusOp_inferred__11/i__carry_n_7\,
      DI(7 downto 0) => P8d(7 downto 0),
      O(7) => \minusOp_inferred__11/i__carry_n_8\,
      O(6) => \minusOp_inferred__11/i__carry_n_9\,
      O(5) => \minusOp_inferred__11/i__carry_n_10\,
      O(4) => \minusOp_inferred__11/i__carry_n_11\,
      O(3) => \minusOp_inferred__11/i__carry_n_12\,
      O(2) => \minusOp_inferred__11/i__carry_n_13\,
      O(1) => \minusOp_inferred__11/i__carry_n_14\,
      O(0) => \minusOp_inferred__11/i__carry_n_15\,
      S(7) => \i__carry_i_2__38_n_0\,
      S(6) => \i__carry_i_3__38_n_0\,
      S(5) => \i__carry_i_4__38_n_0\,
      S(4) => \i__carry_i_5__38_n_0\,
      S(3) => \i__carry_i_6__38_n_0\,
      S(2) => \i__carry_i_7__38_n_0\,
      S(1) => \i__carry_i_8__40_n_0\,
      S(0) => \i__carry_i_9__17_n_0\
    );
\minusOp_inferred__11/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__11/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__11/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__11/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__11/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__12/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__10_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__12/i__carry_n_0\,
      CO(6) => \minusOp_inferred__12/i__carry_n_1\,
      CO(5) => \minusOp_inferred__12/i__carry_n_2\,
      CO(4) => \minusOp_inferred__12/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__12/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__12/i__carry_n_5\,
      CO(1) => \minusOp_inferred__12/i__carry_n_6\,
      CO(0) => \minusOp_inferred__12/i__carry_n_7\,
      DI(7 downto 0) => P6d(7 downto 0),
      O(7) => \minusOp_inferred__12/i__carry_n_8\,
      O(6) => \minusOp_inferred__12/i__carry_n_9\,
      O(5) => \minusOp_inferred__12/i__carry_n_10\,
      O(4) => \minusOp_inferred__12/i__carry_n_11\,
      O(3) => \minusOp_inferred__12/i__carry_n_12\,
      O(2) => \minusOp_inferred__12/i__carry_n_13\,
      O(1) => \minusOp_inferred__12/i__carry_n_14\,
      O(0) => \minusOp_inferred__12/i__carry_n_15\,
      S(7) => \i__carry_i_2__39_n_0\,
      S(6) => \i__carry_i_3__39_n_0\,
      S(5) => \i__carry_i_4__39_n_0\,
      S(4) => \i__carry_i_5__39_n_0\,
      S(3) => \i__carry_i_6__39_n_0\,
      S(2) => \i__carry_i_7__39_n_0\,
      S(1) => \i__carry_i_8__41_n_0\,
      S(0) => \i__carry_i_9__18_n_0\
    );
\minusOp_inferred__12/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__12/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__12/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__12/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__12/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__13/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__13/i__carry_n_0\,
      CO(6) => \minusOp_inferred__13/i__carry_n_1\,
      CO(5) => \minusOp_inferred__13/i__carry_n_2\,
      CO(4) => \minusOp_inferred__13/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__13/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__13/i__carry_n_5\,
      CO(1) => \minusOp_inferred__13/i__carry_n_6\,
      CO(0) => \minusOp_inferred__13/i__carry_n_7\,
      DI(7) => reg_K12_n_11,
      DI(6) => reg_K12_n_12,
      DI(5) => reg_K12_n_13,
      DI(4) => reg_K12_n_14,
      DI(3) => reg_K12_n_15,
      DI(2) => reg_K12_n_16,
      DI(1) => reg_K12_n_17,
      DI(0) => reg_K12_n_18,
      O(7) => \minusOp_inferred__13/i__carry_n_8\,
      O(6) => \minusOp_inferred__13/i__carry_n_9\,
      O(5) => \minusOp_inferred__13/i__carry_n_10\,
      O(4) => \minusOp_inferred__13/i__carry_n_11\,
      O(3) => \minusOp_inferred__13/i__carry_n_12\,
      O(2) => \minusOp_inferred__13/i__carry_n_13\,
      O(1) => \minusOp_inferred__13/i__carry_n_14\,
      O(0) => \minusOp_inferred__13/i__carry_n_15\,
      S(7) => reg_K12_n_2,
      S(6) => reg_K12_n_3,
      S(5) => reg_K12_n_4,
      S(4) => reg_K12_n_5,
      S(3) => reg_K12_n_6,
      S(2) => reg_K12_n_7,
      S(1) => reg_K12_n_8,
      S(0) => reg_K12_n_9
    );
\minusOp_inferred__13/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__13/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__13/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__13/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__13/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_5_reg[10]_0\(11),
      DI(0) => reg_K12_n_10,
      O(7 downto 3) => \NLW_minusOp_inferred__13/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__13/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__13/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__13/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K12_n_0,
      S(0) => reg_K12_n_1
    );
\minusOp_inferred__14/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__14/i__carry_n_0\,
      CO(6) => \minusOp_inferred__14/i__carry_n_1\,
      CO(5) => \minusOp_inferred__14/i__carry_n_2\,
      CO(4) => \minusOp_inferred__14/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__14/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__14/i__carry_n_5\,
      CO(1) => \minusOp_inferred__14/i__carry_n_6\,
      CO(0) => \minusOp_inferred__14/i__carry_n_7\,
      DI(7) => reg_K10_n_13,
      DI(6) => reg_K10_n_14,
      DI(5) => reg_K10_n_15,
      DI(4) => reg_K10_n_16,
      DI(3) => reg_K10_n_17,
      DI(2) => reg_K10_n_18,
      DI(1) => reg_K10_n_19,
      DI(0) => reg_K10_n_20,
      O(7) => \minusOp_inferred__14/i__carry_n_8\,
      O(6) => \minusOp_inferred__14/i__carry_n_9\,
      O(5) => \minusOp_inferred__14/i__carry_n_10\,
      O(4) => \minusOp_inferred__14/i__carry_n_11\,
      O(3) => \minusOp_inferred__14/i__carry_n_12\,
      O(2) => \minusOp_inferred__14/i__carry_n_13\,
      O(1) => \minusOp_inferred__14/i__carry_n_14\,
      O(0) => \minusOp_inferred__14/i__carry_n_15\,
      S(7) => reg_K10_n_4,
      S(6) => reg_K10_n_5,
      S(5) => reg_K10_n_6,
      S(4) => reg_K10_n_7,
      S(3) => reg_K10_n_8,
      S(2) => reg_K10_n_9,
      S(1) => reg_K10_n_10,
      S(0) => reg_K10_n_11
    );
\minusOp_inferred__14/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__14/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__14/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__14/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__14/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_5_reg[10]_0\(11),
      DI(0) => reg_K10_n_12,
      O(7 downto 3) => \NLW_minusOp_inferred__14/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__14/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__14/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__14/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K10_n_2,
      S(0) => reg_K10_n_3
    );
\minusOp_inferred__15/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__15/i__carry_n_0\,
      CO(6) => \minusOp_inferred__15/i__carry_n_1\,
      CO(5) => \minusOp_inferred__15/i__carry_n_2\,
      CO(4) => \minusOp_inferred__15/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__15/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__15/i__carry_n_5\,
      CO(1) => \minusOp_inferred__15/i__carry_n_6\,
      CO(0) => \minusOp_inferred__15/i__carry_n_7\,
      DI(7) => reg_K4_n_13,
      DI(6) => reg_K4_n_14,
      DI(5) => reg_K4_n_15,
      DI(4) => reg_K4_n_16,
      DI(3) => reg_K4_n_17,
      DI(2) => reg_K4_n_18,
      DI(1) => reg_K4_n_19,
      DI(0) => reg_K4_n_20,
      O(7) => \minusOp_inferred__15/i__carry_n_8\,
      O(6) => \minusOp_inferred__15/i__carry_n_9\,
      O(5) => \minusOp_inferred__15/i__carry_n_10\,
      O(4) => \minusOp_inferred__15/i__carry_n_11\,
      O(3) => \minusOp_inferred__15/i__carry_n_12\,
      O(2) => \minusOp_inferred__15/i__carry_n_13\,
      O(1) => \minusOp_inferred__15/i__carry_n_14\,
      O(0) => \minusOp_inferred__15/i__carry_n_15\,
      S(7) => reg_K4_n_4,
      S(6) => reg_K4_n_5,
      S(5) => reg_K4_n_6,
      S(4) => reg_K4_n_7,
      S(3) => reg_K4_n_8,
      S(2) => reg_K4_n_9,
      S(1) => reg_K4_n_10,
      S(0) => reg_K4_n_11
    );
\minusOp_inferred__15/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__15/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__15/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__15/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__15/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_5_reg[10]_0\(11),
      DI(0) => reg_K4_n_12,
      O(7 downto 3) => \NLW_minusOp_inferred__15/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__15/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__15/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__15/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K4_n_2,
      S(0) => reg_K4_n_3
    );
\minusOp_inferred__16/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__16/i__carry_n_0\,
      CO(6) => \minusOp_inferred__16/i__carry_n_1\,
      CO(5) => \minusOp_inferred__16/i__carry_n_2\,
      CO(4) => \minusOp_inferred__16/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__16/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__16/i__carry_n_5\,
      CO(1) => \minusOp_inferred__16/i__carry_n_6\,
      CO(0) => \minusOp_inferred__16/i__carry_n_7\,
      DI(7) => reg_K2_n_11,
      DI(6) => reg_K2_n_12,
      DI(5) => reg_K2_n_13,
      DI(4) => reg_K2_n_14,
      DI(3) => reg_K2_n_15,
      DI(2) => reg_K2_n_16,
      DI(1) => reg_K2_n_17,
      DI(0) => reg_K2_n_18,
      O(7) => \minusOp_inferred__16/i__carry_n_8\,
      O(6) => \minusOp_inferred__16/i__carry_n_9\,
      O(5) => \minusOp_inferred__16/i__carry_n_10\,
      O(4) => \minusOp_inferred__16/i__carry_n_11\,
      O(3) => \minusOp_inferred__16/i__carry_n_12\,
      O(2) => \minusOp_inferred__16/i__carry_n_13\,
      O(1) => \minusOp_inferred__16/i__carry_n_14\,
      O(0) => \minusOp_inferred__16/i__carry_n_15\,
      S(7) => reg_K2_n_2,
      S(6) => reg_K2_n_3,
      S(5) => reg_K2_n_4,
      S(4) => reg_K2_n_5,
      S(3) => reg_K2_n_6,
      S(2) => reg_K2_n_7,
      S(1) => reg_K2_n_8,
      S(0) => reg_K2_n_9
    );
\minusOp_inferred__16/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__16/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__16/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__16/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__16/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_5_reg[10]_0\(11),
      DI(0) => reg_K2_n_10,
      O(7 downto 3) => \NLW_minusOp_inferred__16/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__16/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__16/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__16/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K2_n_0,
      S(0) => reg_K2_n_1
    );
\minusOp_inferred__17/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__17/i__carry_n_0\,
      CO(6) => \minusOp_inferred__17/i__carry_n_1\,
      CO(5) => \minusOp_inferred__17/i__carry_n_2\,
      CO(4) => \minusOp_inferred__17/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__17/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__17/i__carry_n_5\,
      CO(1) => \minusOp_inferred__17/i__carry_n_6\,
      CO(0) => \minusOp_inferred__17/i__carry_n_7\,
      DI(7 downto 0) => nhood(55 downto 48),
      O(7) => \minusOp_inferred__17/i__carry_n_8\,
      O(6) => \minusOp_inferred__17/i__carry_n_9\,
      O(5) => \minusOp_inferred__17/i__carry_n_10\,
      O(4) => \minusOp_inferred__17/i__carry_n_11\,
      O(3) => \minusOp_inferred__17/i__carry_n_12\,
      O(2) => \minusOp_inferred__17/i__carry_n_13\,
      O(1) => \minusOp_inferred__17/i__carry_n_14\,
      O(0) => \minusOp_inferred__17/i__carry_n_15\,
      S(7 downto 0) => \needs_delay.shift_register_reg[1][23]\(7 downto 0)
    );
\minusOp_inferred__17/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__17/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__17/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__17/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__17/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__18/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__18/i__carry_n_0\,
      CO(6) => \minusOp_inferred__18/i__carry_n_1\,
      CO(5) => \minusOp_inferred__18/i__carry_n_2\,
      CO(4) => \minusOp_inferred__18/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__18/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__18/i__carry_n_5\,
      CO(1) => \minusOp_inferred__18/i__carry_n_6\,
      CO(0) => \minusOp_inferred__18/i__carry_n_7\,
      DI(7 downto 0) => \needs_delay.shift_register_reg[2][7]\(7 downto 0),
      O(7) => \minusOp_inferred__18/i__carry_n_8\,
      O(6) => \minusOp_inferred__18/i__carry_n_9\,
      O(5) => \minusOp_inferred__18/i__carry_n_10\,
      O(4) => \minusOp_inferred__18/i__carry_n_11\,
      O(3) => \minusOp_inferred__18/i__carry_n_12\,
      O(2) => \minusOp_inferred__18/i__carry_n_13\,
      O(1) => \minusOp_inferred__18/i__carry_n_14\,
      O(0) => \minusOp_inferred__18/i__carry_n_15\,
      S(7 downto 0) => \needs_delay.shift_register_reg[2][7]_0\(7 downto 0)
    );
\minusOp_inferred__18/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__18/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__18/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__18/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__18/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__19/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__13_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__19/i__carry_n_0\,
      CO(6) => \minusOp_inferred__19/i__carry_n_1\,
      CO(5) => \minusOp_inferred__19/i__carry_n_2\,
      CO(4) => \minusOp_inferred__19/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__19/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__19/i__carry_n_5\,
      CO(1) => \minusOp_inferred__19/i__carry_n_6\,
      CO(0) => \minusOp_inferred__19/i__carry_n_7\,
      DI(7 downto 0) => P20d(7 downto 0),
      O(7) => \minusOp_inferred__19/i__carry_n_8\,
      O(6) => \minusOp_inferred__19/i__carry_n_9\,
      O(5) => \minusOp_inferred__19/i__carry_n_10\,
      O(4) => \minusOp_inferred__19/i__carry_n_11\,
      O(3) => \minusOp_inferred__19/i__carry_n_12\,
      O(2) => \minusOp_inferred__19/i__carry_n_13\,
      O(1) => \minusOp_inferred__19/i__carry_n_14\,
      O(0) => \minusOp_inferred__19/i__carry_n_15\,
      S(7) => \i__carry_i_2__48_n_0\,
      S(6) => \i__carry_i_3__48_n_0\,
      S(5) => \i__carry_i_4__48_n_0\,
      S(4) => \i__carry_i_5__48_n_0\,
      S(3) => \i__carry_i_6__48_n_0\,
      S(2) => \i__carry_i_7__48_n_0\,
      S(1) => \i__carry_i_8__50_n_0\,
      S(0) => \i__carry_i_9__19_n_0\
    );
\minusOp_inferred__19/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__19/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__19/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__19/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__19/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__2/i__carry_n_0\,
      CO(6) => \minusOp_inferred__2/i__carry_n_1\,
      CO(5) => \minusOp_inferred__2/i__carry_n_2\,
      CO(4) => \minusOp_inferred__2/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__2/i__carry_n_5\,
      CO(1) => \minusOp_inferred__2/i__carry_n_6\,
      CO(0) => \minusOp_inferred__2/i__carry_n_7\,
      DI(7 downto 0) => P12d(7 downto 0),
      O(7) => \minusOp_inferred__2/i__carry_n_8\,
      O(6) => \minusOp_inferred__2/i__carry_n_9\,
      O(5) => \minusOp_inferred__2/i__carry_n_10\,
      O(4) => \minusOp_inferred__2/i__carry_n_11\,
      O(3) => \minusOp_inferred__2/i__carry_n_12\,
      O(2) => \minusOp_inferred__2/i__carry_n_13\,
      O(1) => \minusOp_inferred__2/i__carry_n_14\,
      O(0) => \minusOp_inferred__2/i__carry_n_15\,
      S(7) => \i__carry_i_2__27_n_0\,
      S(6) => \i__carry_i_3__27_n_0\,
      S(5) => \i__carry_i_4__27_n_0\,
      S(4) => \i__carry_i_5__27_n_0\,
      S(3) => \i__carry_i_6__27_n_0\,
      S(2) => \i__carry_i_7__27_n_0\,
      S(1) => \i__carry_i_8__29_n_0\,
      S(0) => \i__carry_i_9__14_n_0\
    );
\minusOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__2/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__2/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__20/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__14_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__20/i__carry_n_0\,
      CO(6) => \minusOp_inferred__20/i__carry_n_1\,
      CO(5) => \minusOp_inferred__20/i__carry_n_2\,
      CO(4) => \minusOp_inferred__20/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__20/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__20/i__carry_n_5\,
      CO(1) => \minusOp_inferred__20/i__carry_n_6\,
      CO(0) => \minusOp_inferred__20/i__carry_n_7\,
      DI(7 downto 0) => P10d(7 downto 0),
      O(7) => \minusOp_inferred__20/i__carry_n_8\,
      O(6) => \minusOp_inferred__20/i__carry_n_9\,
      O(5) => \minusOp_inferred__20/i__carry_n_10\,
      O(4) => \minusOp_inferred__20/i__carry_n_11\,
      O(3) => \minusOp_inferred__20/i__carry_n_12\,
      O(2) => \minusOp_inferred__20/i__carry_n_13\,
      O(1) => \minusOp_inferred__20/i__carry_n_14\,
      O(0) => \minusOp_inferred__20/i__carry_n_15\,
      S(7) => \i__carry_i_2__49_n_0\,
      S(6) => \i__carry_i_3__49_n_0\,
      S(5) => \i__carry_i_4__49_n_0\,
      S(4) => \i__carry_i_5__49_n_0\,
      S(3) => \i__carry_i_6__49_n_0\,
      S(2) => \i__carry_i_7__49_n_0\,
      S(1) => \i__carry_i_8__51_n_0\,
      S(0) => \i__carry_i_9__20_n_0\
    );
\minusOp_inferred__20/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__20/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__20/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__20/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__20/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__21/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__21/i__carry_n_0\,
      CO(6) => \minusOp_inferred__21/i__carry_n_1\,
      CO(5) => \minusOp_inferred__21/i__carry_n_2\,
      CO(4) => \minusOp_inferred__21/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__21/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__21/i__carry_n_5\,
      CO(1) => \minusOp_inferred__21/i__carry_n_6\,
      CO(0) => \minusOp_inferred__21/i__carry_n_7\,
      DI(7) => reg_K10_n_13,
      DI(6) => reg_K10_n_14,
      DI(5) => reg_K10_n_15,
      DI(4) => reg_K10_n_16,
      DI(3) => reg_K10_n_17,
      DI(2) => reg_K10_n_18,
      DI(1) => reg_K10_n_19,
      DI(0) => reg_K10_n_20,
      O(7) => \minusOp_inferred__21/i__carry_n_8\,
      O(6) => \minusOp_inferred__21/i__carry_n_9\,
      O(5) => \minusOp_inferred__21/i__carry_n_10\,
      O(4) => \minusOp_inferred__21/i__carry_n_11\,
      O(3) => \minusOp_inferred__21/i__carry_n_12\,
      O(2) => \minusOp_inferred__21/i__carry_n_13\,
      O(1) => \minusOp_inferred__21/i__carry_n_14\,
      O(0) => \minusOp_inferred__21/i__carry_n_15\,
      S(7) => reg_K10_n_21,
      S(6) => reg_K10_n_22,
      S(5) => reg_K10_n_23,
      S(4) => reg_K10_n_24,
      S(3) => reg_K10_n_25,
      S(2) => reg_K10_n_26,
      S(1) => reg_K10_n_27,
      S(0) => reg_K10_n_28
    );
\minusOp_inferred__21/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__21/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__21/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__21/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__21/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_9_reg[10]_0\(11),
      DI(0) => reg_K10_n_12,
      O(7 downto 3) => \NLW_minusOp_inferred__21/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__21/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__21/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__21/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K10_n_0,
      S(0) => reg_K10_n_1
    );
\minusOp_inferred__22/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__22/i__carry_n_0\,
      CO(6) => \minusOp_inferred__22/i__carry_n_1\,
      CO(5) => \minusOp_inferred__22/i__carry_n_2\,
      CO(4) => \minusOp_inferred__22/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__22/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__22/i__carry_n_5\,
      CO(1) => \minusOp_inferred__22/i__carry_n_6\,
      CO(0) => \minusOp_inferred__22/i__carry_n_7\,
      DI(7) => reg_K8_n_11,
      DI(6) => reg_K8_n_12,
      DI(5) => reg_K8_n_13,
      DI(4) => reg_K8_n_14,
      DI(3) => reg_K8_n_15,
      DI(2) => reg_K8_n_16,
      DI(1) => reg_K8_n_17,
      DI(0) => reg_K8_n_18,
      O(7) => \minusOp_inferred__22/i__carry_n_8\,
      O(6) => \minusOp_inferred__22/i__carry_n_9\,
      O(5) => \minusOp_inferred__22/i__carry_n_10\,
      O(4) => \minusOp_inferred__22/i__carry_n_11\,
      O(3) => \minusOp_inferred__22/i__carry_n_12\,
      O(2) => \minusOp_inferred__22/i__carry_n_13\,
      O(1) => \minusOp_inferred__22/i__carry_n_14\,
      O(0) => \minusOp_inferred__22/i__carry_n_15\,
      S(7) => reg_K8_n_2,
      S(6) => reg_K8_n_3,
      S(5) => reg_K8_n_4,
      S(4) => reg_K8_n_5,
      S(3) => reg_K8_n_6,
      S(2) => reg_K8_n_7,
      S(1) => reg_K8_n_8,
      S(0) => reg_K8_n_9
    );
\minusOp_inferred__22/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__22/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__22/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__22/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__22/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_9_reg[10]_0\(11),
      DI(0) => reg_K8_n_10,
      O(7 downto 3) => \NLW_minusOp_inferred__22/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__22/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__22/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__22/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K8_n_0,
      S(0) => reg_K8_n_1
    );
\minusOp_inferred__23/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__23/i__carry_n_0\,
      CO(6) => \minusOp_inferred__23/i__carry_n_1\,
      CO(5) => \minusOp_inferred__23/i__carry_n_2\,
      CO(4) => \minusOp_inferred__23/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__23/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__23/i__carry_n_5\,
      CO(1) => \minusOp_inferred__23/i__carry_n_6\,
      CO(0) => \minusOp_inferred__23/i__carry_n_7\,
      DI(7) => reg_K6_n_11,
      DI(6) => reg_K6_n_12,
      DI(5) => reg_K6_n_13,
      DI(4) => reg_K6_n_14,
      DI(3) => reg_K6_n_15,
      DI(2) => reg_K6_n_16,
      DI(1) => reg_K6_n_17,
      DI(0) => reg_K6_n_18,
      O(7) => \minusOp_inferred__23/i__carry_n_8\,
      O(6) => \minusOp_inferred__23/i__carry_n_9\,
      O(5) => \minusOp_inferred__23/i__carry_n_10\,
      O(4) => \minusOp_inferred__23/i__carry_n_11\,
      O(3) => \minusOp_inferred__23/i__carry_n_12\,
      O(2) => \minusOp_inferred__23/i__carry_n_13\,
      O(1) => \minusOp_inferred__23/i__carry_n_14\,
      O(0) => \minusOp_inferred__23/i__carry_n_15\,
      S(7) => reg_K6_n_2,
      S(6) => reg_K6_n_3,
      S(5) => reg_K6_n_4,
      S(4) => reg_K6_n_5,
      S(3) => reg_K6_n_6,
      S(2) => reg_K6_n_7,
      S(1) => reg_K6_n_8,
      S(0) => reg_K6_n_9
    );
\minusOp_inferred__23/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__23/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__23/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__23/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__23/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_9_reg[10]_0\(11),
      DI(0) => reg_K6_n_10,
      O(7 downto 3) => \NLW_minusOp_inferred__23/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__23/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__23/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__23/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K6_n_0,
      S(0) => reg_K6_n_1
    );
\minusOp_inferred__24/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__24/i__carry_n_0\,
      CO(6) => \minusOp_inferred__24/i__carry_n_1\,
      CO(5) => \minusOp_inferred__24/i__carry_n_2\,
      CO(4) => \minusOp_inferred__24/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__24/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__24/i__carry_n_5\,
      CO(1) => \minusOp_inferred__24/i__carry_n_6\,
      CO(0) => \minusOp_inferred__24/i__carry_n_7\,
      DI(7) => reg_K4_n_13,
      DI(6) => reg_K4_n_14,
      DI(5) => reg_K4_n_15,
      DI(4) => reg_K4_n_16,
      DI(3) => reg_K4_n_17,
      DI(2) => reg_K4_n_18,
      DI(1) => reg_K4_n_19,
      DI(0) => reg_K4_n_20,
      O(7) => \minusOp_inferred__24/i__carry_n_8\,
      O(6) => \minusOp_inferred__24/i__carry_n_9\,
      O(5) => \minusOp_inferred__24/i__carry_n_10\,
      O(4) => \minusOp_inferred__24/i__carry_n_11\,
      O(3) => \minusOp_inferred__24/i__carry_n_12\,
      O(2) => \minusOp_inferred__24/i__carry_n_13\,
      O(1) => \minusOp_inferred__24/i__carry_n_14\,
      O(0) => \minusOp_inferred__24/i__carry_n_15\,
      S(7) => reg_K4_n_21,
      S(6) => reg_K4_n_22,
      S(5) => reg_K4_n_23,
      S(4) => reg_K4_n_24,
      S(3) => reg_K4_n_25,
      S(2) => reg_K4_n_26,
      S(1) => reg_K4_n_27,
      S(0) => reg_K4_n_28
    );
\minusOp_inferred__24/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__24/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__24/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__24/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__24/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_9_reg[10]_0\(11),
      DI(0) => reg_K4_n_12,
      O(7 downto 3) => \NLW_minusOp_inferred__24/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__24/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__24/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__24/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K4_n_0,
      S(0) => reg_K4_n_1
    );
\minusOp_inferred__25/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__15_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__25/i__carry_n_0\,
      CO(6) => \minusOp_inferred__25/i__carry_n_1\,
      CO(5) => \minusOp_inferred__25/i__carry_n_2\,
      CO(4) => \minusOp_inferred__25/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__25/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__25/i__carry_n_5\,
      CO(1) => \minusOp_inferred__25/i__carry_n_6\,
      CO(0) => \minusOp_inferred__25/i__carry_n_7\,
      DI(7 downto 0) => P22d(7 downto 0),
      O(7) => \minusOp_inferred__25/i__carry_n_8\,
      O(6) => \minusOp_inferred__25/i__carry_n_9\,
      O(5) => \minusOp_inferred__25/i__carry_n_10\,
      O(4) => \minusOp_inferred__25/i__carry_n_11\,
      O(3) => \minusOp_inferred__25/i__carry_n_12\,
      O(2) => \minusOp_inferred__25/i__carry_n_13\,
      O(1) => \minusOp_inferred__25/i__carry_n_14\,
      O(0) => \minusOp_inferred__25/i__carry_n_15\,
      S(7) => \i__carry_i_2__50_n_0\,
      S(6) => \i__carry_i_3__50_n_0\,
      S(5) => \i__carry_i_4__50_n_0\,
      S(4) => \i__carry_i_5__50_n_0\,
      S(3) => \i__carry_i_6__50_n_0\,
      S(2) => \i__carry_i_7__50_n_0\,
      S(1) => \i__carry_i_8__52_n_0\,
      S(0) => \i__carry_i_9__21_n_0\
    );
\minusOp_inferred__25/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__25/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__25/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__25/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__25/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__26/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__16_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__26/i__carry_n_0\,
      CO(6) => \minusOp_inferred__26/i__carry_n_1\,
      CO(5) => \minusOp_inferred__26/i__carry_n_2\,
      CO(4) => \minusOp_inferred__26/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__26/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__26/i__carry_n_5\,
      CO(1) => \minusOp_inferred__26/i__carry_n_6\,
      CO(0) => \minusOp_inferred__26/i__carry_n_7\,
      DI(7 downto 0) => P24d(7 downto 0),
      O(7) => \minusOp_inferred__26/i__carry_n_8\,
      O(6) => \minusOp_inferred__26/i__carry_n_9\,
      O(5) => \minusOp_inferred__26/i__carry_n_10\,
      O(4) => \minusOp_inferred__26/i__carry_n_11\,
      O(3) => \minusOp_inferred__26/i__carry_n_12\,
      O(2) => \minusOp_inferred__26/i__carry_n_13\,
      O(1) => \minusOp_inferred__26/i__carry_n_14\,
      O(0) => \minusOp_inferred__26/i__carry_n_15\,
      S(7) => \i__carry_i_2__51_n_0\,
      S(6) => \i__carry_i_3__51_n_0\,
      S(5) => \i__carry_i_4__51_n_0\,
      S(4) => \i__carry_i_5__51_n_0\,
      S(3) => \i__carry_i_6__51_n_0\,
      S(2) => \i__carry_i_7__51_n_0\,
      S(1) => \i__carry_i_8__53_n_0\,
      S(0) => \i__carry_i_9__22_n_0\
    );
\minusOp_inferred__26/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__26/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__26/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__26/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__26/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__27/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__27/i__carry_n_0\,
      CO(6) => \minusOp_inferred__27/i__carry_n_1\,
      CO(5) => \minusOp_inferred__27/i__carry_n_2\,
      CO(4) => \minusOp_inferred__27/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__27/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__27/i__carry_n_5\,
      CO(1) => \minusOp_inferred__27/i__carry_n_6\,
      CO(0) => \minusOp_inferred__27/i__carry_n_7\,
      DI(7) => reg_K11_n_11,
      DI(6) => reg_K11_n_12,
      DI(5) => reg_K11_n_13,
      DI(4) => reg_K11_n_14,
      DI(3) => reg_K11_n_15,
      DI(2) => reg_K11_n_16,
      DI(1) => reg_K11_n_17,
      DI(0) => reg_K11_n_18,
      O(7) => \minusOp_inferred__27/i__carry_n_8\,
      O(6) => \minusOp_inferred__27/i__carry_n_9\,
      O(5) => \minusOp_inferred__27/i__carry_n_10\,
      O(4) => \minusOp_inferred__27/i__carry_n_11\,
      O(3) => \minusOp_inferred__27/i__carry_n_12\,
      O(2) => \minusOp_inferred__27/i__carry_n_13\,
      O(1) => \minusOp_inferred__27/i__carry_n_14\,
      O(0) => \minusOp_inferred__27/i__carry_n_15\,
      S(7) => reg_K11_n_2,
      S(6) => reg_K11_n_3,
      S(5) => reg_K11_n_4,
      S(4) => reg_K11_n_5,
      S(3) => reg_K11_n_6,
      S(2) => reg_K11_n_7,
      S(1) => reg_K11_n_8,
      S(0) => reg_K11_n_9
    );
\minusOp_inferred__27/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__27/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__27/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__27/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__27/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_13_reg[10]_0\(11),
      DI(0) => reg_K11_n_10,
      O(7 downto 3) => \NLW_minusOp_inferred__27/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__27/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__27/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__27/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K11_n_0,
      S(0) => reg_K11_n_1
    );
\minusOp_inferred__28/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__28/i__carry_n_0\,
      CO(6) => \minusOp_inferred__28/i__carry_n_1\,
      CO(5) => \minusOp_inferred__28/i__carry_n_2\,
      CO(4) => \minusOp_inferred__28/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__28/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__28/i__carry_n_5\,
      CO(1) => \minusOp_inferred__28/i__carry_n_6\,
      CO(0) => \minusOp_inferred__28/i__carry_n_7\,
      DI(7) => reg_K9_n_11,
      DI(6) => reg_K9_n_12,
      DI(5) => reg_K9_n_13,
      DI(4) => reg_K9_n_14,
      DI(3) => reg_K9_n_15,
      DI(2) => reg_K9_n_16,
      DI(1) => reg_K9_n_17,
      DI(0) => reg_K9_n_18,
      O(7) => \minusOp_inferred__28/i__carry_n_8\,
      O(6) => \minusOp_inferred__28/i__carry_n_9\,
      O(5) => \minusOp_inferred__28/i__carry_n_10\,
      O(4) => \minusOp_inferred__28/i__carry_n_11\,
      O(3) => \minusOp_inferred__28/i__carry_n_12\,
      O(2) => \minusOp_inferred__28/i__carry_n_13\,
      O(1) => \minusOp_inferred__28/i__carry_n_14\,
      O(0) => \minusOp_inferred__28/i__carry_n_15\,
      S(7) => reg_K9_n_2,
      S(6) => reg_K9_n_3,
      S(5) => reg_K9_n_4,
      S(4) => reg_K9_n_5,
      S(3) => reg_K9_n_6,
      S(2) => reg_K9_n_7,
      S(1) => reg_K9_n_8,
      S(0) => reg_K9_n_9
    );
\minusOp_inferred__28/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__28/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__28/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__28/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__28/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_13_reg[10]_0\(11),
      DI(0) => reg_K9_n_10,
      O(7 downto 3) => \NLW_minusOp_inferred__28/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__28/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__28/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__28/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K9_n_0,
      S(0) => reg_K9_n_1
    );
\minusOp_inferred__29/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__29/i__carry_n_0\,
      CO(6) => \minusOp_inferred__29/i__carry_n_1\,
      CO(5) => \minusOp_inferred__29/i__carry_n_2\,
      CO(4) => \minusOp_inferred__29/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__29/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__29/i__carry_n_5\,
      CO(1) => \minusOp_inferred__29/i__carry_n_6\,
      CO(0) => \minusOp_inferred__29/i__carry_n_7\,
      DI(7) => reg_K7_n_13,
      DI(6) => reg_K7_n_14,
      DI(5) => reg_K7_n_15,
      DI(4) => reg_K7_n_16,
      DI(3) => reg_K7_n_17,
      DI(2) => reg_K7_n_18,
      DI(1) => reg_K7_n_19,
      DI(0) => reg_K7_n_20,
      O(7) => \minusOp_inferred__29/i__carry_n_8\,
      O(6) => \minusOp_inferred__29/i__carry_n_9\,
      O(5) => \minusOp_inferred__29/i__carry_n_10\,
      O(4) => \minusOp_inferred__29/i__carry_n_11\,
      O(3) => \minusOp_inferred__29/i__carry_n_12\,
      O(2) => \minusOp_inferred__29/i__carry_n_13\,
      O(1) => \minusOp_inferred__29/i__carry_n_14\,
      O(0) => \minusOp_inferred__29/i__carry_n_15\,
      S(7) => reg_K7_n_21,
      S(6) => reg_K7_n_22,
      S(5) => reg_K7_n_23,
      S(4) => reg_K7_n_24,
      S(3) => reg_K7_n_25,
      S(2) => reg_K7_n_26,
      S(1) => reg_K7_n_27,
      S(0) => reg_K7_n_28
    );
\minusOp_inferred__29/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__29/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__29/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__29/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__29/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_13_reg[10]_0\(11),
      DI(0) => reg_K7_n_12,
      O(7 downto 3) => \NLW_minusOp_inferred__29/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__29/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__29/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__29/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K7_n_0,
      S(0) => reg_K7_n_1
    );
\minusOp_inferred__3/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__3/i__carry_n_0\,
      CO(6) => \minusOp_inferred__3/i__carry_n_1\,
      CO(5) => \minusOp_inferred__3/i__carry_n_2\,
      CO(4) => \minusOp_inferred__3/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__3/i__carry_n_5\,
      CO(1) => \minusOp_inferred__3/i__carry_n_6\,
      CO(0) => \minusOp_inferred__3/i__carry_n_7\,
      DI(7) => reg_K7_n_13,
      DI(6) => reg_K7_n_14,
      DI(5) => reg_K7_n_15,
      DI(4) => reg_K7_n_16,
      DI(3) => reg_K7_n_17,
      DI(2) => reg_K7_n_18,
      DI(1) => reg_K7_n_19,
      DI(0) => reg_K7_n_20,
      O(7) => \minusOp_inferred__3/i__carry_n_8\,
      O(6) => \minusOp_inferred__3/i__carry_n_9\,
      O(5) => \minusOp_inferred__3/i__carry_n_10\,
      O(4) => \minusOp_inferred__3/i__carry_n_11\,
      O(3) => \minusOp_inferred__3/i__carry_n_12\,
      O(2) => \minusOp_inferred__3/i__carry_n_13\,
      O(1) => \minusOp_inferred__3/i__carry_n_14\,
      O(0) => \minusOp_inferred__3/i__carry_n_15\,
      S(7) => reg_K7_n_4,
      S(6) => reg_K7_n_5,
      S(5) => reg_K7_n_6,
      S(4) => reg_K7_n_7,
      S(3) => reg_K7_n_8,
      S(2) => reg_K7_n_9,
      S(1) => reg_K7_n_10,
      S(0) => reg_K7_n_11
    );
\minusOp_inferred__3/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__3/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__3/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__3/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(11),
      DI(0) => reg_K7_n_12,
      O(7 downto 3) => \NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__3/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__3/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__3/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K7_n_2,
      S(0) => reg_K7_n_3
    );
\minusOp_inferred__30/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__30/i__carry_n_0\,
      CO(6) => \minusOp_inferred__30/i__carry_n_1\,
      CO(5) => \minusOp_inferred__30/i__carry_n_2\,
      CO(4) => \minusOp_inferred__30/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__30/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__30/i__carry_n_5\,
      CO(1) => \minusOp_inferred__30/i__carry_n_6\,
      CO(0) => \minusOp_inferred__30/i__carry_n_7\,
      DI(7 downto 0) => \needs_delay.shift_register_reg[2]_6\(7 downto 0),
      O(7) => \minusOp_inferred__30/i__carry_n_8\,
      O(6) => \minusOp_inferred__30/i__carry_n_9\,
      O(5) => \minusOp_inferred__30/i__carry_n_10\,
      O(4) => \minusOp_inferred__30/i__carry_n_11\,
      O(3) => \minusOp_inferred__30/i__carry_n_12\,
      O(2) => \minusOp_inferred__30/i__carry_n_13\,
      O(1) => \minusOp_inferred__30/i__carry_n_14\,
      O(0) => \minusOp_inferred__30/i__carry_n_15\,
      S(7) => reg_K1_n_21,
      S(6) => reg_K1_n_22,
      S(5) => reg_K1_n_23,
      S(4) => reg_K1_n_24,
      S(3) => reg_K1_n_25,
      S(2) => reg_K1_n_26,
      S(1) => reg_K1_n_27,
      S(0) => reg_K1_n_28
    );
\minusOp_inferred__30/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__30/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__30/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__30/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__30/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^abs_13_reg[10]_0\(11),
      DI(0) => \needs_delay.shift_register_reg[2]_6\(8),
      O(7 downto 3) => \NLW_minusOp_inferred__30/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__30/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__30/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__30/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K1_n_0,
      S(0) => reg_K1_n_1
    );
\minusOp_inferred__4/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__4/i__carry_n_0\,
      CO(6) => \minusOp_inferred__4/i__carry_n_1\,
      CO(5) => \minusOp_inferred__4/i__carry_n_2\,
      CO(4) => \minusOp_inferred__4/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__4/i__carry_n_5\,
      CO(1) => \minusOp_inferred__4/i__carry_n_6\,
      CO(0) => \minusOp_inferred__4/i__carry_n_7\,
      DI(7) => reg_K5_n_11,
      DI(6) => reg_K5_n_12,
      DI(5) => reg_K5_n_13,
      DI(4) => reg_K5_n_14,
      DI(3) => reg_K5_n_15,
      DI(2) => reg_K5_n_16,
      DI(1) => reg_K5_n_17,
      DI(0) => reg_K5_n_18,
      O(7) => \minusOp_inferred__4/i__carry_n_8\,
      O(6) => \minusOp_inferred__4/i__carry_n_9\,
      O(5) => \minusOp_inferred__4/i__carry_n_10\,
      O(4) => \minusOp_inferred__4/i__carry_n_11\,
      O(3) => \minusOp_inferred__4/i__carry_n_12\,
      O(2) => \minusOp_inferred__4/i__carry_n_13\,
      O(1) => \minusOp_inferred__4/i__carry_n_14\,
      O(0) => \minusOp_inferred__4/i__carry_n_15\,
      S(7) => reg_K5_n_2,
      S(6) => reg_K5_n_3,
      S(5) => reg_K5_n_4,
      S(4) => reg_K5_n_5,
      S(3) => reg_K5_n_6,
      S(2) => reg_K5_n_7,
      S(1) => reg_K5_n_8,
      S(0) => reg_K5_n_9
    );
\minusOp_inferred__4/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__4/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__4/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__4/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(11),
      DI(0) => reg_K5_n_10,
      O(7 downto 3) => \NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__4/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__4/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__4/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K5_n_0,
      S(0) => reg_K5_n_1
    );
\minusOp_inferred__5/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__5/i__carry_n_0\,
      CO(6) => \minusOp_inferred__5/i__carry_n_1\,
      CO(5) => \minusOp_inferred__5/i__carry_n_2\,
      CO(4) => \minusOp_inferred__5/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__5/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__5/i__carry_n_5\,
      CO(1) => \minusOp_inferred__5/i__carry_n_6\,
      CO(0) => \minusOp_inferred__5/i__carry_n_7\,
      DI(7) => reg_K3_n_11,
      DI(6) => reg_K3_n_12,
      DI(5) => reg_K3_n_13,
      DI(4) => reg_K3_n_14,
      DI(3) => reg_K3_n_15,
      DI(2) => reg_K3_n_16,
      DI(1) => reg_K3_n_17,
      DI(0) => reg_K3_n_18,
      O(7) => \minusOp_inferred__5/i__carry_n_8\,
      O(6) => \minusOp_inferred__5/i__carry_n_9\,
      O(5) => \minusOp_inferred__5/i__carry_n_10\,
      O(4) => \minusOp_inferred__5/i__carry_n_11\,
      O(3) => \minusOp_inferred__5/i__carry_n_12\,
      O(2) => \minusOp_inferred__5/i__carry_n_13\,
      O(1) => \minusOp_inferred__5/i__carry_n_14\,
      O(0) => \minusOp_inferred__5/i__carry_n_15\,
      S(7) => reg_K3_n_2,
      S(6) => reg_K3_n_3,
      S(5) => reg_K3_n_4,
      S(4) => reg_K3_n_5,
      S(3) => reg_K3_n_6,
      S(2) => reg_K3_n_7,
      S(1) => reg_K3_n_8,
      S(0) => reg_K3_n_9
    );
\minusOp_inferred__5/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__5/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__5/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__5/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__5/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(11),
      DI(0) => reg_K3_n_10,
      O(7 downto 3) => \NLW_minusOp_inferred__5/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__5/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__5/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__5/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K3_n_0,
      S(0) => reg_K3_n_1
    );
\minusOp_inferred__6/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__6/i__carry_n_0\,
      CO(6) => \minusOp_inferred__6/i__carry_n_1\,
      CO(5) => \minusOp_inferred__6/i__carry_n_2\,
      CO(4) => \minusOp_inferred__6/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__6/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__6/i__carry_n_5\,
      CO(1) => \minusOp_inferred__6/i__carry_n_6\,
      CO(0) => \minusOp_inferred__6/i__carry_n_7\,
      DI(7 downto 0) => \needs_delay.shift_register_reg[2]_6\(7 downto 0),
      O(7) => \minusOp_inferred__6/i__carry_n_8\,
      O(6) => \minusOp_inferred__6/i__carry_n_9\,
      O(5) => \minusOp_inferred__6/i__carry_n_10\,
      O(4) => \minusOp_inferred__6/i__carry_n_11\,
      O(3) => \minusOp_inferred__6/i__carry_n_12\,
      O(2) => \minusOp_inferred__6/i__carry_n_13\,
      O(1) => \minusOp_inferred__6/i__carry_n_14\,
      O(0) => \minusOp_inferred__6/i__carry_n_15\,
      S(7) => reg_K1_n_13,
      S(6) => reg_K1_n_14,
      S(5) => reg_K1_n_15,
      S(4) => reg_K1_n_16,
      S(3) => reg_K1_n_17,
      S(2) => reg_K1_n_18,
      S(1) => reg_K1_n_19,
      S(0) => reg_K1_n_20
    );
\minusOp_inferred__6/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__6/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_minusOp_inferred__6/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \minusOp_inferred__6/i__carry__0_n_6\,
      CO(0) => \minusOp_inferred__6/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(11),
      DI(0) => \needs_delay.shift_register_reg[2]_6\(8),
      O(7 downto 3) => \NLW_minusOp_inferred__6/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \minusOp_inferred__6/i__carry__0_n_13\,
      O(1) => \minusOp_inferred__6/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__6/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => reg_K1_n_11,
      S(0) => reg_K1_n_12
    );
\minusOp_inferred__7/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__7/i__carry_n_0\,
      CO(6) => \minusOp_inferred__7/i__carry_n_1\,
      CO(5) => \minusOp_inferred__7/i__carry_n_2\,
      CO(4) => \minusOp_inferred__7/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__7/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__7/i__carry_n_5\,
      CO(1) => \minusOp_inferred__7/i__carry_n_6\,
      CO(0) => \minusOp_inferred__7/i__carry_n_7\,
      DI(7 downto 0) => nhood(55 downto 48),
      O(7) => \minusOp_inferred__7/i__carry_n_8\,
      O(6) => \minusOp_inferred__7/i__carry_n_9\,
      O(5) => \minusOp_inferred__7/i__carry_n_10\,
      O(4) => \minusOp_inferred__7/i__carry_n_11\,
      O(3) => \minusOp_inferred__7/i__carry_n_12\,
      O(2) => \minusOp_inferred__7/i__carry_n_13\,
      O(1) => \minusOp_inferred__7/i__carry_n_14\,
      O(0) => \minusOp_inferred__7/i__carry_n_15\,
      S(7 downto 0) => S(7 downto 0)
    );
\minusOp_inferred__7/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__7/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__7/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__7/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__7/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__8/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__8/i__carry_n_0\,
      CO(6) => \minusOp_inferred__8/i__carry_n_1\,
      CO(5) => \minusOp_inferred__8/i__carry_n_2\,
      CO(4) => \minusOp_inferred__8/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__8/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__8/i__carry_n_5\,
      CO(1) => \minusOp_inferred__8/i__carry_n_6\,
      CO(0) => \minusOp_inferred__8/i__carry_n_7\,
      DI(7 downto 0) => nhood(71 downto 64),
      O(7) => \minusOp_inferred__8/i__carry_n_8\,
      O(6) => \minusOp_inferred__8/i__carry_n_9\,
      O(5) => \minusOp_inferred__8/i__carry_n_10\,
      O(4) => \minusOp_inferred__8/i__carry_n_11\,
      O(3) => \minusOp_inferred__8/i__carry_n_12\,
      O(2) => \minusOp_inferred__8/i__carry_n_13\,
      O(1) => \minusOp_inferred__8/i__carry_n_14\,
      O(0) => \minusOp_inferred__8/i__carry_n_15\,
      S(7 downto 0) => \needs_delay.shift_register_reg[1][39]\(7 downto 0)
    );
\minusOp_inferred__8/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__8/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__8/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__8/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__8/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__9/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \i__carry_i_1__5_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__9/i__carry_n_0\,
      CO(6) => \minusOp_inferred__9/i__carry_n_1\,
      CO(5) => \minusOp_inferred__9/i__carry_n_2\,
      CO(4) => \minusOp_inferred__9/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__9/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__9/i__carry_n_5\,
      CO(1) => \minusOp_inferred__9/i__carry_n_6\,
      CO(0) => \minusOp_inferred__9/i__carry_n_7\,
      DI(7 downto 0) => P16d(7 downto 0),
      O(7) => \minusOp_inferred__9/i__carry_n_8\,
      O(6) => \minusOp_inferred__9/i__carry_n_9\,
      O(5) => \minusOp_inferred__9/i__carry_n_10\,
      O(4) => \minusOp_inferred__9/i__carry_n_11\,
      O(3) => \minusOp_inferred__9/i__carry_n_12\,
      O(2) => \minusOp_inferred__9/i__carry_n_13\,
      O(1) => \minusOp_inferred__9/i__carry_n_14\,
      O(0) => \minusOp_inferred__9/i__carry_n_15\,
      S(7) => \i__carry_i_2__36_n_0\,
      S(6) => \i__carry_i_3__36_n_0\,
      S(5) => \i__carry_i_4__36_n_0\,
      S(4) => \i__carry_i_5__36_n_0\,
      S(3) => \i__carry_i_6__36_n_0\,
      S(2) => \i__carry_i_7__36_n_0\,
      S(1) => \i__carry_i_8__38_n_0\,
      S(0) => \i__carry_i_9__15_n_0\
    );
\minusOp_inferred__9/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__9/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__9/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__9/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__9/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__1/i__carry_n_0\,
      CO(6) => \plusOp_inferred__1/i__carry_n_1\,
      CO(5) => \plusOp_inferred__1/i__carry_n_2\,
      CO(4) => \plusOp_inferred__1/i__carry_n_3\,
      CO(3) => \NLW_plusOp_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_inferred__1/i__carry_n_5\,
      CO(1) => \plusOp_inferred__1/i__carry_n_6\,
      CO(0) => \plusOp_inferred__1/i__carry_n_7\,
      DI(7 downto 0) => K5(7 downto 0),
      O(7) => \plusOp_inferred__1/i__carry_n_8\,
      O(6) => \plusOp_inferred__1/i__carry_n_9\,
      O(5) => \plusOp_inferred__1/i__carry_n_10\,
      O(4) => \plusOp_inferred__1/i__carry_n_11\,
      O(3) => \plusOp_inferred__1/i__carry_n_12\,
      O(2) => \plusOp_inferred__1/i__carry_n_13\,
      O(1) => \plusOp_inferred__1/i__carry_n_14\,
      O(0) => \plusOp_inferred__1/i__carry_n_15\,
      S(7) => \i__carry_i_1__0_n_0\,
      S(6) => \i__carry_i_2_n_0\,
      S(5) => \i__carry_i_3_n_0\,
      S(4) => \i__carry_i_4_n_0\,
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_inferred__1/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \i__carry__0_i_1_n_0\,
      DI(0) => K5(8),
      O(7 downto 3) => \NLW_plusOp_inferred__1/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \plusOp_inferred__1/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \i__carry__0_i_2__1_n_0\,
      S(0) => \i__carry__0_i_3_n_0\
    );
\plusOp_inferred__12/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__12/i__carry_n_0\,
      CO(6) => \plusOp_inferred__12/i__carry_n_1\,
      CO(5) => \plusOp_inferred__12/i__carry_n_2\,
      CO(4) => \plusOp_inferred__12/i__carry_n_3\,
      CO(3) => \NLW_plusOp_inferred__12/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_inferred__12/i__carry_n_5\,
      CO(1) => \plusOp_inferred__12/i__carry_n_6\,
      CO(0) => \plusOp_inferred__12/i__carry_n_7\,
      DI(7 downto 0) => K10(7 downto 0),
      O(7) => \plusOp_inferred__12/i__carry_n_8\,
      O(6) => \plusOp_inferred__12/i__carry_n_9\,
      O(5) => \plusOp_inferred__12/i__carry_n_10\,
      O(4) => \plusOp_inferred__12/i__carry_n_11\,
      O(3) => \plusOp_inferred__12/i__carry_n_12\,
      O(2) => \plusOp_inferred__12/i__carry_n_13\,
      O(1) => \plusOp_inferred__12/i__carry_n_14\,
      O(0) => \plusOp_inferred__12/i__carry_n_15\,
      S(7) => \i__carry_i_1__7_n_0\,
      S(6) => \i__carry_i_2__2_n_0\,
      S(5) => \i__carry_i_3__2_n_0\,
      S(4) => \i__carry_i_4__2_n_0\,
      S(3) => \i__carry_i_5__2_n_0\,
      S(2) => \i__carry_i_6__2_n_0\,
      S(1) => \i__carry_i_7__2_n_0\,
      S(0) => \i__carry_i_8__2_n_0\
    );
\plusOp_inferred__12/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__12/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_inferred__12/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_inferred__12/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__12/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \i__carry__0_i_1__3_n_0\,
      DI(0) => K10(8),
      O(7 downto 3) => \NLW_plusOp_inferred__12/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \plusOp_inferred__12/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__12/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__12/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \i__carry__0_i_2__13_n_0\,
      S(0) => \i__carry__0_i_3__2_n_0\
    );
\plusOp_inferred__15/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__15/i__carry_n_0\,
      CO(6) => \plusOp_inferred__15/i__carry_n_1\,
      CO(5) => \plusOp_inferred__15/i__carry_n_2\,
      CO(4) => \plusOp_inferred__15/i__carry_n_3\,
      CO(3) => \NLW_plusOp_inferred__15/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_inferred__15/i__carry_n_5\,
      CO(1) => \plusOp_inferred__15/i__carry_n_6\,
      CO(0) => \plusOp_inferred__15/i__carry_n_7\,
      DI(7 downto 0) => K2(7 downto 0),
      O(7) => \plusOp_inferred__15/i__carry_n_8\,
      O(6) => \plusOp_inferred__15/i__carry_n_9\,
      O(5) => \plusOp_inferred__15/i__carry_n_10\,
      O(4) => \plusOp_inferred__15/i__carry_n_11\,
      O(3) => \plusOp_inferred__15/i__carry_n_12\,
      O(2) => \plusOp_inferred__15/i__carry_n_13\,
      O(1) => \plusOp_inferred__15/i__carry_n_14\,
      O(0) => \plusOp_inferred__15/i__carry_n_15\,
      S(7) => \i__carry_i_1__11_n_0\,
      S(6) => \i__carry_i_2__4_n_0\,
      S(5) => \i__carry_i_3__4_n_0\,
      S(4) => \i__carry_i_4__4_n_0\,
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__4_n_0\,
      S(1) => \i__carry_i_7__4_n_0\,
      S(0) => \i__carry_i_8__4_n_0\
    );
\plusOp_inferred__15/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__15/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_inferred__15/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_inferred__15/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__15/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \i__carry__0_i_1__4_n_0\,
      DI(0) => K2(8),
      O(7 downto 3) => \NLW_plusOp_inferred__15/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \plusOp_inferred__15/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__15/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__15/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \i__carry__0_i_2__15_n_0\,
      S(0) => \i__carry__0_i_3__4_n_0\
    );
\plusOp_inferred__22/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__22/i__carry_n_0\,
      CO(6) => \plusOp_inferred__22/i__carry_n_1\,
      CO(5) => \plusOp_inferred__22/i__carry_n_2\,
      CO(4) => \plusOp_inferred__22/i__carry_n_3\,
      CO(3) => \NLW_plusOp_inferred__22/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_inferred__22/i__carry_n_5\,
      CO(1) => \plusOp_inferred__22/i__carry_n_6\,
      CO(0) => \plusOp_inferred__22/i__carry_n_7\,
      DI(7 downto 0) => K8(7 downto 0),
      O(7) => \plusOp_inferred__22/i__carry_n_8\,
      O(6) => \plusOp_inferred__22/i__carry_n_9\,
      O(5) => \plusOp_inferred__22/i__carry_n_10\,
      O(4) => \plusOp_inferred__22/i__carry_n_11\,
      O(3) => \plusOp_inferred__22/i__carry_n_12\,
      O(2) => \plusOp_inferred__22/i__carry_n_13\,
      O(1) => \plusOp_inferred__22/i__carry_n_14\,
      O(0) => \plusOp_inferred__22/i__carry_n_15\,
      S(7) => \i__carry_i_1__8_n_0\,
      S(6) => \i__carry_i_2__3_n_0\,
      S(5) => \i__carry_i_3__3_n_0\,
      S(4) => \i__carry_i_4__3_n_0\,
      S(3) => \i__carry_i_5__3_n_0\,
      S(2) => \i__carry_i_6__3_n_0\,
      S(1) => \i__carry_i_7__3_n_0\,
      S(0) => \i__carry_i_8__3_n_0\
    );
\plusOp_inferred__22/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__22/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_inferred__22/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_inferred__22/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__22/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \i__carry__0_i_1__2_n_0\,
      DI(0) => K8(8),
      O(7 downto 3) => \NLW_plusOp_inferred__22/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \plusOp_inferred__22/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__22/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__22/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \i__carry__0_i_2__12_n_0\,
      S(0) => \i__carry__0_i_3__3_n_0\
    );
\plusOp_inferred__24/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__24/i__carry_n_0\,
      CO(6) => \plusOp_inferred__24/i__carry_n_1\,
      CO(5) => \plusOp_inferred__24/i__carry_n_2\,
      CO(4) => \plusOp_inferred__24/i__carry_n_3\,
      CO(3) => \NLW_plusOp_inferred__24/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_inferred__24/i__carry_n_5\,
      CO(1) => \plusOp_inferred__24/i__carry_n_6\,
      CO(0) => \plusOp_inferred__24/i__carry_n_7\,
      DI(7 downto 0) => K4(7 downto 0),
      O(7) => \plusOp_inferred__24/i__carry_n_8\,
      O(6) => \plusOp_inferred__24/i__carry_n_9\,
      O(5) => \plusOp_inferred__24/i__carry_n_10\,
      O(4) => \plusOp_inferred__24/i__carry_n_11\,
      O(3) => \plusOp_inferred__24/i__carry_n_12\,
      O(2) => \plusOp_inferred__24/i__carry_n_13\,
      O(1) => \plusOp_inferred__24/i__carry_n_14\,
      O(0) => \plusOp_inferred__24/i__carry_n_15\,
      S(7) => \i__carry_i_1__12_n_0\,
      S(6) => \i__carry_i_2__5_n_0\,
      S(5) => \i__carry_i_3__5_n_0\,
      S(4) => \i__carry_i_4__5_n_0\,
      S(3) => \i__carry_i_5__5_n_0\,
      S(2) => \i__carry_i_6__5_n_0\,
      S(1) => \i__carry_i_7__5_n_0\,
      S(0) => \i__carry_i_8__5_n_0\
    );
\plusOp_inferred__24/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__24/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_inferred__24/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_inferred__24/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__24/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \i__carry__0_i_1__5_n_0\,
      DI(0) => K4(8),
      O(7 downto 3) => \NLW_plusOp_inferred__24/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \plusOp_inferred__24/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__24/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__24/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \i__carry__0_i_2__14_n_0\,
      S(0) => \i__carry__0_i_3__5_n_0\
    );
\plusOp_inferred__32/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__32/i__carry_n_0\,
      CO(6) => \plusOp_inferred__32/i__carry_n_1\,
      CO(5) => \plusOp_inferred__32/i__carry_n_2\,
      CO(4) => \plusOp_inferred__32/i__carry_n_3\,
      CO(3) => \NLW_plusOp_inferred__32/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_inferred__32/i__carry_n_5\,
      CO(1) => \plusOp_inferred__32/i__carry_n_6\,
      CO(0) => \plusOp_inferred__32/i__carry_n_7\,
      DI(7 downto 0) => K1(7 downto 0),
      O(7) => \plusOp_inferred__32/i__carry_n_8\,
      O(6) => \plusOp_inferred__32/i__carry_n_9\,
      O(5) => \plusOp_inferred__32/i__carry_n_10\,
      O(4) => \plusOp_inferred__32/i__carry_n_11\,
      O(3) => \plusOp_inferred__32/i__carry_n_12\,
      O(2) => \plusOp_inferred__32/i__carry_n_13\,
      O(1) => \plusOp_inferred__32/i__carry_n_14\,
      O(0) => \plusOp_inferred__32/i__carry_n_15\,
      S(7) => \i__carry_i_1__2_n_0\,
      S(6) => \i__carry_i_2__1_n_0\,
      S(5) => \i__carry_i_3__1_n_0\,
      S(4) => \i__carry_i_4__1_n_0\,
      S(3) => \i__carry_i_5__1_n_0\,
      S(2) => \i__carry_i_6__1_n_0\,
      S(1) => \i__carry_i_7__1_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
\plusOp_inferred__32/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__32/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_inferred__32/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_inferred__32/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__32/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \i__carry__0_i_1__0_n_0\,
      DI(0) => K1(8),
      O(7 downto 3) => \NLW_plusOp_inferred__32/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \plusOp_inferred__32/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__32/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__32/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \i__carry__0_i_2__2_n_0\,
      S(0) => \i__carry__0_i_3__1_n_0\
    );
\plusOp_inferred__4/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \plusOp_inferred__4/i__carry_n_0\,
      CO(6) => \plusOp_inferred__4/i__carry_n_1\,
      CO(5) => \plusOp_inferred__4/i__carry_n_2\,
      CO(4) => \plusOp_inferred__4/i__carry_n_3\,
      CO(3) => \NLW_plusOp_inferred__4/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_inferred__4/i__carry_n_5\,
      CO(1) => \plusOp_inferred__4/i__carry_n_6\,
      CO(0) => \plusOp_inferred__4/i__carry_n_7\,
      DI(7 downto 0) => K1(7 downto 0),
      O(7) => \plusOp_inferred__4/i__carry_n_8\,
      O(6) => \plusOp_inferred__4/i__carry_n_9\,
      O(5) => \plusOp_inferred__4/i__carry_n_10\,
      O(4) => \plusOp_inferred__4/i__carry_n_11\,
      O(3) => \plusOp_inferred__4/i__carry_n_12\,
      O(2) => \plusOp_inferred__4/i__carry_n_13\,
      O(1) => \plusOp_inferred__4/i__carry_n_14\,
      O(0) => \plusOp_inferred__4/i__carry_n_15\,
      S(7) => \i__carry_i_1__1_n_0\,
      S(6) => \i__carry_i_2__0_n_0\,
      S(5) => \i__carry_i_3__0_n_0\,
      S(4) => \i__carry_i_4__0_n_0\,
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\plusOp_inferred__4/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_inferred__4/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_inferred__4/i__carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_inferred__4/i__carry__0_n_6\,
      CO(0) => \plusOp_inferred__4/i__carry__0_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \i__carry__0_i_1__1_n_0\,
      DI(0) => K1(8),
      O(7 downto 3) => \NLW_plusOp_inferred__4/i__carry__0_O_UNCONNECTED\(7 downto 3),
      O(2) => \plusOp_inferred__4/i__carry__0_n_13\,
      O(1) => \plusOp_inferred__4/i__carry__0_n_14\,
      O(0) => \plusOp_inferred__4/i__carry__0_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \i__carry__0_i_2__3_n_0\,
      S(0) => \i__carry__0_i_3__0_n_0\
    );
reg_K1: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_47\
     port map (
      \K1_reg[9]\(9 downto 0) => K1(9 downto 0),
      Q(8 downto 0) => \needs_delay.shift_register_reg[2]_6\(8 downto 0),
      S(1) => reg_K1_n_0,
      S(0) => reg_K1_n_1,
      \abs_13_reg[7]\(7) => reg_K1_n_21,
      \abs_13_reg[7]\(6) => reg_K1_n_22,
      \abs_13_reg[7]\(5) => reg_K1_n_23,
      \abs_13_reg[7]\(4) => reg_K1_n_24,
      \abs_13_reg[7]\(3) => reg_K1_n_25,
      \abs_13_reg[7]\(2) => reg_K1_n_26,
      \abs_13_reg[7]\(1) => reg_K1_n_27,
      \abs_13_reg[7]\(0) => reg_K1_n_28,
      \abs_1_reg[10]\(1) => reg_K1_n_11,
      \abs_1_reg[10]\(0) => reg_K1_n_12,
      \abs_1_reg[7]\(7) => reg_K1_n_13,
      \abs_1_reg[7]\(6) => reg_K1_n_14,
      \abs_1_reg[7]\(5) => reg_K1_n_15,
      \abs_1_reg[7]\(4) => reg_K1_n_16,
      \abs_1_reg[7]\(3) => reg_K1_n_17,
      \abs_1_reg[7]\(2) => reg_K1_n_18,
      \abs_1_reg[7]\(1) => reg_K1_n_19,
      \abs_1_reg[7]\(0) => reg_K1_n_20,
      aclk => aclk,
      \ave_1_reg[11]\(9 downto 0) => \^q\(11 downto 2),
      \ave_4_reg[11]\(9 downto 0) => \^abs_13_reg[10]_0\(11 downto 2),
      intc_if(0) => intc_if(0)
    );
reg_K10: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_48\
     port map (
      \K10_reg[9]\(9 downto 0) => K10(9 downto 0),
      Q(9 downto 0) => \^abs_9_reg[10]_0\(11 downto 2),
      S(1) => reg_K10_n_0,
      S(0) => reg_K10_n_1,
      \abs_12_reg[10]\(8) => reg_K10_n_12,
      \abs_12_reg[10]\(7) => reg_K10_n_13,
      \abs_12_reg[10]\(6) => reg_K10_n_14,
      \abs_12_reg[10]\(5) => reg_K10_n_15,
      \abs_12_reg[10]\(4) => reg_K10_n_16,
      \abs_12_reg[10]\(3) => reg_K10_n_17,
      \abs_12_reg[10]\(2) => reg_K10_n_18,
      \abs_12_reg[10]\(1) => reg_K10_n_19,
      \abs_12_reg[10]\(0) => reg_K10_n_20,
      \abs_12_reg[7]\(7) => reg_K10_n_21,
      \abs_12_reg[7]\(6) => reg_K10_n_22,
      \abs_12_reg[7]\(5) => reg_K10_n_23,
      \abs_12_reg[7]\(4) => reg_K10_n_24,
      \abs_12_reg[7]\(3) => reg_K10_n_25,
      \abs_12_reg[7]\(2) => reg_K10_n_26,
      \abs_12_reg[7]\(1) => reg_K10_n_27,
      \abs_12_reg[7]\(0) => reg_K10_n_28,
      \abs_7_reg[10]\(1) => reg_K10_n_2,
      \abs_7_reg[10]\(0) => reg_K10_n_3,
      \abs_7_reg[7]\(7) => reg_K10_n_4,
      \abs_7_reg[7]\(6) => reg_K10_n_5,
      \abs_7_reg[7]\(5) => reg_K10_n_6,
      \abs_7_reg[7]\(4) => reg_K10_n_7,
      \abs_7_reg[7]\(3) => reg_K10_n_8,
      \abs_7_reg[7]\(2) => reg_K10_n_9,
      \abs_7_reg[7]\(1) => reg_K10_n_10,
      \abs_7_reg[7]\(0) => reg_K10_n_11,
      aclk => aclk,
      \ave_2_reg[11]\(9 downto 0) => \^abs_5_reg[10]_0\(11 downto 2),
      intc_if(0) => intc_if(0)
    );
reg_K11: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_49\
     port map (
      \K11_reg[9]\(9 downto 0) => K11(9 downto 0),
      Q(9 downto 0) => \^abs_13_reg[10]_0\(11 downto 2),
      S(1) => reg_K11_n_0,
      S(0) => reg_K11_n_1,
      \abs_16_reg[10]\(8) => reg_K11_n_10,
      \abs_16_reg[10]\(7) => reg_K11_n_11,
      \abs_16_reg[10]\(6) => reg_K11_n_12,
      \abs_16_reg[10]\(5) => reg_K11_n_13,
      \abs_16_reg[10]\(4) => reg_K11_n_14,
      \abs_16_reg[10]\(3) => reg_K11_n_15,
      \abs_16_reg[10]\(2) => reg_K11_n_16,
      \abs_16_reg[10]\(1) => reg_K11_n_17,
      \abs_16_reg[10]\(0) => reg_K11_n_18,
      \abs_16_reg[7]\(7) => reg_K11_n_2,
      \abs_16_reg[7]\(6) => reg_K11_n_3,
      \abs_16_reg[7]\(5) => reg_K11_n_4,
      \abs_16_reg[7]\(4) => reg_K11_n_5,
      \abs_16_reg[7]\(3) => reg_K11_n_6,
      \abs_16_reg[7]\(2) => reg_K11_n_7,
      \abs_16_reg[7]\(1) => reg_K11_n_8,
      \abs_16_reg[7]\(0) => reg_K11_n_9,
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_K12: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_50\
     port map (
      \K12_reg[9]\(9 downto 0) => K12(9 downto 0),
      Q(9 downto 0) => \^abs_5_reg[10]_0\(11 downto 2),
      S(1) => reg_K12_n_0,
      S(0) => reg_K12_n_1,
      \abs_8_reg[10]\(8) => reg_K12_n_10,
      \abs_8_reg[10]\(7) => reg_K12_n_11,
      \abs_8_reg[10]\(6) => reg_K12_n_12,
      \abs_8_reg[10]\(5) => reg_K12_n_13,
      \abs_8_reg[10]\(4) => reg_K12_n_14,
      \abs_8_reg[10]\(3) => reg_K12_n_15,
      \abs_8_reg[10]\(2) => reg_K12_n_16,
      \abs_8_reg[10]\(1) => reg_K12_n_17,
      \abs_8_reg[10]\(0) => reg_K12_n_18,
      \abs_8_reg[7]\(7) => reg_K12_n_2,
      \abs_8_reg[7]\(6) => reg_K12_n_3,
      \abs_8_reg[7]\(5) => reg_K12_n_4,
      \abs_8_reg[7]\(4) => reg_K12_n_5,
      \abs_8_reg[7]\(3) => reg_K12_n_6,
      \abs_8_reg[7]\(2) => reg_K12_n_7,
      \abs_8_reg[7]\(1) => reg_K12_n_8,
      \abs_8_reg[7]\(0) => reg_K12_n_9,
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_K2: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_51\
     port map (
      \K2_reg[9]\(9 downto 0) => K2(9 downto 0),
      Q(9 downto 0) => \^abs_5_reg[10]_0\(11 downto 2),
      S(1) => reg_K2_n_0,
      S(0) => reg_K2_n_1,
      \abs_5_reg[10]\(8) => reg_K2_n_10,
      \abs_5_reg[10]\(7) => reg_K2_n_11,
      \abs_5_reg[10]\(6) => reg_K2_n_12,
      \abs_5_reg[10]\(5) => reg_K2_n_13,
      \abs_5_reg[10]\(4) => reg_K2_n_14,
      \abs_5_reg[10]\(3) => reg_K2_n_15,
      \abs_5_reg[10]\(2) => reg_K2_n_16,
      \abs_5_reg[10]\(1) => reg_K2_n_17,
      \abs_5_reg[10]\(0) => reg_K2_n_18,
      \abs_5_reg[7]\(7) => reg_K2_n_2,
      \abs_5_reg[7]\(6) => reg_K2_n_3,
      \abs_5_reg[7]\(5) => reg_K2_n_4,
      \abs_5_reg[7]\(4) => reg_K2_n_5,
      \abs_5_reg[7]\(3) => reg_K2_n_6,
      \abs_5_reg[7]\(2) => reg_K2_n_7,
      \abs_5_reg[7]\(1) => reg_K2_n_8,
      \abs_5_reg[7]\(0) => reg_K2_n_9,
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_K3: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_52\
     port map (
      \K3_reg[9]\(9 downto 0) => K3(9 downto 0),
      Q(9 downto 0) => \^q\(11 downto 2),
      S(1) => reg_K3_n_0,
      S(0) => reg_K3_n_1,
      \abs_2_reg[10]\(8) => reg_K3_n_10,
      \abs_2_reg[10]\(7) => reg_K3_n_11,
      \abs_2_reg[10]\(6) => reg_K3_n_12,
      \abs_2_reg[10]\(5) => reg_K3_n_13,
      \abs_2_reg[10]\(4) => reg_K3_n_14,
      \abs_2_reg[10]\(3) => reg_K3_n_15,
      \abs_2_reg[10]\(2) => reg_K3_n_16,
      \abs_2_reg[10]\(1) => reg_K3_n_17,
      \abs_2_reg[10]\(0) => reg_K3_n_18,
      \abs_2_reg[7]\(7) => reg_K3_n_2,
      \abs_2_reg[7]\(6) => reg_K3_n_3,
      \abs_2_reg[7]\(5) => reg_K3_n_4,
      \abs_2_reg[7]\(4) => reg_K3_n_5,
      \abs_2_reg[7]\(3) => reg_K3_n_6,
      \abs_2_reg[7]\(2) => reg_K3_n_7,
      \abs_2_reg[7]\(1) => reg_K3_n_8,
      \abs_2_reg[7]\(0) => reg_K3_n_9,
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_K4: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_53\
     port map (
      \K4_reg[9]\(9 downto 0) => K4(9 downto 0),
      Q(9 downto 0) => \^abs_9_reg[10]_0\(11 downto 2),
      S(1) => reg_K4_n_0,
      S(0) => reg_K4_n_1,
      \abs_6_reg[10]\(1) => reg_K4_n_2,
      \abs_6_reg[10]\(0) => reg_K4_n_3,
      \abs_6_reg[7]\(7) => reg_K4_n_4,
      \abs_6_reg[7]\(6) => reg_K4_n_5,
      \abs_6_reg[7]\(5) => reg_K4_n_6,
      \abs_6_reg[7]\(4) => reg_K4_n_7,
      \abs_6_reg[7]\(3) => reg_K4_n_8,
      \abs_6_reg[7]\(2) => reg_K4_n_9,
      \abs_6_reg[7]\(1) => reg_K4_n_10,
      \abs_6_reg[7]\(0) => reg_K4_n_11,
      \abs_9_reg[10]\(8) => reg_K4_n_12,
      \abs_9_reg[10]\(7) => reg_K4_n_13,
      \abs_9_reg[10]\(6) => reg_K4_n_14,
      \abs_9_reg[10]\(5) => reg_K4_n_15,
      \abs_9_reg[10]\(4) => reg_K4_n_16,
      \abs_9_reg[10]\(3) => reg_K4_n_17,
      \abs_9_reg[10]\(2) => reg_K4_n_18,
      \abs_9_reg[10]\(1) => reg_K4_n_19,
      \abs_9_reg[10]\(0) => reg_K4_n_20,
      \abs_9_reg[7]\(7) => reg_K4_n_21,
      \abs_9_reg[7]\(6) => reg_K4_n_22,
      \abs_9_reg[7]\(5) => reg_K4_n_23,
      \abs_9_reg[7]\(4) => reg_K4_n_24,
      \abs_9_reg[7]\(3) => reg_K4_n_25,
      \abs_9_reg[7]\(2) => reg_K4_n_26,
      \abs_9_reg[7]\(1) => reg_K4_n_27,
      \abs_9_reg[7]\(0) => reg_K4_n_28,
      aclk => aclk,
      \ave_2_reg[11]\(9 downto 0) => \^abs_5_reg[10]_0\(11 downto 2),
      intc_if(0) => intc_if(0)
    );
reg_K5: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_54\
     port map (
      \K5_reg[9]\(9 downto 0) => K5(9 downto 0),
      Q(9 downto 0) => \^q\(11 downto 2),
      S(1) => reg_K5_n_0,
      S(0) => reg_K5_n_1,
      \abs_3_reg[10]\(8) => reg_K5_n_10,
      \abs_3_reg[10]\(7) => reg_K5_n_11,
      \abs_3_reg[10]\(6) => reg_K5_n_12,
      \abs_3_reg[10]\(5) => reg_K5_n_13,
      \abs_3_reg[10]\(4) => reg_K5_n_14,
      \abs_3_reg[10]\(3) => reg_K5_n_15,
      \abs_3_reg[10]\(2) => reg_K5_n_16,
      \abs_3_reg[10]\(1) => reg_K5_n_17,
      \abs_3_reg[10]\(0) => reg_K5_n_18,
      \abs_3_reg[7]\(7) => reg_K5_n_2,
      \abs_3_reg[7]\(6) => reg_K5_n_3,
      \abs_3_reg[7]\(5) => reg_K5_n_4,
      \abs_3_reg[7]\(4) => reg_K5_n_5,
      \abs_3_reg[7]\(3) => reg_K5_n_6,
      \abs_3_reg[7]\(2) => reg_K5_n_7,
      \abs_3_reg[7]\(1) => reg_K5_n_8,
      \abs_3_reg[7]\(0) => reg_K5_n_9,
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_K6: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_55\
     port map (
      \K6_reg[9]\(9 downto 0) => K6(9 downto 0),
      Q(9 downto 0) => \^abs_9_reg[10]_0\(11 downto 2),
      S(1) => reg_K6_n_0,
      S(0) => reg_K6_n_1,
      \abs_10_reg[10]\(8) => reg_K6_n_10,
      \abs_10_reg[10]\(7) => reg_K6_n_11,
      \abs_10_reg[10]\(6) => reg_K6_n_12,
      \abs_10_reg[10]\(5) => reg_K6_n_13,
      \abs_10_reg[10]\(4) => reg_K6_n_14,
      \abs_10_reg[10]\(3) => reg_K6_n_15,
      \abs_10_reg[10]\(2) => reg_K6_n_16,
      \abs_10_reg[10]\(1) => reg_K6_n_17,
      \abs_10_reg[10]\(0) => reg_K6_n_18,
      \abs_10_reg[7]\(7) => reg_K6_n_2,
      \abs_10_reg[7]\(6) => reg_K6_n_3,
      \abs_10_reg[7]\(5) => reg_K6_n_4,
      \abs_10_reg[7]\(4) => reg_K6_n_5,
      \abs_10_reg[7]\(3) => reg_K6_n_6,
      \abs_10_reg[7]\(2) => reg_K6_n_7,
      \abs_10_reg[7]\(1) => reg_K6_n_8,
      \abs_10_reg[7]\(0) => reg_K6_n_9,
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_K7: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_56\
     port map (
      \K7_reg[9]\(9 downto 0) => K7(9 downto 0),
      Q(9 downto 0) => \^abs_13_reg[10]_0\(11 downto 2),
      S(1) => reg_K7_n_0,
      S(0) => reg_K7_n_1,
      \abs_14_reg[10]\(8) => reg_K7_n_12,
      \abs_14_reg[10]\(7) => reg_K7_n_13,
      \abs_14_reg[10]\(6) => reg_K7_n_14,
      \abs_14_reg[10]\(5) => reg_K7_n_15,
      \abs_14_reg[10]\(4) => reg_K7_n_16,
      \abs_14_reg[10]\(3) => reg_K7_n_17,
      \abs_14_reg[10]\(2) => reg_K7_n_18,
      \abs_14_reg[10]\(1) => reg_K7_n_19,
      \abs_14_reg[10]\(0) => reg_K7_n_20,
      \abs_14_reg[7]\(7) => reg_K7_n_21,
      \abs_14_reg[7]\(6) => reg_K7_n_22,
      \abs_14_reg[7]\(5) => reg_K7_n_23,
      \abs_14_reg[7]\(4) => reg_K7_n_24,
      \abs_14_reg[7]\(3) => reg_K7_n_25,
      \abs_14_reg[7]\(2) => reg_K7_n_26,
      \abs_14_reg[7]\(1) => reg_K7_n_27,
      \abs_14_reg[7]\(0) => reg_K7_n_28,
      \abs_4_reg[10]\(1) => reg_K7_n_2,
      \abs_4_reg[10]\(0) => reg_K7_n_3,
      \abs_4_reg[7]\(7) => reg_K7_n_4,
      \abs_4_reg[7]\(6) => reg_K7_n_5,
      \abs_4_reg[7]\(5) => reg_K7_n_6,
      \abs_4_reg[7]\(4) => reg_K7_n_7,
      \abs_4_reg[7]\(3) => reg_K7_n_8,
      \abs_4_reg[7]\(2) => reg_K7_n_9,
      \abs_4_reg[7]\(1) => reg_K7_n_10,
      \abs_4_reg[7]\(0) => reg_K7_n_11,
      aclk => aclk,
      \ave_1_reg[11]\(9 downto 0) => \^q\(11 downto 2),
      intc_if(0) => intc_if(0)
    );
reg_K8: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_57\
     port map (
      \K8_reg[9]\(9 downto 0) => K8(9 downto 0),
      Q(9 downto 0) => \^abs_9_reg[10]_0\(11 downto 2),
      S(1) => reg_K8_n_0,
      S(0) => reg_K8_n_1,
      \abs_11_reg[10]\(8) => reg_K8_n_10,
      \abs_11_reg[10]\(7) => reg_K8_n_11,
      \abs_11_reg[10]\(6) => reg_K8_n_12,
      \abs_11_reg[10]\(5) => reg_K8_n_13,
      \abs_11_reg[10]\(4) => reg_K8_n_14,
      \abs_11_reg[10]\(3) => reg_K8_n_15,
      \abs_11_reg[10]\(2) => reg_K8_n_16,
      \abs_11_reg[10]\(1) => reg_K8_n_17,
      \abs_11_reg[10]\(0) => reg_K8_n_18,
      \abs_11_reg[7]\(7) => reg_K8_n_2,
      \abs_11_reg[7]\(6) => reg_K8_n_3,
      \abs_11_reg[7]\(5) => reg_K8_n_4,
      \abs_11_reg[7]\(4) => reg_K8_n_5,
      \abs_11_reg[7]\(3) => reg_K8_n_6,
      \abs_11_reg[7]\(2) => reg_K8_n_7,
      \abs_11_reg[7]\(1) => reg_K8_n_8,
      \abs_11_reg[7]\(0) => reg_K8_n_9,
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_K9: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4_58\
     port map (
      \K9_reg[9]\(9 downto 0) => K9(9 downto 0),
      Q(9 downto 0) => \^abs_13_reg[10]_0\(11 downto 2),
      S(1) => reg_K9_n_0,
      S(0) => reg_K9_n_1,
      \abs_15_reg[10]\(8) => reg_K9_n_10,
      \abs_15_reg[10]\(7) => reg_K9_n_11,
      \abs_15_reg[10]\(6) => reg_K9_n_12,
      \abs_15_reg[10]\(5) => reg_K9_n_13,
      \abs_15_reg[10]\(4) => reg_K9_n_14,
      \abs_15_reg[10]\(3) => reg_K9_n_15,
      \abs_15_reg[10]\(2) => reg_K9_n_16,
      \abs_15_reg[10]\(1) => reg_K9_n_17,
      \abs_15_reg[10]\(0) => reg_K9_n_18,
      \abs_15_reg[7]\(7) => reg_K9_n_2,
      \abs_15_reg[7]\(6) => reg_K9_n_3,
      \abs_15_reg[7]\(5) => reg_K9_n_4,
      \abs_15_reg[7]\(4) => reg_K9_n_5,
      \abs_15_reg[7]\(3) => reg_K9_n_6,
      \abs_15_reg[7]\(2) => reg_K9_n_7,
      \abs_15_reg[7]\(1) => reg_K9_n_8,
      \abs_15_reg[7]\(0) => reg_K9_n_9,
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_SDH: entity work.\design_1_v_cfa_0_0_DELAY__parameterized5_59\
     port map (
      Q(8 downto 0) => d_i(8 downto 0),
      S(2 downto 1) => var2(10 downto 9),
      S(0) => \needs_delay.shift_register_reg[5][8]__0_1\(0),
      aclk => aclk,
      \den2_reg[10]\(9 downto 0) => \den2_reg[10]\(9 downto 0),
      \den3_reg[10]\(9 downto 0) => \den3_reg[10]\(9 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[5][7]__0_0\(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0_1\(7 downto 0),
      \needs_delay.shift_register_reg[5][7]__0_1\(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0_2\(7 downto 0),
      \needs_delay.shift_register_reg[5]_0\(8 downto 0) => \needs_delay.shift_register_reg[5]_0\(8 downto 0),
      \var3p_reg[11]\(2 downto 1) => var3(10 downto 9),
      \var3p_reg[11]\(0) => \needs_delay.shift_register_reg[5][8]__0_2\(0)
    );
reg_SDV: entity work.\design_1_v_cfa_0_0_DELAY__parameterized5_60\
     port map (
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      Q(8 downto 0) => SDVp(9 downto 1),
      S(2 downto 1) => var1(10 downto 9),
      S(0) => \needs_delay.shift_register_reg[5][8]__0\(0),
      aclk => aclk,
      \den4_reg[10]\(9 downto 0) => \den4_reg[10]\(9 downto 0),
      \den4_reg[7]\(7 downto 0) => \den4_reg[7]\(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[5][7]__0_0\(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0\(7 downto 0),
      \needs_delay.shift_register_reg[5][7]__0_1\(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0_0\(7 downto 0),
      \var4p_reg[11]\(2 downto 1) => var4(10 downto 9),
      \var4p_reg[11]\(0) => \needs_delay.shift_register_reg[5][8]__0_0\(0)
    );
\s0103_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry_n_15\,
      Q => s0103(0),
      R => \^sr\(0)
    );
\s0103_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry__0_n_13\,
      Q => s0103(10),
      R => \^sr\(0)
    );
\s0103_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry_n_14\,
      Q => s0103(1),
      R => \^sr\(0)
    );
\s0103_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry_n_13\,
      Q => s0103(2),
      R => \^sr\(0)
    );
\s0103_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry_n_12\,
      Q => s0103(3),
      R => \^sr\(0)
    );
\s0103_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry_n_11\,
      Q => s0103(4),
      R => \^sr\(0)
    );
\s0103_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry_n_10\,
      Q => s0103(5),
      R => \^sr\(0)
    );
\s0103_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry_n_9\,
      Q => s0103(6),
      R => \^sr\(0)
    );
\s0103_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry_n_8\,
      Q => s0103(7),
      R => \^sr\(0)
    );
\s0103_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry__0_n_15\,
      Q => s0103(8),
      R => \^sr\(0)
    );
\s0103_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__4/i__carry__0_n_14\,
      Q => s0103(9),
      R => \^sr\(0)
    );
\s0107_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry_n_15\,
      Q => s0107(0),
      R => \^sr\(0)
    );
\s0107_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry__0_n_13\,
      Q => s0107(10),
      R => \^sr\(0)
    );
\s0107_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry_n_14\,
      Q => s0107(1),
      R => \^sr\(0)
    );
\s0107_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry_n_13\,
      Q => s0107(2),
      R => \^sr\(0)
    );
\s0107_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry_n_12\,
      Q => s0107(3),
      R => \^sr\(0)
    );
\s0107_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry_n_11\,
      Q => s0107(4),
      R => \^sr\(0)
    );
\s0107_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry_n_10\,
      Q => s0107(5),
      R => \^sr\(0)
    );
\s0107_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry_n_9\,
      Q => s0107(6),
      R => \^sr\(0)
    );
\s0107_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry_n_8\,
      Q => s0107(7),
      R => \^sr\(0)
    );
\s0107_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry__0_n_15\,
      Q => s0107(8),
      R => \^sr\(0)
    );
\s0107_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__32/i__carry__0_n_14\,
      Q => s0107(9),
      R => \^sr\(0)
    );
\s0204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry_n_15\,
      Q => s0204(0),
      R => \^sr\(0)
    );
\s0204_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry__0_n_13\,
      Q => s0204(10),
      R => \^sr\(0)
    );
\s0204_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry_n_14\,
      Q => s0204(1),
      R => \^sr\(0)
    );
\s0204_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry_n_13\,
      Q => s0204(2),
      R => \^sr\(0)
    );
\s0204_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry_n_12\,
      Q => s0204(3),
      R => \^sr\(0)
    );
\s0204_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry_n_11\,
      Q => s0204(4),
      R => \^sr\(0)
    );
\s0204_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry_n_10\,
      Q => s0204(5),
      R => \^sr\(0)
    );
\s0204_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry_n_9\,
      Q => s0204(6),
      R => \^sr\(0)
    );
\s0204_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry_n_8\,
      Q => s0204(7),
      R => \^sr\(0)
    );
\s0204_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry__0_n_15\,
      Q => s0204(8),
      R => \^sr\(0)
    );
\s0204_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__15/i__carry__0_n_14\,
      Q => s0204(9),
      R => \^sr\(0)
    );
\s0406_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry_n_15\,
      Q => s0406(0),
      R => \^sr\(0)
    );
\s0406_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry__0_n_13\,
      Q => s0406(10),
      R => \^sr\(0)
    );
\s0406_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry_n_14\,
      Q => s0406(1),
      R => \^sr\(0)
    );
\s0406_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry_n_13\,
      Q => s0406(2),
      R => \^sr\(0)
    );
\s0406_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry_n_12\,
      Q => s0406(3),
      R => \^sr\(0)
    );
\s0406_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry_n_11\,
      Q => s0406(4),
      R => \^sr\(0)
    );
\s0406_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry_n_10\,
      Q => s0406(5),
      R => \^sr\(0)
    );
\s0406_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry_n_9\,
      Q => s0406(6),
      R => \^sr\(0)
    );
\s0406_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry_n_8\,
      Q => s0406(7),
      R => \^sr\(0)
    );
\s0406_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry__0_n_15\,
      Q => s0406(8),
      R => \^sr\(0)
    );
\s0406_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__24/i__carry__0_n_14\,
      Q => s0406(9),
      R => \^sr\(0)
    );
\s0507_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry_n_15\,
      Q => s0507(0),
      R => \^sr\(0)
    );
\s0507_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry__0_n_13\,
      Q => s0507(10),
      R => \^sr\(0)
    );
\s0507_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry_n_14\,
      Q => s0507(1),
      R => \^sr\(0)
    );
\s0507_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry_n_13\,
      Q => s0507(2),
      R => \^sr\(0)
    );
\s0507_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry_n_12\,
      Q => s0507(3),
      R => \^sr\(0)
    );
\s0507_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry_n_11\,
      Q => s0507(4),
      R => \^sr\(0)
    );
\s0507_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry_n_10\,
      Q => s0507(5),
      R => \^sr\(0)
    );
\s0507_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry_n_9\,
      Q => s0507(6),
      R => \^sr\(0)
    );
\s0507_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry_n_8\,
      Q => s0507(7),
      R => \^sr\(0)
    );
\s0507_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry__0_n_15\,
      Q => s0507(8),
      R => \^sr\(0)
    );
\s0507_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__1/i__carry__0_n_14\,
      Q => s0507(9),
      R => \^sr\(0)
    );
\s0810_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry_n_15\,
      Q => s0810(0),
      R => \^sr\(0)
    );
\s0810_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry__0_n_13\,
      Q => s0810(10),
      R => \^sr\(0)
    );
\s0810_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry_n_14\,
      Q => s0810(1),
      R => \^sr\(0)
    );
\s0810_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry_n_13\,
      Q => s0810(2),
      R => \^sr\(0)
    );
\s0810_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry_n_12\,
      Q => s0810(3),
      R => \^sr\(0)
    );
\s0810_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry_n_11\,
      Q => s0810(4),
      R => \^sr\(0)
    );
\s0810_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry_n_10\,
      Q => s0810(5),
      R => \^sr\(0)
    );
\s0810_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry_n_9\,
      Q => s0810(6),
      R => \^sr\(0)
    );
\s0810_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry_n_8\,
      Q => s0810(7),
      R => \^sr\(0)
    );
\s0810_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry__0_n_15\,
      Q => s0810(8),
      R => \^sr\(0)
    );
\s0810_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__22/i__carry__0_n_14\,
      Q => s0810(9),
      R => \^sr\(0)
    );
\s0911[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K9(9),
      O => \s0911[10]_i_2_n_0\
    );
\s0911[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(9),
      I1 => K11(9),
      O => \s0911[10]_i_3_n_0\
    );
\s0911[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(8),
      I1 => K11(8),
      O => \s0911[10]_i_4_n_0\
    );
\s0911[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(7),
      I1 => K11(7),
      O => \s0911[7]_i_2_n_0\
    );
\s0911[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(6),
      I1 => K11(6),
      O => \s0911[7]_i_3_n_0\
    );
\s0911[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(5),
      I1 => K11(5),
      O => \s0911[7]_i_4_n_0\
    );
\s0911[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(4),
      I1 => K11(4),
      O => \s0911[7]_i_5_n_0\
    );
\s0911[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(3),
      I1 => K11(3),
      O => \s0911[7]_i_6_n_0\
    );
\s0911[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(2),
      I1 => K11(2),
      O => \s0911[7]_i_7_n_0\
    );
\s0911[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(1),
      I1 => K11(1),
      O => \s0911[7]_i_8_n_0\
    );
\s0911[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K9(0),
      I1 => K11(0),
      O => \s0911[7]_i_9_n_0\
    );
\s0911_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[7]_i_1_n_15\,
      Q => s0911(0),
      R => \^sr\(0)
    );
\s0911_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[10]_i_1_n_13\,
      Q => s0911(10),
      R => \^sr\(0)
    );
\s0911_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \s0911_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_s0911_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \s0911_reg[10]_i_1_n_6\,
      CO(0) => \s0911_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \s0911[10]_i_2_n_0\,
      DI(0) => K9(8),
      O(7 downto 3) => \NLW_s0911_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \s0911_reg[10]_i_1_n_13\,
      O(1) => \s0911_reg[10]_i_1_n_14\,
      O(0) => \s0911_reg[10]_i_1_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \s0911[10]_i_3_n_0\,
      S(0) => \s0911[10]_i_4_n_0\
    );
\s0911_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[7]_i_1_n_14\,
      Q => s0911(1),
      R => \^sr\(0)
    );
\s0911_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[7]_i_1_n_13\,
      Q => s0911(2),
      R => \^sr\(0)
    );
\s0911_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[7]_i_1_n_12\,
      Q => s0911(3),
      R => \^sr\(0)
    );
\s0911_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[7]_i_1_n_11\,
      Q => s0911(4),
      R => \^sr\(0)
    );
\s0911_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[7]_i_1_n_10\,
      Q => s0911(5),
      R => \^sr\(0)
    );
\s0911_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[7]_i_1_n_9\,
      Q => s0911(6),
      R => \^sr\(0)
    );
\s0911_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[7]_i_1_n_8\,
      Q => s0911(7),
      R => \^sr\(0)
    );
\s0911_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s0911_reg[7]_i_1_n_0\,
      CO(6) => \s0911_reg[7]_i_1_n_1\,
      CO(5) => \s0911_reg[7]_i_1_n_2\,
      CO(4) => \s0911_reg[7]_i_1_n_3\,
      CO(3) => \NLW_s0911_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \s0911_reg[7]_i_1_n_5\,
      CO(1) => \s0911_reg[7]_i_1_n_6\,
      CO(0) => \s0911_reg[7]_i_1_n_7\,
      DI(7 downto 0) => K9(7 downto 0),
      O(7) => \s0911_reg[7]_i_1_n_8\,
      O(6) => \s0911_reg[7]_i_1_n_9\,
      O(5) => \s0911_reg[7]_i_1_n_10\,
      O(4) => \s0911_reg[7]_i_1_n_11\,
      O(3) => \s0911_reg[7]_i_1_n_12\,
      O(2) => \s0911_reg[7]_i_1_n_13\,
      O(1) => \s0911_reg[7]_i_1_n_14\,
      O(0) => \s0911_reg[7]_i_1_n_15\,
      S(7) => \s0911[7]_i_2_n_0\,
      S(6) => \s0911[7]_i_3_n_0\,
      S(5) => \s0911[7]_i_4_n_0\,
      S(4) => \s0911[7]_i_5_n_0\,
      S(3) => \s0911[7]_i_6_n_0\,
      S(2) => \s0911[7]_i_7_n_0\,
      S(1) => \s0911[7]_i_8_n_0\,
      S(0) => \s0911[7]_i_9_n_0\
    );
\s0911_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[10]_i_1_n_15\,
      Q => s0911(8),
      R => \^sr\(0)
    );
\s0911_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \s0911_reg[10]_i_1_n_14\,
      Q => s0911(9),
      R => \^sr\(0)
    );
\s1012_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry_n_15\,
      Q => s1012(0),
      R => \^sr\(0)
    );
\s1012_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry__0_n_13\,
      Q => s1012(10),
      R => \^sr\(0)
    );
\s1012_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry_n_14\,
      Q => s1012(1),
      R => \^sr\(0)
    );
\s1012_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry_n_13\,
      Q => s1012(2),
      R => \^sr\(0)
    );
\s1012_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry_n_12\,
      Q => s1012(3),
      R => \^sr\(0)
    );
\s1012_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry_n_11\,
      Q => s1012(4),
      R => \^sr\(0)
    );
\s1012_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry_n_10\,
      Q => s1012(5),
      R => \^sr\(0)
    );
\s1012_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry_n_9\,
      Q => s1012(6),
      R => \^sr\(0)
    );
\s1012_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry_n_8\,
      Q => s1012(7),
      R => \^sr\(0)
    );
\s1012_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry__0_n_15\,
      Q => s1012(8),
      R => \^sr\(0)
    );
\s1012_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp_inferred__12/i__carry__0_n_14\,
      Q => s1012(9),
      R => \^sr\(0)
    );
sof_late_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn_out,
      O => \^sr\(0)
    );
\var1p[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(10),
      I1 => a0304(10),
      O => \var1p[11]_i_2_n_0\
    );
\var1p[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(9),
      I1 => a0304(9),
      O => \var1p[11]_i_3_n_0\
    );
\var1p[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(8),
      I1 => a0304(8),
      O => \var1p[11]_i_4_n_0\
    );
\var1p[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(7),
      I1 => a0304(7),
      O => \var1p[7]_i_2_n_0\
    );
\var1p[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(6),
      I1 => a0304(6),
      O => \var1p[7]_i_3_n_0\
    );
\var1p[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(5),
      I1 => a0304(5),
      O => \var1p[7]_i_4_n_0\
    );
\var1p[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(4),
      I1 => a0304(4),
      O => \var1p[7]_i_5_n_0\
    );
\var1p[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(3),
      I1 => a0304(3),
      O => \var1p[7]_i_6_n_0\
    );
\var1p[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(2),
      I1 => a0304(2),
      O => \var1p[7]_i_7_n_0\
    );
\var1p[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(1),
      I1 => a0304(1),
      O => \var1p[7]_i_8_n_0\
    );
\var1p[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0102(0),
      I1 => a0304(0),
      O => \var1p[7]_i_9_n_0\
    );
\var1p_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[11]_i_1_n_13\,
      Q => var1(9),
      R => \^sr\(0)
    );
\var1p_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[11]_i_1_n_4\,
      Q => var1(10),
      R => \^sr\(0)
    );
\var1p_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var1p_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var1p_reg[11]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var1p_reg[11]_i_1_n_4\,
      CO(2) => \NLW_var1p_reg[11]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \var1p_reg[11]_i_1_n_6\,
      CO(0) => \var1p_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => a0102(10 downto 8),
      O(7 downto 3) => \NLW_var1p_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \var1p_reg[11]_i_1_n_13\,
      O(1) => \var1p_reg[11]_i_1_n_14\,
      O(0) => \var1p_reg[11]_i_1_n_15\,
      S(7 downto 3) => B"00001",
      S(2) => \var1p[11]_i_2_n_0\,
      S(1) => \var1p[11]_i_3_n_0\,
      S(0) => \var1p[11]_i_4_n_0\
    );
\var1p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[7]_i_1_n_14\,
      Q => \den1_reg[10]\(0),
      R => \^sr\(0)
    );
\var1p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[7]_i_1_n_13\,
      Q => \den1_reg[10]\(1),
      R => \^sr\(0)
    );
\var1p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[7]_i_1_n_12\,
      Q => \den1_reg[10]\(2),
      R => \^sr\(0)
    );
\var1p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[7]_i_1_n_11\,
      Q => \den1_reg[10]\(3),
      R => \^sr\(0)
    );
\var1p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[7]_i_1_n_10\,
      Q => \den1_reg[10]\(4),
      R => \^sr\(0)
    );
\var1p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[7]_i_1_n_9\,
      Q => \den1_reg[10]\(5),
      R => \^sr\(0)
    );
\var1p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[7]_i_1_n_8\,
      Q => \den1_reg[10]\(6),
      R => \^sr\(0)
    );
\var1p_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var1p_reg[7]_i_1_n_0\,
      CO(6) => \var1p_reg[7]_i_1_n_1\,
      CO(5) => \var1p_reg[7]_i_1_n_2\,
      CO(4) => \var1p_reg[7]_i_1_n_3\,
      CO(3) => \NLW_var1p_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \var1p_reg[7]_i_1_n_5\,
      CO(1) => \var1p_reg[7]_i_1_n_6\,
      CO(0) => \var1p_reg[7]_i_1_n_7\,
      DI(7 downto 0) => a0102(7 downto 0),
      O(7) => \var1p_reg[7]_i_1_n_8\,
      O(6) => \var1p_reg[7]_i_1_n_9\,
      O(5) => \var1p_reg[7]_i_1_n_10\,
      O(4) => \var1p_reg[7]_i_1_n_11\,
      O(3) => \var1p_reg[7]_i_1_n_12\,
      O(2) => \var1p_reg[7]_i_1_n_13\,
      O(1) => \var1p_reg[7]_i_1_n_14\,
      O(0) => \NLW_var1p_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \var1p[7]_i_2_n_0\,
      S(6) => \var1p[7]_i_3_n_0\,
      S(5) => \var1p[7]_i_4_n_0\,
      S(4) => \var1p[7]_i_5_n_0\,
      S(3) => \var1p[7]_i_6_n_0\,
      S(2) => \var1p[7]_i_7_n_0\,
      S(1) => \var1p[7]_i_8_n_0\,
      S(0) => \var1p[7]_i_9_n_0\
    );
\var1p_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[11]_i_1_n_15\,
      Q => \den1_reg[10]\(7),
      R => \^sr\(0)
    );
\var1p_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var1p_reg[11]_i_1_n_14\,
      Q => \den1_reg[10]\(8),
      R => \^sr\(0)
    );
\var2p[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(10),
      I1 => a0708(10),
      O => \var2p[11]_i_2_n_0\
    );
\var2p[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(9),
      I1 => a0708(9),
      O => \var2p[11]_i_3_n_0\
    );
\var2p[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(8),
      I1 => a0708(8),
      O => \var2p[11]_i_4_n_0\
    );
\var2p[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(7),
      I1 => a0708(7),
      O => \var2p[7]_i_2_n_0\
    );
\var2p[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(6),
      I1 => a0708(6),
      O => \var2p[7]_i_3_n_0\
    );
\var2p[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(5),
      I1 => a0708(5),
      O => \var2p[7]_i_4_n_0\
    );
\var2p[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(4),
      I1 => a0708(4),
      O => \var2p[7]_i_5_n_0\
    );
\var2p[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(3),
      I1 => a0708(3),
      O => \var2p[7]_i_6_n_0\
    );
\var2p[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(2),
      I1 => a0708(2),
      O => \var2p[7]_i_7_n_0\
    );
\var2p[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(1),
      I1 => a0708(1),
      O => \var2p[7]_i_8_n_0\
    );
\var2p[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0506(0),
      I1 => a0708(0),
      O => \var2p[7]_i_9_n_0\
    );
\var2p_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[11]_i_1_n_13\,
      Q => var2(9),
      R => \^sr\(0)
    );
\var2p_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[11]_i_1_n_4\,
      Q => var2(10),
      R => \^sr\(0)
    );
\var2p_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var2p_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var2p_reg[11]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var2p_reg[11]_i_1_n_4\,
      CO(2) => \NLW_var2p_reg[11]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \var2p_reg[11]_i_1_n_6\,
      CO(0) => \var2p_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => a0506(10 downto 8),
      O(7 downto 3) => \NLW_var2p_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \var2p_reg[11]_i_1_n_13\,
      O(1) => \var2p_reg[11]_i_1_n_14\,
      O(0) => \var2p_reg[11]_i_1_n_15\,
      S(7 downto 3) => B"00001",
      S(2) => \var2p[11]_i_2_n_0\,
      S(1) => \var2p[11]_i_3_n_0\,
      S(0) => \var2p[11]_i_4_n_0\
    );
\var2p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[7]_i_1_n_14\,
      Q => \den2_reg[10]_0\(0),
      R => \^sr\(0)
    );
\var2p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[7]_i_1_n_13\,
      Q => \den2_reg[10]_0\(1),
      R => \^sr\(0)
    );
\var2p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[7]_i_1_n_12\,
      Q => \den2_reg[10]_0\(2),
      R => \^sr\(0)
    );
\var2p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[7]_i_1_n_11\,
      Q => \den2_reg[10]_0\(3),
      R => \^sr\(0)
    );
\var2p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[7]_i_1_n_10\,
      Q => \den2_reg[10]_0\(4),
      R => \^sr\(0)
    );
\var2p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[7]_i_1_n_9\,
      Q => \den2_reg[10]_0\(5),
      R => \^sr\(0)
    );
\var2p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[7]_i_1_n_8\,
      Q => \den2_reg[10]_0\(6),
      R => \^sr\(0)
    );
\var2p_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var2p_reg[7]_i_1_n_0\,
      CO(6) => \var2p_reg[7]_i_1_n_1\,
      CO(5) => \var2p_reg[7]_i_1_n_2\,
      CO(4) => \var2p_reg[7]_i_1_n_3\,
      CO(3) => \NLW_var2p_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \var2p_reg[7]_i_1_n_5\,
      CO(1) => \var2p_reg[7]_i_1_n_6\,
      CO(0) => \var2p_reg[7]_i_1_n_7\,
      DI(7 downto 0) => a0506(7 downto 0),
      O(7) => \var2p_reg[7]_i_1_n_8\,
      O(6) => \var2p_reg[7]_i_1_n_9\,
      O(5) => \var2p_reg[7]_i_1_n_10\,
      O(4) => \var2p_reg[7]_i_1_n_11\,
      O(3) => \var2p_reg[7]_i_1_n_12\,
      O(2) => \var2p_reg[7]_i_1_n_13\,
      O(1) => \var2p_reg[7]_i_1_n_14\,
      O(0) => \NLW_var2p_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \var2p[7]_i_2_n_0\,
      S(6) => \var2p[7]_i_3_n_0\,
      S(5) => \var2p[7]_i_4_n_0\,
      S(4) => \var2p[7]_i_5_n_0\,
      S(3) => \var2p[7]_i_6_n_0\,
      S(2) => \var2p[7]_i_7_n_0\,
      S(1) => \var2p[7]_i_8_n_0\,
      S(0) => \var2p[7]_i_9_n_0\
    );
\var2p_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[11]_i_1_n_15\,
      Q => \den2_reg[10]_0\(7),
      R => \^sr\(0)
    );
\var2p_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var2p_reg[11]_i_1_n_14\,
      Q => \den2_reg[10]_0\(8),
      R => \^sr\(0)
    );
\var3p[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(10),
      I1 => a1112(10),
      O => \var3p[11]_i_2_n_0\
    );
\var3p[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(9),
      I1 => a1112(9),
      O => \var3p[11]_i_3_n_0\
    );
\var3p[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(8),
      I1 => a1112(8),
      O => \var3p[11]_i_4_n_0\
    );
\var3p[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(7),
      I1 => a1112(7),
      O => \var3p[7]_i_2_n_0\
    );
\var3p[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(6),
      I1 => a1112(6),
      O => \var3p[7]_i_3_n_0\
    );
\var3p[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(5),
      I1 => a1112(5),
      O => \var3p[7]_i_4_n_0\
    );
\var3p[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(4),
      I1 => a1112(4),
      O => \var3p[7]_i_5_n_0\
    );
\var3p[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(3),
      I1 => a1112(3),
      O => \var3p[7]_i_6_n_0\
    );
\var3p[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(2),
      I1 => a1112(2),
      O => \var3p[7]_i_7_n_0\
    );
\var3p[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(1),
      I1 => a1112(1),
      O => \var3p[7]_i_8_n_0\
    );
\var3p[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a0910(0),
      I1 => a1112(0),
      O => \var3p[7]_i_9_n_0\
    );
\var3p_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[11]_i_1_n_13\,
      Q => var3(9),
      R => \^sr\(0)
    );
\var3p_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[11]_i_1_n_4\,
      Q => var3(10),
      R => \^sr\(0)
    );
\var3p_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var3p_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var3p_reg[11]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var3p_reg[11]_i_1_n_4\,
      CO(2) => \NLW_var3p_reg[11]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \var3p_reg[11]_i_1_n_6\,
      CO(0) => \var3p_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => a0910(10 downto 8),
      O(7 downto 3) => \NLW_var3p_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \var3p_reg[11]_i_1_n_13\,
      O(1) => \var3p_reg[11]_i_1_n_14\,
      O(0) => \var3p_reg[11]_i_1_n_15\,
      S(7 downto 3) => B"00001",
      S(2) => \var3p[11]_i_2_n_0\,
      S(1) => \var3p[11]_i_3_n_0\,
      S(0) => \var3p[11]_i_4_n_0\
    );
\var3p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[7]_i_1_n_14\,
      Q => \den3_reg[10]_0\(0),
      R => \^sr\(0)
    );
\var3p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[7]_i_1_n_13\,
      Q => \den3_reg[10]_0\(1),
      R => \^sr\(0)
    );
\var3p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[7]_i_1_n_12\,
      Q => \den3_reg[10]_0\(2),
      R => \^sr\(0)
    );
\var3p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[7]_i_1_n_11\,
      Q => \den3_reg[10]_0\(3),
      R => \^sr\(0)
    );
\var3p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[7]_i_1_n_10\,
      Q => \den3_reg[10]_0\(4),
      R => \^sr\(0)
    );
\var3p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[7]_i_1_n_9\,
      Q => \den3_reg[10]_0\(5),
      R => \^sr\(0)
    );
\var3p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[7]_i_1_n_8\,
      Q => \den3_reg[10]_0\(6),
      R => \^sr\(0)
    );
\var3p_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var3p_reg[7]_i_1_n_0\,
      CO(6) => \var3p_reg[7]_i_1_n_1\,
      CO(5) => \var3p_reg[7]_i_1_n_2\,
      CO(4) => \var3p_reg[7]_i_1_n_3\,
      CO(3) => \NLW_var3p_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \var3p_reg[7]_i_1_n_5\,
      CO(1) => \var3p_reg[7]_i_1_n_6\,
      CO(0) => \var3p_reg[7]_i_1_n_7\,
      DI(7 downto 0) => a0910(7 downto 0),
      O(7) => \var3p_reg[7]_i_1_n_8\,
      O(6) => \var3p_reg[7]_i_1_n_9\,
      O(5) => \var3p_reg[7]_i_1_n_10\,
      O(4) => \var3p_reg[7]_i_1_n_11\,
      O(3) => \var3p_reg[7]_i_1_n_12\,
      O(2) => \var3p_reg[7]_i_1_n_13\,
      O(1) => \var3p_reg[7]_i_1_n_14\,
      O(0) => \NLW_var3p_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \var3p[7]_i_2_n_0\,
      S(6) => \var3p[7]_i_3_n_0\,
      S(5) => \var3p[7]_i_4_n_0\,
      S(4) => \var3p[7]_i_5_n_0\,
      S(3) => \var3p[7]_i_6_n_0\,
      S(2) => \var3p[7]_i_7_n_0\,
      S(1) => \var3p[7]_i_8_n_0\,
      S(0) => \var3p[7]_i_9_n_0\
    );
\var3p_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[11]_i_1_n_15\,
      Q => \den3_reg[10]_0\(7),
      R => \^sr\(0)
    );
\var3p_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var3p_reg[11]_i_1_n_14\,
      Q => \den3_reg[10]_0\(8),
      R => \^sr\(0)
    );
\var4p[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(10),
      I1 => a1516(10),
      O => \var4p[11]_i_2_n_0\
    );
\var4p[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(9),
      I1 => a1516(9),
      O => \var4p[11]_i_3_n_0\
    );
\var4p[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(8),
      I1 => a1516(8),
      O => \var4p[11]_i_4_n_0\
    );
\var4p[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(7),
      I1 => a1516(7),
      O => \var4p[7]_i_2_n_0\
    );
\var4p[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(6),
      I1 => a1516(6),
      O => \var4p[7]_i_3_n_0\
    );
\var4p[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(5),
      I1 => a1516(5),
      O => \var4p[7]_i_4_n_0\
    );
\var4p[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(4),
      I1 => a1516(4),
      O => \var4p[7]_i_5_n_0\
    );
\var4p[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(3),
      I1 => a1516(3),
      O => \var4p[7]_i_6_n_0\
    );
\var4p[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(2),
      I1 => a1516(2),
      O => \var4p[7]_i_7_n_0\
    );
\var4p[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(1),
      I1 => a1516(1),
      O => \var4p[7]_i_8_n_0\
    );
\var4p[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a1314(0),
      I1 => a1516(0),
      O => \var4p[7]_i_9_n_0\
    );
\var4p_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[11]_i_1_n_13\,
      Q => var4(9),
      R => \^sr\(0)
    );
\var4p_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[11]_i_1_n_4\,
      Q => var4(10),
      R => \^sr\(0)
    );
\var4p_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var4p_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var4p_reg[11]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var4p_reg[11]_i_1_n_4\,
      CO(2) => \NLW_var4p_reg[11]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \var4p_reg[11]_i_1_n_6\,
      CO(0) => \var4p_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => a1314(10 downto 8),
      O(7 downto 3) => \NLW_var4p_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2) => \var4p_reg[11]_i_1_n_13\,
      O(1) => \var4p_reg[11]_i_1_n_14\,
      O(0) => \var4p_reg[11]_i_1_n_15\,
      S(7 downto 3) => B"00001",
      S(2) => \var4p[11]_i_2_n_0\,
      S(1) => \var4p[11]_i_3_n_0\,
      S(0) => \var4p[11]_i_4_n_0\
    );
\var4p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[7]_i_1_n_14\,
      Q => \den4_reg[10]_0\(0),
      R => \^sr\(0)
    );
\var4p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[7]_i_1_n_13\,
      Q => \den4_reg[10]_0\(1),
      R => \^sr\(0)
    );
\var4p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[7]_i_1_n_12\,
      Q => \den4_reg[10]_0\(2),
      R => \^sr\(0)
    );
\var4p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[7]_i_1_n_11\,
      Q => \den4_reg[10]_0\(3),
      R => \^sr\(0)
    );
\var4p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[7]_i_1_n_10\,
      Q => \den4_reg[10]_0\(4),
      R => \^sr\(0)
    );
\var4p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[7]_i_1_n_9\,
      Q => \den4_reg[10]_0\(5),
      R => \^sr\(0)
    );
\var4p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[7]_i_1_n_8\,
      Q => \den4_reg[10]_0\(6),
      R => \^sr\(0)
    );
\var4p_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var4p_reg[7]_i_1_n_0\,
      CO(6) => \var4p_reg[7]_i_1_n_1\,
      CO(5) => \var4p_reg[7]_i_1_n_2\,
      CO(4) => \var4p_reg[7]_i_1_n_3\,
      CO(3) => \NLW_var4p_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \var4p_reg[7]_i_1_n_5\,
      CO(1) => \var4p_reg[7]_i_1_n_6\,
      CO(0) => \var4p_reg[7]_i_1_n_7\,
      DI(7 downto 0) => a1314(7 downto 0),
      O(7) => \var4p_reg[7]_i_1_n_8\,
      O(6) => \var4p_reg[7]_i_1_n_9\,
      O(5) => \var4p_reg[7]_i_1_n_10\,
      O(4) => \var4p_reg[7]_i_1_n_11\,
      O(3) => \var4p_reg[7]_i_1_n_12\,
      O(2) => \var4p_reg[7]_i_1_n_13\,
      O(1) => \var4p_reg[7]_i_1_n_14\,
      O(0) => \NLW_var4p_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \var4p[7]_i_2_n_0\,
      S(6) => \var4p[7]_i_3_n_0\,
      S(5) => \var4p[7]_i_4_n_0\,
      S(4) => \var4p[7]_i_5_n_0\,
      S(3) => \var4p[7]_i_6_n_0\,
      S(2) => \var4p[7]_i_7_n_0\,
      S(1) => \var4p[7]_i_8_n_0\,
      S(0) => \var4p[7]_i_9_n_0\
    );
\var4p_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[11]_i_1_n_15\,
      Q => \den4_reg[10]_0\(7),
      R => \^sr\(0)
    );
\var4p_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \var4p_reg[11]_i_1_n_14\,
      Q => \den4_reg[10]_0\(8),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_bilinear_cross is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetn_out : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5][2]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[28][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5][3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    core_en_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[5][3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[28][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_bilinear_cross : entity is "bilinear_cross";
end design_1_v_cfa_0_0_bilinear_cross;

architecture STRUCTURE of design_1_v_cfa_0_0_bilinear_cross is
  signal \ABS\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal agdiff0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \agdiff0[1]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff0[2]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff0[3]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff0[4]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff0[5]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff0[6]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff0[7]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff0[8]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff0[8]_i_2_n_0\ : STD_LOGIC;
  signal agdiff1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \agdiff1[8]_i_2_n_0\ : STD_LOGIC;
  signal agdiff2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \agdiff2[1]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff2[2]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff2[3]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff2[4]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff2[5]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff2[6]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff2[7]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff2[8]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff2[8]_i_2_n_0\ : STD_LOGIC;
  signal agdiff3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \agdiff3[1]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff3[2]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff3[3]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff3[4]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff3[5]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff3[6]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff3[7]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff3[8]_i_1_n_0\ : STD_LOGIC;
  signal \agdiff3[8]_i_2_n_0\ : STD_LOGIC;
  signal delay_g_c_n_0 : STD_LOGIC;
  signal delay_g_c_n_1 : STD_LOGIC;
  signal delay_g_c_n_10 : STD_LOGIC;
  signal delay_g_c_n_11 : STD_LOGIC;
  signal delay_g_c_n_12 : STD_LOGIC;
  signal delay_g_c_n_13 : STD_LOGIC;
  signal delay_g_c_n_14 : STD_LOGIC;
  signal delay_g_c_n_15 : STD_LOGIC;
  signal delay_g_c_n_16 : STD_LOGIC;
  signal delay_g_c_n_2 : STD_LOGIC;
  signal delay_g_c_n_3 : STD_LOGIC;
  signal delay_g_c_n_4 : STD_LOGIC;
  signal delay_g_c_n_5 : STD_LOGIC;
  signal delay_g_c_n_6 : STD_LOGIC;
  signal delay_g_c_n_7 : STD_LOGIC;
  signal delay_g_c_n_8 : STD_LOGIC;
  signal delay_g_c_n_9 : STD_LOGIC;
  signal delay_i_al2_n_0 : STD_LOGIC;
  signal delay_i_al2_n_1 : STD_LOGIC;
  signal delay_i_al2_n_2 : STD_LOGIC;
  signal delay_i_al2_n_3 : STD_LOGIC;
  signal delay_i_al2_n_4 : STD_LOGIC;
  signal delay_i_al_n_0 : STD_LOGIC;
  signal delay_i_al_n_1 : STD_LOGIC;
  signal delay_i_al_n_10 : STD_LOGIC;
  signal delay_i_al_n_11 : STD_LOGIC;
  signal delay_i_al_n_12 : STD_LOGIC;
  signal delay_i_al_n_13 : STD_LOGIC;
  signal delay_i_al_n_14 : STD_LOGIC;
  signal delay_i_al_n_15 : STD_LOGIC;
  signal delay_i_al_n_2 : STD_LOGIC;
  signal delay_i_al_n_3 : STD_LOGIC;
  signal delay_i_al_n_4 : STD_LOGIC;
  signal delay_i_al_n_5 : STD_LOGIC;
  signal delay_i_al_n_6 : STD_LOGIC;
  signal delay_i_al_n_7 : STD_LOGIC;
  signal delay_i_al_n_8 : STD_LOGIC;
  signal delay_i_al_n_9 : STD_LOGIC;
  signal delay_i_ar2_n_0 : STD_LOGIC;
  signal delay_i_ar2_n_1 : STD_LOGIC;
  signal delay_i_ar2_n_12 : STD_LOGIC;
  signal delay_i_ar2_n_13 : STD_LOGIC;
  signal delay_i_ar2_n_14 : STD_LOGIC;
  signal delay_i_ar2_n_15 : STD_LOGIC;
  signal delay_i_ar2_n_16 : STD_LOGIC;
  signal delay_i_ar2_n_17 : STD_LOGIC;
  signal delay_i_ar2_n_18 : STD_LOGIC;
  signal delay_i_ar2_n_19 : STD_LOGIC;
  signal delay_i_ar2_n_2 : STD_LOGIC;
  signal delay_i_ar2_n_20 : STD_LOGIC;
  signal delay_i_ar2_n_3 : STD_LOGIC;
  signal delay_i_ar2_n_4 : STD_LOGIC;
  signal delay_i_ar2_n_5 : STD_LOGIC;
  signal delay_i_ar2_n_6 : STD_LOGIC;
  signal delay_i_ar2_n_7 : STD_LOGIC;
  signal delay_i_ar_n_0 : STD_LOGIC;
  signal delay_i_ar_n_1 : STD_LOGIC;
  signal delay_i_ar_n_10 : STD_LOGIC;
  signal delay_i_ar_n_11 : STD_LOGIC;
  signal delay_i_ar_n_12 : STD_LOGIC;
  signal delay_i_ar_n_13 : STD_LOGIC;
  signal delay_i_ar_n_14 : STD_LOGIC;
  signal delay_i_ar_n_15 : STD_LOGIC;
  signal delay_i_ar_n_2 : STD_LOGIC;
  signal delay_i_ar_n_3 : STD_LOGIC;
  signal delay_i_ar_n_4 : STD_LOGIC;
  signal delay_i_ar_n_5 : STD_LOGIC;
  signal delay_i_ar_n_6 : STD_LOGIC;
  signal delay_i_ar_n_7 : STD_LOGIC;
  signal delay_i_ar_n_8 : STD_LOGIC;
  signal delay_i_ar_n_9 : STD_LOGIC;
  signal delay_i_bl2_n_0 : STD_LOGIC;
  signal delay_i_bl2_n_1 : STD_LOGIC;
  signal delay_i_bl2_n_2 : STD_LOGIC;
  signal delay_i_bl2_n_3 : STD_LOGIC;
  signal delay_i_bl2_n_4 : STD_LOGIC;
  signal delay_i_bl2_n_5 : STD_LOGIC;
  signal delay_i_bl2_n_6 : STD_LOGIC;
  signal delay_i_bl2_n_7 : STD_LOGIC;
  signal delay_i_bl_n_0 : STD_LOGIC;
  signal delay_i_bl_n_1 : STD_LOGIC;
  signal delay_i_bl_n_10 : STD_LOGIC;
  signal delay_i_bl_n_11 : STD_LOGIC;
  signal delay_i_bl_n_12 : STD_LOGIC;
  signal delay_i_bl_n_13 : STD_LOGIC;
  signal delay_i_bl_n_14 : STD_LOGIC;
  signal delay_i_bl_n_15 : STD_LOGIC;
  signal delay_i_bl_n_2 : STD_LOGIC;
  signal delay_i_bl_n_3 : STD_LOGIC;
  signal delay_i_bl_n_4 : STD_LOGIC;
  signal delay_i_bl_n_5 : STD_LOGIC;
  signal delay_i_bl_n_6 : STD_LOGIC;
  signal delay_i_bl_n_7 : STD_LOGIC;
  signal delay_i_bl_n_8 : STD_LOGIC;
  signal delay_i_bl_n_9 : STD_LOGIC;
  signal delay_i_br2_n_0 : STD_LOGIC;
  signal delay_i_br2_n_1 : STD_LOGIC;
  signal delay_i_br2_n_2 : STD_LOGIC;
  signal delay_i_br2_n_3 : STD_LOGIC;
  signal delay_i_br2_n_4 : STD_LOGIC;
  signal delay_i_br2_n_5 : STD_LOGIC;
  signal delay_i_br2_n_6 : STD_LOGIC;
  signal delay_i_br2_n_7 : STD_LOGIC;
  signal delay_i_br_n_0 : STD_LOGIC;
  signal delay_i_br_n_1 : STD_LOGIC;
  signal delay_i_br_n_10 : STD_LOGIC;
  signal delay_i_br_n_11 : STD_LOGIC;
  signal delay_i_br_n_12 : STD_LOGIC;
  signal delay_i_br_n_13 : STD_LOGIC;
  signal delay_i_br_n_14 : STD_LOGIC;
  signal delay_i_br_n_15 : STD_LOGIC;
  signal delay_i_br_n_2 : STD_LOGIC;
  signal delay_i_br_n_3 : STD_LOGIC;
  signal delay_i_br_n_4 : STD_LOGIC;
  signal delay_i_br_n_5 : STD_LOGIC;
  signal delay_i_br_n_6 : STD_LOGIC;
  signal delay_i_br_n_7 : STD_LOGIC;
  signal delay_i_br_n_8 : STD_LOGIC;
  signal delay_i_br_n_9 : STD_LOGIC;
  signal delay_m_al_n_0 : STD_LOGIC;
  signal delay_m_al_n_1 : STD_LOGIC;
  signal delay_m_al_n_2 : STD_LOGIC;
  signal delay_m_al_n_3 : STD_LOGIC;
  signal delay_m_al_n_4 : STD_LOGIC;
  signal delay_m_ar_n_0 : STD_LOGIC;
  signal delay_m_ar_n_1 : STD_LOGIC;
  signal delay_m_ar_n_2 : STD_LOGIC;
  signal delay_m_ar_n_3 : STD_LOGIC;
  signal delay_m_ar_n_4 : STD_LOGIC;
  signal delay_m_ar_n_5 : STD_LOGIC;
  signal delay_m_ar_n_6 : STD_LOGIC;
  signal delay_m_ar_n_7 : STD_LOGIC;
  signal delay_m_bl_n_0 : STD_LOGIC;
  signal delay_m_bl_n_1 : STD_LOGIC;
  signal delay_m_bl_n_2 : STD_LOGIC;
  signal delay_m_bl_n_3 : STD_LOGIC;
  signal delay_m_bl_n_4 : STD_LOGIC;
  signal delay_m_bl_n_5 : STD_LOGIC;
  signal delay_m_bl_n_6 : STD_LOGIC;
  signal delay_m_bl_n_7 : STD_LOGIC;
  signal delay_m_br_n_0 : STD_LOGIC;
  signal delay_m_br_n_1 : STD_LOGIC;
  signal delay_m_br_n_2 : STD_LOGIC;
  signal delay_m_br_n_3 : STD_LOGIC;
  signal delay_m_br_n_4 : STD_LOGIC;
  signal delay_m_br_n_5 : STD_LOGIC;
  signal delay_m_br_n_6 : STD_LOGIC;
  signal delay_m_br_n_7 : STD_LOGIC;
  signal enable : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gc_m_ial : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gc_m_iar : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gc_m_ibl : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gc_m_ibr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i[7]_i_10_n_0\ : STD_LOGIC;
  signal \i[7]_i_11_n_0\ : STD_LOGIC;
  signal \i[7]_i_12_n_0\ : STD_LOGIC;
  signal \i[7]_i_13_n_0\ : STD_LOGIC;
  signal \i[7]_i_14_n_0\ : STD_LOGIC;
  signal \i[7]_i_15_n_0\ : STD_LOGIC;
  signal \i[7]_i_16_n_0\ : STD_LOGIC;
  signal \i[7]_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__50_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__51_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__52_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__53_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__54_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__55_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal i_addend1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_al : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_ar : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_bl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_br : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_minus_m : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal ltOp : STD_LOGIC;
  signal ltOp_carry_i_10_n_0 : STD_LOGIC;
  signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_i_2_n_0 : STD_LOGIC;
  signal ltOp_carry_i_3_n_0 : STD_LOGIC;
  signal ltOp_carry_i_4_n_0 : STD_LOGIC;
  signal ltOp_carry_i_5_n_0 : STD_LOGIC;
  signal ltOp_carry_i_6_n_0 : STD_LOGIC;
  signal ltOp_carry_i_7_n_0 : STD_LOGIC;
  signal ltOp_carry_i_8_n_0 : STD_LOGIC;
  signal ltOp_carry_i_9_n_0 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal ltOp_carry_n_5 : STD_LOGIC;
  signal ltOp_carry_n_6 : STD_LOGIC;
  signal ltOp_carry_n_7 : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \ltOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \ltOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \ltOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \ltOp_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \ltOp_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \ltOp_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \ltOp_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \ltOp_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \ltOp_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \ltOp_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal m : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \m[7]_i_10_n_0\ : STD_LOGIC;
  signal \m[7]_i_11_n_0\ : STD_LOGIC;
  signal \m[7]_i_12_n_0\ : STD_LOGIC;
  signal \m[7]_i_13_n_0\ : STD_LOGIC;
  signal \m[7]_i_14_n_0\ : STD_LOGIC;
  signal \m[7]_i_15_n_0\ : STD_LOGIC;
  signal \m[7]_i_16_n_0\ : STD_LOGIC;
  signal \m[7]_i_17_n_0\ : STD_LOGIC;
  signal \m[7]_i_18_n_0\ : STD_LOGIC;
  signal \m[7]_i_19_n_0\ : STD_LOGIC;
  signal \m[7]_i_20_n_0\ : STD_LOGIC;
  signal \m[7]_i_21_n_0\ : STD_LOGIC;
  signal m_addend1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m_al_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_al_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_al_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_al_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_al_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_al_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_al_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_al_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_ar_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_ar_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_ar_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_ar_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_ar_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_ar_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_ar_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_ar_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_bl_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_bl_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_bl_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_bl_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_bl_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_bl_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_bl_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_bl_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_br_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_br_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_br_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_br_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_br_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_br_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_br_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_br_reg_n_0_[7]\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q[0]_i_1_n_0\ : STD_LOGIC;
  signal \q[1]_i_1_n_0\ : STD_LOGIC;
  signal \q[2]_i_1_n_0\ : STD_LOGIC;
  signal \q[3]_i_1_n_0\ : STD_LOGIC;
  signal \q[4]_i_1_n_0\ : STD_LOGIC;
  signal \q[5]_i_1_n_0\ : STD_LOGIC;
  signal \q[6]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_1_n_0\ : STD_LOGIC;
  signal \q[7]_i_2_n_0\ : STD_LOGIC;
  signal \raw_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ltOp_inferred__3/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ltOp_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ltOp_inferred__4/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ltOp_inferred__4/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \agdiff0[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \agdiff0[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \agdiff0[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \agdiff0[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \agdiff0[7]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \agdiff0[8]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \agdiff1[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \agdiff1[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \agdiff1[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \agdiff1[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \agdiff1[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \agdiff1[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \agdiff2[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \agdiff2[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \agdiff2[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \agdiff2[6]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \agdiff2[7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \agdiff2[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \agdiff3[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \agdiff3[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \agdiff3[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \agdiff3[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \agdiff3[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \agdiff3[8]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \q[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \q[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \q[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \q[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \q[4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \q[5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \q[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \q[7]_i_2\ : label is "soft_lutpair160";
begin
\agdiff0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => gc_m_ial(0),
      I1 => gc_m_ial(8),
      I2 => gc_m_ial(1),
      O => \agdiff0[1]_i_1_n_0\
    );
\agdiff0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => gc_m_ial(1),
      I1 => gc_m_ial(0),
      I2 => gc_m_ial(8),
      I3 => gc_m_ial(2),
      O => \agdiff0[2]_i_1_n_0\
    );
\agdiff0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => gc_m_ial(2),
      I1 => gc_m_ial(0),
      I2 => gc_m_ial(1),
      I3 => gc_m_ial(8),
      I4 => gc_m_ial(3),
      O => \agdiff0[3]_i_1_n_0\
    );
\agdiff0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => gc_m_ial(3),
      I1 => gc_m_ial(1),
      I2 => gc_m_ial(0),
      I3 => gc_m_ial(2),
      I4 => gc_m_ial(8),
      I5 => gc_m_ial(4),
      O => \agdiff0[4]_i_1_n_0\
    );
\agdiff0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \agdiff0[8]_i_2_n_0\,
      I1 => gc_m_ial(8),
      I2 => gc_m_ial(5),
      O => \agdiff0[5]_i_1_n_0\
    );
\agdiff0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => gc_m_ial(5),
      I1 => \agdiff0[8]_i_2_n_0\,
      I2 => gc_m_ial(8),
      I3 => gc_m_ial(6),
      O => \agdiff0[6]_i_1_n_0\
    );
\agdiff0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \agdiff0[8]_i_2_n_0\,
      I1 => gc_m_ial(5),
      I2 => gc_m_ial(6),
      I3 => gc_m_ial(8),
      I4 => gc_m_ial(7),
      O => \agdiff0[7]_i_1_n_0\
    );
\agdiff0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => gc_m_ial(5),
      I1 => gc_m_ial(6),
      I2 => gc_m_ial(7),
      I3 => \agdiff0[8]_i_2_n_0\,
      I4 => gc_m_ial(8),
      O => \agdiff0[8]_i_1_n_0\
    );
\agdiff0[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => gc_m_ial(3),
      I1 => gc_m_ial(1),
      I2 => gc_m_ial(0),
      I3 => gc_m_ial(2),
      I4 => gc_m_ial(4),
      O => \agdiff0[8]_i_2_n_0\
    );
\agdiff0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => gc_m_ial(0),
      Q => agdiff0(0),
      R => aresetn
    );
\agdiff0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff0[1]_i_1_n_0\,
      Q => agdiff0(1),
      R => aresetn
    );
\agdiff0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff0[2]_i_1_n_0\,
      Q => agdiff0(2),
      R => aresetn
    );
\agdiff0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff0[3]_i_1_n_0\,
      Q => agdiff0(3),
      R => aresetn
    );
\agdiff0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff0[4]_i_1_n_0\,
      Q => agdiff0(4),
      R => aresetn
    );
\agdiff0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff0[5]_i_1_n_0\,
      Q => agdiff0(5),
      R => aresetn
    );
\agdiff0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff0[6]_i_1_n_0\,
      Q => agdiff0(6),
      R => aresetn
    );
\agdiff0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff0[7]_i_1_n_0\,
      Q => agdiff0(7),
      R => aresetn
    );
\agdiff0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff0[8]_i_1_n_0\,
      Q => agdiff0(8),
      R => aresetn
    );
\agdiff1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => gc_m_ibl(0),
      I1 => gc_m_ibl(8),
      I2 => gc_m_ibl(1),
      O => \ABS\(1)
    );
\agdiff1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => gc_m_ibl(1),
      I1 => gc_m_ibl(0),
      I2 => gc_m_ibl(8),
      I3 => gc_m_ibl(2),
      O => \ABS\(2)
    );
\agdiff1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => gc_m_ibl(2),
      I1 => gc_m_ibl(0),
      I2 => gc_m_ibl(1),
      I3 => gc_m_ibl(8),
      I4 => gc_m_ibl(3),
      O => \ABS\(3)
    );
\agdiff1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => gc_m_ibl(3),
      I1 => gc_m_ibl(1),
      I2 => gc_m_ibl(0),
      I3 => gc_m_ibl(2),
      I4 => gc_m_ibl(8),
      I5 => gc_m_ibl(4),
      O => \ABS\(4)
    );
\agdiff1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \agdiff1[8]_i_2_n_0\,
      I1 => gc_m_ibl(8),
      I2 => gc_m_ibl(5),
      O => \ABS\(5)
    );
\agdiff1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => gc_m_ibl(5),
      I1 => \agdiff1[8]_i_2_n_0\,
      I2 => gc_m_ibl(8),
      I3 => gc_m_ibl(6),
      O => \ABS\(6)
    );
\agdiff1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \agdiff1[8]_i_2_n_0\,
      I1 => gc_m_ibl(5),
      I2 => gc_m_ibl(6),
      I3 => gc_m_ibl(8),
      I4 => gc_m_ibl(7),
      O => \ABS\(7)
    );
\agdiff1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => gc_m_ibl(5),
      I1 => gc_m_ibl(6),
      I2 => gc_m_ibl(7),
      I3 => \agdiff1[8]_i_2_n_0\,
      I4 => gc_m_ibl(8),
      O => \ABS\(8)
    );
\agdiff1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => gc_m_ibl(3),
      I1 => gc_m_ibl(1),
      I2 => gc_m_ibl(0),
      I3 => gc_m_ibl(2),
      I4 => gc_m_ibl(4),
      O => \agdiff1[8]_i_2_n_0\
    );
\agdiff1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => gc_m_ibl(0),
      Q => agdiff1(0),
      R => aresetn
    );
\agdiff1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(1),
      Q => agdiff1(1),
      R => aresetn
    );
\agdiff1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(2),
      Q => agdiff1(2),
      R => aresetn
    );
\agdiff1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(3),
      Q => agdiff1(3),
      R => aresetn
    );
\agdiff1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(4),
      Q => agdiff1(4),
      R => aresetn
    );
\agdiff1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(5),
      Q => agdiff1(5),
      R => aresetn
    );
\agdiff1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(6),
      Q => agdiff1(6),
      R => aresetn
    );
\agdiff1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(7),
      Q => agdiff1(7),
      R => aresetn
    );
\agdiff1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(8),
      Q => agdiff1(8),
      R => aresetn
    );
\agdiff2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => gc_m_iar(0),
      I1 => gc_m_iar(8),
      I2 => gc_m_iar(1),
      O => \agdiff2[1]_i_1_n_0\
    );
\agdiff2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => gc_m_iar(1),
      I1 => gc_m_iar(0),
      I2 => gc_m_iar(8),
      I3 => gc_m_iar(2),
      O => \agdiff2[2]_i_1_n_0\
    );
\agdiff2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => gc_m_iar(2),
      I1 => gc_m_iar(0),
      I2 => gc_m_iar(1),
      I3 => gc_m_iar(8),
      I4 => gc_m_iar(3),
      O => \agdiff2[3]_i_1_n_0\
    );
\agdiff2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => gc_m_iar(3),
      I1 => gc_m_iar(1),
      I2 => gc_m_iar(0),
      I3 => gc_m_iar(2),
      I4 => gc_m_iar(8),
      I5 => gc_m_iar(4),
      O => \agdiff2[4]_i_1_n_0\
    );
\agdiff2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \agdiff2[8]_i_2_n_0\,
      I1 => gc_m_iar(8),
      I2 => gc_m_iar(5),
      O => \agdiff2[5]_i_1_n_0\
    );
\agdiff2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => gc_m_iar(5),
      I1 => \agdiff2[8]_i_2_n_0\,
      I2 => gc_m_iar(8),
      I3 => gc_m_iar(6),
      O => \agdiff2[6]_i_1_n_0\
    );
\agdiff2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \agdiff2[8]_i_2_n_0\,
      I1 => gc_m_iar(5),
      I2 => gc_m_iar(6),
      I3 => gc_m_iar(8),
      I4 => gc_m_iar(7),
      O => \agdiff2[7]_i_1_n_0\
    );
\agdiff2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => gc_m_iar(5),
      I1 => gc_m_iar(6),
      I2 => gc_m_iar(7),
      I3 => \agdiff2[8]_i_2_n_0\,
      I4 => gc_m_iar(8),
      O => \agdiff2[8]_i_1_n_0\
    );
\agdiff2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => gc_m_iar(3),
      I1 => gc_m_iar(1),
      I2 => gc_m_iar(0),
      I3 => gc_m_iar(2),
      I4 => gc_m_iar(4),
      O => \agdiff2[8]_i_2_n_0\
    );
\agdiff2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => gc_m_iar(0),
      Q => agdiff2(0),
      R => aresetn
    );
\agdiff2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff2[1]_i_1_n_0\,
      Q => agdiff2(1),
      R => aresetn
    );
\agdiff2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff2[2]_i_1_n_0\,
      Q => agdiff2(2),
      R => aresetn
    );
\agdiff2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff2[3]_i_1_n_0\,
      Q => agdiff2(3),
      R => aresetn
    );
\agdiff2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff2[4]_i_1_n_0\,
      Q => agdiff2(4),
      R => aresetn
    );
\agdiff2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff2[5]_i_1_n_0\,
      Q => agdiff2(5),
      R => aresetn
    );
\agdiff2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff2[6]_i_1_n_0\,
      Q => agdiff2(6),
      R => aresetn
    );
\agdiff2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff2[7]_i_1_n_0\,
      Q => agdiff2(7),
      R => aresetn
    );
\agdiff2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff2[8]_i_1_n_0\,
      Q => agdiff2(8),
      R => aresetn
    );
\agdiff3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => gc_m_ibr(0),
      I1 => gc_m_ibr(8),
      I2 => gc_m_ibr(1),
      O => \agdiff3[1]_i_1_n_0\
    );
\agdiff3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => gc_m_ibr(1),
      I1 => gc_m_ibr(0),
      I2 => gc_m_ibr(8),
      I3 => gc_m_ibr(2),
      O => \agdiff3[2]_i_1_n_0\
    );
\agdiff3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => gc_m_ibr(2),
      I1 => gc_m_ibr(0),
      I2 => gc_m_ibr(1),
      I3 => gc_m_ibr(8),
      I4 => gc_m_ibr(3),
      O => \agdiff3[3]_i_1_n_0\
    );
\agdiff3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => gc_m_ibr(3),
      I1 => gc_m_ibr(1),
      I2 => gc_m_ibr(0),
      I3 => gc_m_ibr(2),
      I4 => gc_m_ibr(8),
      I5 => gc_m_ibr(4),
      O => \agdiff3[4]_i_1_n_0\
    );
\agdiff3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \agdiff3[8]_i_2_n_0\,
      I1 => gc_m_ibr(8),
      I2 => gc_m_ibr(5),
      O => \agdiff3[5]_i_1_n_0\
    );
\agdiff3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => gc_m_ibr(5),
      I1 => \agdiff3[8]_i_2_n_0\,
      I2 => gc_m_ibr(8),
      I3 => gc_m_ibr(6),
      O => \agdiff3[6]_i_1_n_0\
    );
\agdiff3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \agdiff3[8]_i_2_n_0\,
      I1 => gc_m_ibr(5),
      I2 => gc_m_ibr(6),
      I3 => gc_m_ibr(8),
      I4 => gc_m_ibr(7),
      O => \agdiff3[7]_i_1_n_0\
    );
\agdiff3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => gc_m_ibr(5),
      I1 => gc_m_ibr(6),
      I2 => gc_m_ibr(7),
      I3 => \agdiff3[8]_i_2_n_0\,
      I4 => gc_m_ibr(8),
      O => \agdiff3[8]_i_1_n_0\
    );
\agdiff3[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => gc_m_ibr(3),
      I1 => gc_m_ibr(1),
      I2 => gc_m_ibr(0),
      I3 => gc_m_ibr(2),
      I4 => gc_m_ibr(4),
      O => \agdiff3[8]_i_2_n_0\
    );
\agdiff3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => gc_m_ibr(0),
      Q => agdiff3(0),
      R => aresetn
    );
\agdiff3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff3[1]_i_1_n_0\,
      Q => agdiff3(1),
      R => aresetn
    );
\agdiff3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff3[2]_i_1_n_0\,
      Q => agdiff3(2),
      R => aresetn
    );
\agdiff3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff3[3]_i_1_n_0\,
      Q => agdiff3(3),
      R => aresetn
    );
\agdiff3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff3[4]_i_1_n_0\,
      Q => agdiff3(4),
      R => aresetn
    );
\agdiff3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff3[5]_i_1_n_0\,
      Q => agdiff3(5),
      R => aresetn
    );
\agdiff3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff3[6]_i_1_n_0\,
      Q => agdiff3(6),
      R => aresetn
    );
\agdiff3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff3[7]_i_1_n_0\,
      Q => agdiff3(7),
      R => aresetn
    );
\agdiff3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \agdiff3[8]_i_1_n_0\,
      Q => agdiff3(8),
      R => aresetn
    );
delay_g_c: entity work.\design_1_v_cfa_0_0_DELAY__parameterized17_28\
     port map (
      DI(6) => delay_g_c_n_8,
      DI(5) => delay_g_c_n_9,
      DI(4) => delay_g_c_n_10,
      DI(3) => delay_g_c_n_11,
      DI(2) => delay_g_c_n_12,
      DI(1) => delay_g_c_n_13,
      DI(0) => delay_g_c_n_14,
      Q(7 downto 0) => Q(7 downto 0),
      S(7) => delay_g_c_n_0,
      S(6) => delay_g_c_n_1,
      S(5) => delay_g_c_n_2,
      S(4) => delay_g_c_n_3,
      S(3) => delay_g_c_n_4,
      S(2) => delay_g_c_n_5,
      S(1) => delay_g_c_n_6,
      S(0) => delay_g_c_n_7,
      aclk => aclk,
      \i_minus_m_reg[9]\(8 downto 0) => i_minus_m(9 downto 1),
      intc_if(0) => intc_if(0),
      \raw_reg[10]\(0) => delay_g_c_n_15,
      \raw_reg[10]_0\(0) => delay_g_c_n_16
    );
delay_i_al: entity work.\design_1_v_cfa_0_0_DELAY__parameterized20\
     port map (
      Q(7 downto 0) => i_al(7 downto 0),
      S(7) => delay_i_al_n_8,
      S(6) => delay_i_al_n_9,
      S(5) => delay_i_al_n_10,
      S(4) => delay_i_al_n_11,
      S(3) => delay_i_al_n_12,
      S(2) => delay_i_al_n_13,
      S(1) => delay_i_al_n_14,
      S(0) => delay_i_al_n_15,
      aclk => aclk,
      \g_d3_reg[7]\(7 downto 0) => Q(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[3][0]__0_0\ => delay_i_al_n_7,
      \needs_delay.shift_register_reg[3][1]__0_0\ => delay_i_al_n_6,
      \needs_delay.shift_register_reg[3][2]__0_0\ => delay_i_al_n_5,
      \needs_delay.shift_register_reg[3][3]__0_0\ => delay_i_al_n_4,
      \needs_delay.shift_register_reg[3][4]__0_0\ => delay_i_al_n_3,
      \needs_delay.shift_register_reg[3][5]__0_0\ => delay_i_al_n_2,
      \needs_delay.shift_register_reg[3][6]__0_0\ => delay_i_al_n_1,
      \needs_delay.shift_register_reg[3][7]__0_0\ => delay_i_al_n_0
    );
delay_i_al2: entity work.\design_1_v_cfa_0_0_DELAY__parameterized20_29\
     port map (
      DI(2) => i_addend1(6),
      DI(1) => i_addend1(2),
      DI(0) => i_addend1(0),
      aclk => aclk,
      \enable_reg[0]\ => \m[7]_i_19_n_0\,
      \enable_reg[5]\ => \m[7]_i_18_n_0\,
      \i_reg[7]\ => delay_i_al2_n_0,
      \i_reg[7]_0\ => delay_i_al2_n_1,
      \i_reg[7]_1\ => delay_i_al2_n_2,
      \i_reg[7]_2\ => delay_i_al2_n_3,
      \i_reg[7]_3\ => delay_i_al2_n_4,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[3][0]__0_0\ => delay_i_al_n_7,
      \needs_delay.shift_register_reg[3][0]__0_1\ => delay_i_bl2_n_7,
      \needs_delay.shift_register_reg[3][0]__0_2\ => delay_i_ar2_n_7,
      \needs_delay.shift_register_reg[3][1]__0_0\ => delay_i_al_n_6,
      \needs_delay.shift_register_reg[3][2]__0_0\ => delay_i_al_n_5,
      \needs_delay.shift_register_reg[3][2]__0_1\ => delay_i_bl2_n_5,
      \needs_delay.shift_register_reg[3][2]__0_2\ => delay_i_ar2_n_5,
      \needs_delay.shift_register_reg[3][3]__0_0\ => delay_i_al_n_4,
      \needs_delay.shift_register_reg[3][4]__0_0\ => delay_i_al_n_3,
      \needs_delay.shift_register_reg[3][5]__0_0\ => delay_i_al_n_2,
      \needs_delay.shift_register_reg[3][6]__0_0\ => delay_i_al_n_1,
      \needs_delay.shift_register_reg[3][6]__0_1\ => delay_i_ar2_n_1,
      \needs_delay.shift_register_reg[3][6]__0_2\ => delay_i_bl2_n_1,
      \needs_delay.shift_register_reg[3][7]__0_0\ => delay_i_al_n_0
    );
delay_i_ar: entity work.\design_1_v_cfa_0_0_DELAY__parameterized20_30\
     port map (
      Q(7 downto 0) => i_ar(7 downto 0),
      S(7) => delay_i_ar_n_8,
      S(6) => delay_i_ar_n_9,
      S(5) => delay_i_ar_n_10,
      S(4) => delay_i_ar_n_11,
      S(3) => delay_i_ar_n_12,
      S(2) => delay_i_ar_n_13,
      S(1) => delay_i_ar_n_14,
      S(0) => delay_i_ar_n_15,
      aclk => aclk,
      \g_d3_reg[7]\(7 downto 0) => Q(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[3][0]__0_0\ => delay_i_ar_n_7,
      \needs_delay.shift_register_reg[3][1]__0_0\ => delay_i_ar_n_6,
      \needs_delay.shift_register_reg[3][2]__0_0\ => delay_i_ar_n_5,
      \needs_delay.shift_register_reg[3][3]__0_0\ => delay_i_ar_n_4,
      \needs_delay.shift_register_reg[3][4]__0_0\ => delay_i_ar_n_3,
      \needs_delay.shift_register_reg[3][5]__0_0\ => delay_i_ar_n_2,
      \needs_delay.shift_register_reg[3][6]__0_0\ => delay_i_ar_n_1,
      \needs_delay.shift_register_reg[3][7]__0_0\ => delay_i_ar_n_0
    );
delay_i_ar2: entity work.\design_1_v_cfa_0_0_DELAY__parameterized20_31\
     port map (
      D(8) => delay_i_ar2_n_12,
      D(7) => delay_i_ar2_n_13,
      D(6) => delay_i_ar2_n_14,
      D(5) => delay_i_ar2_n_15,
      D(4) => delay_i_ar2_n_16,
      D(3) => delay_i_ar2_n_17,
      D(2) => delay_i_ar2_n_18,
      D(1) => delay_i_ar2_n_19,
      D(0) => delay_i_ar2_n_20,
      DI(3) => i_addend1(7),
      DI(2) => i_addend1(5),
      DI(1) => i_addend1(3),
      DI(0) => i_addend1(1),
      S(7) => \i[7]_i_10_n_0\,
      S(6) => \i[7]_i_11_n_0\,
      S(5) => \i[7]_i_12_n_0\,
      S(4) => \i[7]_i_13_n_0\,
      S(3) => \i[7]_i_14_n_0\,
      S(2) => \i[7]_i_15_n_0\,
      S(1) => \i[7]_i_16_n_0\,
      S(0) => \i[7]_i_17_n_0\,
      aclk => aclk,
      \enable_reg[0]\ => \m[7]_i_19_n_0\,
      \enable_reg[5]\ => \m[7]_i_18_n_0\,
      \i_reg[7]\ => delay_i_ar2_n_0,
      \i_reg[7]_0\ => delay_i_ar2_n_1,
      \i_reg[7]_1\ => delay_i_ar2_n_2,
      \i_reg[7]_2\ => delay_i_ar2_n_3,
      \i_reg[7]_3\ => delay_i_ar2_n_4,
      \i_reg[7]_4\ => delay_i_ar2_n_5,
      \i_reg[7]_5\ => delay_i_ar2_n_6,
      \i_reg[7]_6\ => delay_i_ar2_n_7,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[3][0]__0_0\ => delay_i_ar_n_7,
      \needs_delay.shift_register_reg[3][1]__0_0\ => delay_i_ar_n_6,
      \needs_delay.shift_register_reg[3][1]__0_1\ => delay_i_al2_n_4,
      \needs_delay.shift_register_reg[3][1]__0_2\ => delay_i_bl2_n_6,
      \needs_delay.shift_register_reg[3][2]__0_0\ => delay_i_ar_n_5,
      \needs_delay.shift_register_reg[3][3]__0_0\ => delay_i_ar_n_4,
      \needs_delay.shift_register_reg[3][3]__0_1\ => delay_i_al2_n_3,
      \needs_delay.shift_register_reg[3][3]__0_2\ => delay_i_bl2_n_4,
      \needs_delay.shift_register_reg[3][4]__0_0\ => delay_i_ar_n_3,
      \needs_delay.shift_register_reg[3][5]__0_0\ => delay_i_ar_n_2,
      \needs_delay.shift_register_reg[3][5]__0_1\ => delay_i_al2_n_1,
      \needs_delay.shift_register_reg[3][5]__0_2\ => delay_i_bl2_n_2,
      \needs_delay.shift_register_reg[3][6]__0_0\ => delay_i_ar_n_1,
      \needs_delay.shift_register_reg[3][6]__0_1\(3) => i_addend1(6),
      \needs_delay.shift_register_reg[3][6]__0_1\(2) => i_addend1(4),
      \needs_delay.shift_register_reg[3][6]__0_1\(1) => i_addend1(2),
      \needs_delay.shift_register_reg[3][6]__0_1\(0) => i_addend1(0),
      \needs_delay.shift_register_reg[3][7]__0_0\ => delay_i_ar_n_0,
      \needs_delay.shift_register_reg[3][7]__0_1\ => delay_i_al2_n_0,
      \needs_delay.shift_register_reg[3][7]__0_2\ => delay_i_bl2_n_0
    );
delay_i_bl: entity work.\design_1_v_cfa_0_0_DELAY__parameterized20_32\
     port map (
      Q(7 downto 0) => i_bl(7 downto 0),
      S(7) => delay_i_bl_n_8,
      S(6) => delay_i_bl_n_9,
      S(5) => delay_i_bl_n_10,
      S(4) => delay_i_bl_n_11,
      S(3) => delay_i_bl_n_12,
      S(2) => delay_i_bl_n_13,
      S(1) => delay_i_bl_n_14,
      S(0) => delay_i_bl_n_15,
      aclk => aclk,
      \g_d3_reg[7]\(7 downto 0) => Q(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[3][0]__0_0\ => delay_i_bl_n_7,
      \needs_delay.shift_register_reg[3][1]__0_0\ => delay_i_bl_n_6,
      \needs_delay.shift_register_reg[3][2]__0_0\ => delay_i_bl_n_5,
      \needs_delay.shift_register_reg[3][3]__0_0\ => delay_i_bl_n_4,
      \needs_delay.shift_register_reg[3][4]__0_0\ => delay_i_bl_n_3,
      \needs_delay.shift_register_reg[3][5]__0_0\ => delay_i_bl_n_2,
      \needs_delay.shift_register_reg[3][6]__0_0\ => delay_i_bl_n_1,
      \needs_delay.shift_register_reg[3][7]__0_0\ => delay_i_bl_n_0
    );
delay_i_bl2: entity work.\design_1_v_cfa_0_0_DELAY__parameterized20_33\
     port map (
      aclk => aclk,
      \enable_reg[0]\ => \m[7]_i_19_n_0\,
      \enable_reg[5]\ => \m[7]_i_18_n_0\,
      \i_reg[7]\ => delay_i_bl2_n_0,
      \i_reg[7]_0\ => delay_i_bl2_n_1,
      \i_reg[7]_1\ => delay_i_bl2_n_2,
      \i_reg[7]_2\ => delay_i_bl2_n_3,
      \i_reg[7]_3\ => delay_i_bl2_n_4,
      \i_reg[7]_4\ => delay_i_bl2_n_5,
      \i_reg[7]_5\ => delay_i_bl2_n_6,
      \i_reg[7]_6\ => delay_i_bl2_n_7,
      \i_reg[7]_7\(0) => i_addend1(4),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[3][0]__0_0\ => delay_i_bl_n_7,
      \needs_delay.shift_register_reg[3][1]__0_0\ => delay_i_bl_n_6,
      \needs_delay.shift_register_reg[3][2]__0_0\ => delay_i_bl_n_5,
      \needs_delay.shift_register_reg[3][3]__0_0\ => delay_i_bl_n_4,
      \needs_delay.shift_register_reg[3][4]__0_0\ => delay_i_bl_n_3,
      \needs_delay.shift_register_reg[3][4]__0_1\ => delay_i_ar2_n_3,
      \needs_delay.shift_register_reg[3][4]__0_2\ => delay_i_al2_n_2,
      \needs_delay.shift_register_reg[3][5]__0_0\ => delay_i_bl_n_2,
      \needs_delay.shift_register_reg[3][6]__0_0\ => delay_i_bl_n_1,
      \needs_delay.shift_register_reg[3][7]__0_0\ => delay_i_bl_n_0
    );
delay_i_br: entity work.\design_1_v_cfa_0_0_DELAY__parameterized20_34\
     port map (
      Q(7 downto 0) => i_br(7 downto 0),
      S(7) => delay_i_br_n_8,
      S(6) => delay_i_br_n_9,
      S(5) => delay_i_br_n_10,
      S(4) => delay_i_br_n_11,
      S(3) => delay_i_br_n_12,
      S(2) => delay_i_br_n_13,
      S(1) => delay_i_br_n_14,
      S(0) => delay_i_br_n_15,
      aclk => aclk,
      \g_d3_reg[7]\(7 downto 0) => Q(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[3][0]__0_0\ => delay_i_br_n_7,
      \needs_delay.shift_register_reg[3][1]__0_0\ => delay_i_br_n_6,
      \needs_delay.shift_register_reg[3][2]__0_0\ => delay_i_br_n_5,
      \needs_delay.shift_register_reg[3][3]__0_0\ => delay_i_br_n_4,
      \needs_delay.shift_register_reg[3][4]__0_0\ => delay_i_br_n_3,
      \needs_delay.shift_register_reg[3][5]__0_0\ => delay_i_br_n_2,
      \needs_delay.shift_register_reg[3][6]__0_0\ => delay_i_br_n_1,
      \needs_delay.shift_register_reg[3][7]__0_0\ => delay_i_br_n_0
    );
delay_i_br2: entity work.\design_1_v_cfa_0_0_DELAY__parameterized20_35\
     port map (
      aclk => aclk,
      \i_reg[7]\ => delay_i_br2_n_0,
      \i_reg[7]_0\ => delay_i_br2_n_1,
      \i_reg[7]_1\ => delay_i_br2_n_2,
      \i_reg[7]_2\ => delay_i_br2_n_3,
      \i_reg[7]_3\ => delay_i_br2_n_4,
      \i_reg[7]_4\ => delay_i_br2_n_5,
      \i_reg[7]_5\ => delay_i_br2_n_6,
      \i_reg[7]_6\ => delay_i_br2_n_7,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[3][0]__0_0\ => delay_i_br_n_7,
      \needs_delay.shift_register_reg[3][1]__0_0\ => delay_i_br_n_6,
      \needs_delay.shift_register_reg[3][2]__0_0\ => delay_i_br_n_5,
      \needs_delay.shift_register_reg[3][3]__0_0\ => delay_i_br_n_4,
      \needs_delay.shift_register_reg[3][4]__0_0\ => delay_i_br_n_3,
      \needs_delay.shift_register_reg[3][5]__0_0\ => delay_i_br_n_2,
      \needs_delay.shift_register_reg[3][6]__0_0\ => delay_i_br_n_1,
      \needs_delay.shift_register_reg[3][7]__0_0\ => delay_i_br_n_0
    );
delay_m_al: entity work.\design_1_v_cfa_0_0_DELAY__parameterized21_36\
     port map (
      DI(2) => m_addend1(6),
      DI(1) => m_addend1(2),
      DI(0) => m_addend1(0),
      Q(7) => \m_al_reg_n_0_[7]\,
      Q(6) => \m_al_reg_n_0_[6]\,
      Q(5) => \m_al_reg_n_0_[5]\,
      Q(4) => \m_al_reg_n_0_[4]\,
      Q(3) => \m_al_reg_n_0_[3]\,
      Q(2) => \m_al_reg_n_0_[2]\,
      Q(1) => \m_al_reg_n_0_[1]\,
      Q(0) => \m_al_reg_n_0_[0]\,
      aclk => aclk,
      \enable_reg[0]\ => \m[7]_i_19_n_0\,
      \enable_reg[5]\ => \m[7]_i_18_n_0\,
      intc_if(0) => intc_if(0),
      \m_reg[7]\ => delay_m_al_n_0,
      \m_reg[7]_0\ => delay_m_al_n_1,
      \m_reg[7]_1\ => delay_m_al_n_2,
      \m_reg[7]_2\ => delay_m_al_n_3,
      \m_reg[7]_3\ => delay_m_al_n_4,
      \needs_delay.shift_register_reg[6][0]__0_0\ => delay_m_bl_n_7,
      \needs_delay.shift_register_reg[6][0]__0_1\ => delay_m_ar_n_7,
      \needs_delay.shift_register_reg[6][2]__0_0\ => delay_m_bl_n_5,
      \needs_delay.shift_register_reg[6][2]__0_1\ => delay_m_ar_n_5,
      \needs_delay.shift_register_reg[6][6]__0_0\ => delay_m_ar_n_1,
      \needs_delay.shift_register_reg[6][6]__0_1\ => delay_m_bl_n_1
    );
delay_m_ar: entity work.\design_1_v_cfa_0_0_DELAY__parameterized21_37\
     port map (
      D(8 downto 0) => plusOp(8 downto 0),
      DI(3) => m_addend1(7),
      DI(2) => m_addend1(5),
      DI(1) => m_addend1(3),
      DI(0) => m_addend1(1),
      Q(7) => \m_ar_reg_n_0_[7]\,
      Q(6) => \m_ar_reg_n_0_[6]\,
      Q(5) => \m_ar_reg_n_0_[5]\,
      Q(4) => \m_ar_reg_n_0_[4]\,
      Q(3) => \m_ar_reg_n_0_[3]\,
      Q(2) => \m_ar_reg_n_0_[2]\,
      Q(1) => \m_ar_reg_n_0_[1]\,
      Q(0) => \m_ar_reg_n_0_[0]\,
      S(7) => \m[7]_i_10_n_0\,
      S(6) => \m[7]_i_11_n_0\,
      S(5) => \m[7]_i_12_n_0\,
      S(4) => \m[7]_i_13_n_0\,
      S(3) => \m[7]_i_14_n_0\,
      S(2) => \m[7]_i_15_n_0\,
      S(1) => \m[7]_i_16_n_0\,
      S(0) => \m[7]_i_17_n_0\,
      aclk => aclk,
      \enable_reg[0]\ => \m[7]_i_19_n_0\,
      \enable_reg[5]\ => \m[7]_i_18_n_0\,
      intc_if(0) => intc_if(0),
      \m_reg[7]\ => delay_m_ar_n_0,
      \m_reg[7]_0\ => delay_m_ar_n_1,
      \m_reg[7]_1\ => delay_m_ar_n_2,
      \m_reg[7]_2\ => delay_m_ar_n_3,
      \m_reg[7]_3\ => delay_m_ar_n_4,
      \m_reg[7]_4\ => delay_m_ar_n_5,
      \m_reg[7]_5\ => delay_m_ar_n_6,
      \m_reg[7]_6\ => delay_m_ar_n_7,
      \needs_delay.shift_register_reg[6][1]__0_0\ => delay_m_al_n_4,
      \needs_delay.shift_register_reg[6][1]__0_1\ => delay_m_bl_n_6,
      \needs_delay.shift_register_reg[6][3]__0_0\ => delay_m_al_n_3,
      \needs_delay.shift_register_reg[6][3]__0_1\ => delay_m_bl_n_4,
      \needs_delay.shift_register_reg[6][5]__0_0\ => delay_m_al_n_1,
      \needs_delay.shift_register_reg[6][5]__0_1\ => delay_m_bl_n_2,
      \needs_delay.shift_register_reg[6][6]__0_0\(3) => m_addend1(6),
      \needs_delay.shift_register_reg[6][6]__0_0\(2) => m_addend1(4),
      \needs_delay.shift_register_reg[6][6]__0_0\(1) => m_addend1(2),
      \needs_delay.shift_register_reg[6][6]__0_0\(0) => m_addend1(0),
      \needs_delay.shift_register_reg[6][7]__0_0\ => delay_m_al_n_0,
      \needs_delay.shift_register_reg[6][7]__0_1\ => delay_m_bl_n_0
    );
delay_m_bl: entity work.\design_1_v_cfa_0_0_DELAY__parameterized21_38\
     port map (
      Q(7) => \m_bl_reg_n_0_[7]\,
      Q(6) => \m_bl_reg_n_0_[6]\,
      Q(5) => \m_bl_reg_n_0_[5]\,
      Q(4) => \m_bl_reg_n_0_[4]\,
      Q(3) => \m_bl_reg_n_0_[3]\,
      Q(2) => \m_bl_reg_n_0_[2]\,
      Q(1) => \m_bl_reg_n_0_[1]\,
      Q(0) => \m_bl_reg_n_0_[0]\,
      aclk => aclk,
      \enable_reg[0]\ => \m[7]_i_19_n_0\,
      \enable_reg[5]\ => \m[7]_i_18_n_0\,
      intc_if(0) => intc_if(0),
      \m_reg[7]\ => delay_m_bl_n_0,
      \m_reg[7]_0\ => delay_m_bl_n_1,
      \m_reg[7]_1\ => delay_m_bl_n_2,
      \m_reg[7]_2\ => delay_m_bl_n_3,
      \m_reg[7]_3\ => delay_m_bl_n_4,
      \m_reg[7]_4\ => delay_m_bl_n_5,
      \m_reg[7]_5\ => delay_m_bl_n_6,
      \m_reg[7]_6\ => delay_m_bl_n_7,
      \m_reg[7]_7\(0) => m_addend1(4),
      \needs_delay.shift_register_reg[6][4]__0_0\ => delay_m_ar_n_3,
      \needs_delay.shift_register_reg[6][4]__0_1\ => delay_m_al_n_2
    );
delay_m_br: entity work.\design_1_v_cfa_0_0_DELAY__parameterized21_39\
     port map (
      Q(7) => \m_br_reg_n_0_[7]\,
      Q(6) => \m_br_reg_n_0_[6]\,
      Q(5) => \m_br_reg_n_0_[5]\,
      Q(4) => \m_br_reg_n_0_[4]\,
      Q(3) => \m_br_reg_n_0_[3]\,
      Q(2) => \m_br_reg_n_0_[2]\,
      Q(1) => \m_br_reg_n_0_[1]\,
      Q(0) => \m_br_reg_n_0_[0]\,
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \m_reg[7]\ => delay_m_br_n_0,
      \m_reg[7]_0\ => delay_m_br_n_1,
      \m_reg[7]_1\ => delay_m_br_n_2,
      \m_reg[7]_2\ => delay_m_br_n_3,
      \m_reg[7]_3\ => delay_m_br_n_4,
      \m_reg[7]_4\ => delay_m_br_n_5,
      \m_reg[7]_5\ => delay_m_br_n_6,
      \m_reg[7]_6\ => delay_m_br_n_7
    );
\enable_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => ltOp_carry_n_3,
      Q => enable(0),
      R => '0'
    );
\enable_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \ltOp_inferred__0/i__carry_n_3\,
      Q => enable(1),
      R => '0'
    );
\enable_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \ltOp_inferred__1/i__carry_n_3\,
      Q => enable(2),
      R => '0'
    );
\enable_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \ltOp_inferred__2/i__carry_n_3\,
      Q => enable(3),
      R => '0'
    );
\enable_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \ltOp_inferred__3/i__carry_n_3\,
      Q => enable(4),
      R => '0'
    );
\enable_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => ltOp,
      Q => enable(5),
      R => '0'
    );
\gc_m_ial_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry_n_15\,
      Q => gc_m_ial(0),
      R => '0'
    );
\gc_m_ial_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry_n_14\,
      Q => gc_m_ial(1),
      R => '0'
    );
\gc_m_ial_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry_n_13\,
      Q => gc_m_ial(2),
      R => '0'
    );
\gc_m_ial_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry_n_12\,
      Q => gc_m_ial(3),
      R => '0'
    );
\gc_m_ial_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry_n_11\,
      Q => gc_m_ial(4),
      R => '0'
    );
\gc_m_ial_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry_n_10\,
      Q => gc_m_ial(5),
      R => '0'
    );
\gc_m_ial_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry_n_9\,
      Q => gc_m_ial(6),
      R => '0'
    );
\gc_m_ial_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry_n_8\,
      Q => gc_m_ial(7),
      R => '0'
    );
\gc_m_ial_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__0/i__carry__0_n_15\,
      Q => gc_m_ial(8),
      R => '0'
    );
\gc_m_iar_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry_n_15\,
      Q => gc_m_iar(0),
      R => '0'
    );
\gc_m_iar_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry_n_14\,
      Q => gc_m_iar(1),
      R => '0'
    );
\gc_m_iar_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry_n_13\,
      Q => gc_m_iar(2),
      R => '0'
    );
\gc_m_iar_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry_n_12\,
      Q => gc_m_iar(3),
      R => '0'
    );
\gc_m_iar_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry_n_11\,
      Q => gc_m_iar(4),
      R => '0'
    );
\gc_m_iar_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry_n_10\,
      Q => gc_m_iar(5),
      R => '0'
    );
\gc_m_iar_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry_n_9\,
      Q => gc_m_iar(6),
      R => '0'
    );
\gc_m_iar_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry_n_8\,
      Q => gc_m_iar(7),
      R => '0'
    );
\gc_m_iar_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__1/i__carry__0_n_15\,
      Q => gc_m_iar(8),
      R => '0'
    );
\gc_m_ibl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(0),
      Q => gc_m_ibl(0),
      R => '0'
    );
\gc_m_ibl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(1),
      Q => gc_m_ibl(1),
      R => '0'
    );
\gc_m_ibl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(2),
      Q => gc_m_ibl(2),
      R => '0'
    );
\gc_m_ibl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(3),
      Q => gc_m_ibl(3),
      R => '0'
    );
\gc_m_ibl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(4),
      Q => gc_m_ibl(4),
      R => '0'
    );
\gc_m_ibl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(5),
      Q => gc_m_ibl(5),
      R => '0'
    );
\gc_m_ibl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(6),
      Q => gc_m_ibl(6),
      R => '0'
    );
\gc_m_ibl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(7),
      Q => gc_m_ibl(7),
      R => '0'
    );
\gc_m_ibl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => minusOp(8),
      Q => gc_m_ibl(8),
      R => '0'
    );
\gc_m_ibr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry_n_15\,
      Q => gc_m_ibr(0),
      R => '0'
    );
\gc_m_ibr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry_n_14\,
      Q => gc_m_ibr(1),
      R => '0'
    );
\gc_m_ibr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry_n_13\,
      Q => gc_m_ibr(2),
      R => '0'
    );
\gc_m_ibr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry_n_12\,
      Q => gc_m_ibr(3),
      R => '0'
    );
\gc_m_ibr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry_n_11\,
      Q => gc_m_ibr(4),
      R => '0'
    );
\gc_m_ibr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry_n_10\,
      Q => gc_m_ibr(5),
      R => '0'
    );
\gc_m_ibr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry_n_9\,
      Q => gc_m_ibr(6),
      R => '0'
    );
\gc_m_ibr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry_n_8\,
      Q => gc_m_ibr(7),
      R => '0'
    );
\gc_m_ibr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \minusOp_inferred__2/i__carry__0_n_15\,
      Q => gc_m_ibr(8),
      R => '0'
    );
\i[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => i_addend1(7),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_i_br2_n_0,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_i_ar2_n_0,
      I5 => delay_i_bl2_n_0,
      O => \i[7]_i_10_n_0\
    );
\i[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => i_addend1(6),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_i_br2_n_1,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_i_ar2_n_1,
      I5 => delay_i_bl2_n_1,
      O => \i[7]_i_11_n_0\
    );
\i[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => i_addend1(5),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_i_br2_n_2,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_i_ar2_n_2,
      I5 => delay_i_bl2_n_2,
      O => \i[7]_i_12_n_0\
    );
\i[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => i_addend1(4),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_i_br2_n_3,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_i_ar2_n_3,
      I5 => delay_i_bl2_n_3,
      O => \i[7]_i_13_n_0\
    );
\i[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655569A9A559A9A"
    )
        port map (
      I0 => i_addend1(3),
      I1 => \m[7]_i_20_n_0\,
      I2 => delay_i_ar2_n_4,
      I3 => \m[7]_i_21_n_0\,
      I4 => delay_i_bl2_n_4,
      I5 => delay_i_br2_n_4,
      O => \i[7]_i_14_n_0\
    );
\i[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => i_addend1(2),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_i_br2_n_5,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_i_ar2_n_5,
      I5 => delay_i_bl2_n_5,
      O => \i[7]_i_15_n_0\
    );
\i[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655A65556A6A6A6"
    )
        port map (
      I0 => i_addend1(1),
      I1 => delay_i_ar2_n_6,
      I2 => \m[7]_i_20_n_0\,
      I3 => \m[7]_i_21_n_0\,
      I4 => delay_i_br2_n_6,
      I5 => delay_i_bl2_n_6,
      O => \i[7]_i_16_n_0\
    );
\i[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => i_addend1(0),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_i_br2_n_7,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_i_ar2_n_7,
      I5 => delay_i_bl2_n_7,
      O => \i[7]_i_17_n_0\
    );
\i__carry__0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(8),
      I1 => m(8),
      O => \i__carry__0_i_1__22_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_minus_m(9),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff2(0),
      I1 => agdiff0(0),
      I2 => agdiff2(1),
      I3 => agdiff0(1),
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(0),
      I1 => agdiff0(0),
      I2 => agdiff3(1),
      I3 => agdiff0(1),
      O => \i__carry_i_10__0_n_0\
    );
\i__carry_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff2(0),
      I1 => agdiff1(0),
      I2 => agdiff2(1),
      I3 => agdiff1(1),
      O => \i__carry_i_10__1_n_0\
    );
\i__carry_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(0),
      I1 => agdiff1(0),
      I2 => agdiff3(1),
      I3 => agdiff1(1),
      O => \i__carry_i_10__2_n_0\
    );
\i__carry_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(0),
      I1 => agdiff2(0),
      I2 => agdiff3(1),
      I3 => agdiff2(1),
      O => \i__carry_i_10__3_n_0\
    );
\i__carry_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => agdiff3(8),
      I1 => agdiff2(8),
      O => \i__carry_i_1__50_n_0\
    );
\i__carry_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => agdiff3(8),
      I1 => agdiff0(8),
      O => \i__carry_i_1__51_n_0\
    );
\i__carry_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => agdiff2(8),
      I1 => agdiff0(8),
      O => \i__carry_i_1__52_n_0\
    );
\i__carry_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => agdiff2(8),
      I1 => agdiff1(8),
      O => \i__carry_i_1__53_n_0\
    );
\i__carry_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => agdiff3(8),
      I1 => agdiff1(8),
      O => \i__carry_i_1__54_n_0\
    );
\i__carry_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(7),
      I1 => m(7),
      O => \i__carry_i_1__55_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(6),
      I1 => agdiff2(6),
      I2 => agdiff2(7),
      I3 => agdiff3(7),
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(6),
      I1 => m(6),
      O => \i__carry_i_2__55_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff2(6),
      I1 => agdiff0(6),
      I2 => agdiff0(7),
      I3 => agdiff2(7),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(6),
      I1 => agdiff0(6),
      I2 => agdiff0(7),
      I3 => agdiff3(7),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff2(6),
      I1 => agdiff1(6),
      I2 => agdiff1(7),
      I3 => agdiff2(7),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(6),
      I1 => agdiff1(6),
      I2 => agdiff1(7),
      I3 => agdiff3(7),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(4),
      I1 => agdiff2(4),
      I2 => agdiff2(5),
      I3 => agdiff3(5),
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(5),
      I1 => m(5),
      O => \i__carry_i_3__55_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff2(4),
      I1 => agdiff0(4),
      I2 => agdiff0(5),
      I3 => agdiff2(5),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(4),
      I1 => agdiff0(4),
      I2 => agdiff0(5),
      I3 => agdiff3(5),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff2(4),
      I1 => agdiff1(4),
      I2 => agdiff1(5),
      I3 => agdiff2(5),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(4),
      I1 => agdiff1(4),
      I2 => agdiff1(5),
      I3 => agdiff3(5),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(2),
      I1 => agdiff2(2),
      I2 => agdiff2(3),
      I3 => agdiff3(3),
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(4),
      I1 => m(4),
      O => \i__carry_i_4__55_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff2(2),
      I1 => agdiff0(2),
      I2 => agdiff0(3),
      I3 => agdiff2(3),
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(2),
      I1 => agdiff0(2),
      I2 => agdiff0(3),
      I3 => agdiff3(3),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff2(2),
      I1 => agdiff1(2),
      I2 => agdiff1(3),
      I3 => agdiff2(3),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(2),
      I1 => agdiff1(2),
      I2 => agdiff1(3),
      I3 => agdiff3(3),
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(0),
      I1 => agdiff2(0),
      I2 => agdiff2(1),
      I3 => agdiff3(1),
      O => \i__carry_i_5__10_n_0\
    );
\i__carry_i_5__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(3),
      I1 => m(3),
      O => \i__carry_i_5__55_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff2(0),
      I1 => agdiff0(0),
      I2 => agdiff0(1),
      I3 => agdiff2(1),
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(0),
      I1 => agdiff0(0),
      I2 => agdiff0(1),
      I3 => agdiff3(1),
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff2(0),
      I1 => agdiff1(0),
      I2 => agdiff1(1),
      I3 => agdiff2(1),
      O => \i__carry_i_5__8_n_0\
    );
\i__carry_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff3(0),
      I1 => agdiff1(0),
      I2 => agdiff1(1),
      I3 => agdiff3(1),
      O => \i__carry_i_5__9_n_0\
    );
\i__carry_i_6__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => agdiff2(8),
      I1 => agdiff3(8),
      O => \i__carry_i_6__10_n_0\
    );
\i__carry_i_6__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(2),
      I1 => m(2),
      O => \i__carry_i_6__55_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => agdiff0(8),
      I1 => agdiff2(8),
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => agdiff0(8),
      I1 => agdiff3(8),
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => agdiff1(8),
      I1 => agdiff2(8),
      O => \i__carry_i_6__8_n_0\
    );
\i__carry_i_6__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => agdiff1(8),
      I1 => agdiff3(8),
      O => \i__carry_i_6__9_n_0\
    );
\i__carry_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(6),
      I1 => agdiff2(6),
      I2 => agdiff3(7),
      I3 => agdiff2(7),
      O => \i__carry_i_7__10_n_0\
    );
\i__carry_i_7__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(1),
      I1 => m(1),
      O => \i__carry_i_7__55_n_0\
    );
\i__carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff2(6),
      I1 => agdiff0(6),
      I2 => agdiff2(7),
      I3 => agdiff0(7),
      O => \i__carry_i_7__6_n_0\
    );
\i__carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(6),
      I1 => agdiff0(6),
      I2 => agdiff3(7),
      I3 => agdiff0(7),
      O => \i__carry_i_7__7_n_0\
    );
\i__carry_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff2(6),
      I1 => agdiff1(6),
      I2 => agdiff2(7),
      I3 => agdiff1(7),
      O => \i__carry_i_7__8_n_0\
    );
\i__carry_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(6),
      I1 => agdiff1(6),
      I2 => agdiff3(7),
      I3 => agdiff1(7),
      O => \i__carry_i_7__9_n_0\
    );
\i__carry_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(4),
      I1 => agdiff2(4),
      I2 => agdiff3(5),
      I3 => agdiff2(5),
      O => \i__carry_i_8__10_n_0\
    );
\i__carry_i_8__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(0),
      I1 => m(0),
      O => \i__carry_i_8__57_n_0\
    );
\i__carry_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff2(4),
      I1 => agdiff0(4),
      I2 => agdiff2(5),
      I3 => agdiff0(5),
      O => \i__carry_i_8__6_n_0\
    );
\i__carry_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(4),
      I1 => agdiff0(4),
      I2 => agdiff3(5),
      I3 => agdiff0(5),
      O => \i__carry_i_8__7_n_0\
    );
\i__carry_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff2(4),
      I1 => agdiff1(4),
      I2 => agdiff2(5),
      I3 => agdiff1(5),
      O => \i__carry_i_8__8_n_0\
    );
\i__carry_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(4),
      I1 => agdiff1(4),
      I2 => agdiff3(5),
      I3 => agdiff1(5),
      O => \i__carry_i_8__9_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff2(2),
      I1 => agdiff0(2),
      I2 => agdiff2(3),
      I3 => agdiff0(3),
      O => \i__carry_i_9_n_0\
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(2),
      I1 => agdiff0(2),
      I2 => agdiff3(3),
      I3 => agdiff0(3),
      O => \i__carry_i_9__0_n_0\
    );
\i__carry_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff2(2),
      I1 => agdiff1(2),
      I2 => agdiff2(3),
      I3 => agdiff1(3),
      O => \i__carry_i_9__1_n_0\
    );
\i__carry_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(2),
      I1 => agdiff1(2),
      I2 => agdiff3(3),
      I3 => agdiff1(3),
      O => \i__carry_i_9__2_n_0\
    );
\i__carry_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff3(2),
      I1 => agdiff2(2),
      I2 => agdiff3(3),
      I3 => agdiff2(3),
      O => \i__carry_i_9__3_n_0\
    );
\i_al_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(0),
      Q => i_al(0),
      R => aresetn
    );
\i_al_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(1),
      Q => i_al(1),
      R => aresetn
    );
\i_al_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(2),
      Q => i_al(2),
      R => aresetn
    );
\i_al_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(3),
      Q => i_al(3),
      R => aresetn
    );
\i_al_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(4),
      Q => i_al(4),
      R => aresetn
    );
\i_al_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(5),
      Q => i_al(5),
      R => aresetn
    );
\i_al_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(6),
      Q => i_al(6),
      R => aresetn
    );
\i_al_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]\(7),
      Q => i_al(7),
      R => aresetn
    );
\i_ar_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_0\(0),
      Q => i_ar(0),
      R => aresetn
    );
\i_ar_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_0\(1),
      Q => i_ar(1),
      R => aresetn
    );
\i_ar_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_0\(2),
      Q => i_ar(2),
      R => aresetn
    );
\i_ar_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_0\(3),
      Q => i_ar(3),
      R => aresetn
    );
\i_ar_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_0\(4),
      Q => i_ar(4),
      R => aresetn
    );
\i_ar_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_0\(5),
      Q => i_ar(5),
      R => aresetn
    );
\i_ar_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_0\(6),
      Q => i_ar(6),
      R => aresetn
    );
\i_ar_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]_0\(7),
      Q => i_ar(7),
      R => aresetn
    );
\i_bl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]\(0),
      Q => i_bl(0),
      R => aresetn
    );
\i_bl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]\(1),
      Q => i_bl(1),
      R => aresetn
    );
\i_bl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]\(2),
      Q => i_bl(2),
      R => aresetn
    );
\i_bl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]\(3),
      Q => i_bl(3),
      R => aresetn
    );
\i_bl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]\(4),
      Q => i_bl(4),
      R => aresetn
    );
\i_bl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]\(5),
      Q => i_bl(5),
      R => aresetn
    );
\i_bl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]\(6),
      Q => i_bl(6),
      R => aresetn
    );
\i_bl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][3]\(7),
      Q => i_bl(7),
      R => aresetn
    );
\i_br_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(0),
      Q => i_br(0),
      R => aresetn
    );
\i_br_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(1),
      Q => i_br(1),
      R => aresetn
    );
\i_br_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(2),
      Q => i_br(2),
      R => aresetn
    );
\i_br_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(3),
      Q => i_br(3),
      R => aresetn
    );
\i_br_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(4),
      Q => i_br(4),
      R => aresetn
    );
\i_br_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(5),
      Q => i_br(5),
      R => aresetn
    );
\i_br_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(6),
      Q => i_br(6),
      R => aresetn
    );
\i_br_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[1][7]_0\(7),
      Q => i_br(7),
      R => aresetn
    );
\i_minus_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_14\,
      Q => i_minus_m(1),
      R => aresetn
    );
\i_minus_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_13\,
      Q => i_minus_m(2),
      R => aresetn
    );
\i_minus_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_12\,
      Q => i_minus_m(3),
      R => aresetn
    );
\i_minus_m_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_11\,
      Q => i_minus_m(4),
      R => aresetn
    );
\i_minus_m_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_10\,
      Q => i_minus_m(5),
      R => aresetn
    );
\i_minus_m_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_9\,
      Q => i_minus_m(6),
      R => aresetn
    );
\i_minus_m_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_8\,
      Q => i_minus_m(7),
      R => aresetn
    );
\i_minus_m_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry__0_n_15\,
      Q => i_minus_m(8),
      R => aresetn
    );
\i_minus_m_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry__0_n_14\,
      Q => i_minus_m(9),
      R => aresetn
    );
\i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_20,
      Q => i(0),
      R => aresetn
    );
\i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_19,
      Q => i(1),
      R => aresetn
    );
\i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_18,
      Q => i(2),
      R => aresetn
    );
\i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_17,
      Q => i(3),
      R => aresetn
    );
\i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_16,
      Q => i(4),
      R => aresetn
    );
\i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_15,
      Q => i(5),
      R => aresetn
    );
\i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_14,
      Q => i(6),
      R => aresetn
    );
\i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_13,
      Q => i(7),
      R => aresetn
    );
\i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_i_ar2_n_12,
      Q => i(8),
      R => aresetn
    );
ltOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_ltOp_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => ltOp_carry_n_3,
      CO(3) => NLW_ltOp_carry_CO_UNCONNECTED(3),
      CO(2) => ltOp_carry_n_5,
      CO(1) => ltOp_carry_n_6,
      CO(0) => ltOp_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => \ltOp_carry_i_1__0_n_0\,
      DI(3) => ltOp_carry_i_2_n_0,
      DI(2) => ltOp_carry_i_3_n_0,
      DI(1) => ltOp_carry_i_4_n_0,
      DI(0) => ltOp_carry_i_5_n_0,
      O(7 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => ltOp_carry_i_6_n_0,
      S(3) => ltOp_carry_i_7_n_0,
      S(2) => ltOp_carry_i_8_n_0,
      S(1) => ltOp_carry_i_9_n_0,
      S(0) => ltOp_carry_i_10_n_0
    );
ltOp_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff1(0),
      I1 => agdiff0(0),
      I2 => agdiff1(1),
      I3 => agdiff0(1),
      O => ltOp_carry_i_10_n_0
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => agdiff1(8),
      I1 => agdiff0(8),
      O => \ltOp_carry_i_1__0_n_0\
    );
ltOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff1(6),
      I1 => agdiff0(6),
      I2 => agdiff0(7),
      I3 => agdiff1(7),
      O => ltOp_carry_i_2_n_0
    );
ltOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff1(4),
      I1 => agdiff0(4),
      I2 => agdiff0(5),
      I3 => agdiff1(5),
      O => ltOp_carry_i_3_n_0
    );
ltOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff1(2),
      I1 => agdiff0(2),
      I2 => agdiff0(3),
      I3 => agdiff1(3),
      O => ltOp_carry_i_4_n_0
    );
ltOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => agdiff1(0),
      I1 => agdiff0(0),
      I2 => agdiff0(1),
      I3 => agdiff1(1),
      O => ltOp_carry_i_5_n_0
    );
ltOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => agdiff0(8),
      I1 => agdiff1(8),
      O => ltOp_carry_i_6_n_0
    );
ltOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff1(6),
      I1 => agdiff0(6),
      I2 => agdiff1(7),
      I3 => agdiff0(7),
      O => ltOp_carry_i_7_n_0
    );
ltOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff1(4),
      I1 => agdiff0(4),
      I2 => agdiff1(5),
      I3 => agdiff0(5),
      O => ltOp_carry_i_8_n_0
    );
ltOp_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => agdiff1(2),
      I1 => agdiff0(2),
      I2 => agdiff1(3),
      I3 => agdiff0(3),
      O => ltOp_carry_i_9_n_0
    );
\ltOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ltOp_inferred__0/i__carry_n_3\,
      CO(3) => \NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \ltOp_inferred__0/i__carry_n_5\,
      CO(1) => \ltOp_inferred__0/i__carry_n_6\,
      CO(0) => \ltOp_inferred__0/i__carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \i__carry_i_1__52_n_0\,
      DI(3) => \i__carry_i_2__6_n_0\,
      DI(2) => \i__carry_i_3__6_n_0\,
      DI(1) => \i__carry_i_4__6_n_0\,
      DI(0) => \i__carry_i_5__6_n_0\,
      O(7 downto 0) => \NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \i__carry_i_6__6_n_0\,
      S(3) => \i__carry_i_7__6_n_0\,
      S(2) => \i__carry_i_8__6_n_0\,
      S(1) => \i__carry_i_9_n_0\,
      S(0) => \i__carry_i_10_n_0\
    );
\ltOp_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ltOp_inferred__1/i__carry_n_3\,
      CO(3) => \NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \ltOp_inferred__1/i__carry_n_5\,
      CO(1) => \ltOp_inferred__1/i__carry_n_6\,
      CO(0) => \ltOp_inferred__1/i__carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \i__carry_i_1__51_n_0\,
      DI(3) => \i__carry_i_2__7_n_0\,
      DI(2) => \i__carry_i_3__7_n_0\,
      DI(1) => \i__carry_i_4__7_n_0\,
      DI(0) => \i__carry_i_5__7_n_0\,
      O(7 downto 0) => \NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \i__carry_i_6__7_n_0\,
      S(3) => \i__carry_i_7__7_n_0\,
      S(2) => \i__carry_i_8__7_n_0\,
      S(1) => \i__carry_i_9__0_n_0\,
      S(0) => \i__carry_i_10__0_n_0\
    );
\ltOp_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ltOp_inferred__2/i__carry_n_3\,
      CO(3) => \NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \ltOp_inferred__2/i__carry_n_5\,
      CO(1) => \ltOp_inferred__2/i__carry_n_6\,
      CO(0) => \ltOp_inferred__2/i__carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \i__carry_i_1__53_n_0\,
      DI(3) => \i__carry_i_2__8_n_0\,
      DI(2) => \i__carry_i_3__8_n_0\,
      DI(1) => \i__carry_i_4__8_n_0\,
      DI(0) => \i__carry_i_5__8_n_0\,
      O(7 downto 0) => \NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \i__carry_i_6__8_n_0\,
      S(3) => \i__carry_i_7__8_n_0\,
      S(2) => \i__carry_i_8__8_n_0\,
      S(1) => \i__carry_i_9__1_n_0\,
      S(0) => \i__carry_i_10__1_n_0\
    );
\ltOp_inferred__3/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ltOp_inferred__3/i__carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ltOp_inferred__3/i__carry_n_3\,
      CO(3) => \NLW_ltOp_inferred__3/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \ltOp_inferred__3/i__carry_n_5\,
      CO(1) => \ltOp_inferred__3/i__carry_n_6\,
      CO(0) => \ltOp_inferred__3/i__carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \i__carry_i_1__54_n_0\,
      DI(3) => \i__carry_i_2__9_n_0\,
      DI(2) => \i__carry_i_3__9_n_0\,
      DI(1) => \i__carry_i_4__9_n_0\,
      DI(0) => \i__carry_i_5__9_n_0\,
      O(7 downto 0) => \NLW_ltOp_inferred__3/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \i__carry_i_6__9_n_0\,
      S(3) => \i__carry_i_7__9_n_0\,
      S(2) => \i__carry_i_8__9_n_0\,
      S(1) => \i__carry_i_9__2_n_0\,
      S(0) => \i__carry_i_10__2_n_0\
    );
\ltOp_inferred__4/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ltOp_inferred__4/i__carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => ltOp,
      CO(3) => \NLW_ltOp_inferred__4/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \ltOp_inferred__4/i__carry_n_5\,
      CO(1) => \ltOp_inferred__4/i__carry_n_6\,
      CO(0) => \ltOp_inferred__4/i__carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \i__carry_i_1__50_n_0\,
      DI(3) => \i__carry_i_2__10_n_0\,
      DI(2) => \i__carry_i_3__10_n_0\,
      DI(1) => \i__carry_i_4__10_n_0\,
      DI(0) => \i__carry_i_5__10_n_0\,
      O(7 downto 0) => \NLW_ltOp_inferred__4/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \i__carry_i_6__10_n_0\,
      S(3) => \i__carry_i_7__10_n_0\,
      S(2) => \i__carry_i_8__10_n_0\,
      S(1) => \i__carry_i_9__3_n_0\,
      S(0) => \i__carry_i_10__3_n_0\
    );
\m[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655569A9A559A9A"
    )
        port map (
      I0 => m_addend1(7),
      I1 => \m[7]_i_20_n_0\,
      I2 => delay_m_ar_n_0,
      I3 => \m[7]_i_21_n_0\,
      I4 => delay_m_bl_n_0,
      I5 => delay_m_br_n_0,
      O => \m[7]_i_10_n_0\
    );
\m[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => m_addend1(6),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_m_br_n_1,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_m_ar_n_1,
      I5 => delay_m_bl_n_1,
      O => \m[7]_i_11_n_0\
    );
\m[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655A65556A6A6A6"
    )
        port map (
      I0 => m_addend1(5),
      I1 => delay_m_ar_n_2,
      I2 => \m[7]_i_20_n_0\,
      I3 => \m[7]_i_21_n_0\,
      I4 => delay_m_br_n_2,
      I5 => delay_m_bl_n_2,
      O => \m[7]_i_12_n_0\
    );
\m[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655A65556A6A6A6"
    )
        port map (
      I0 => m_addend1(4),
      I1 => delay_m_ar_n_3,
      I2 => \m[7]_i_20_n_0\,
      I3 => \m[7]_i_21_n_0\,
      I4 => delay_m_br_n_3,
      I5 => delay_m_bl_n_3,
      O => \m[7]_i_13_n_0\
    );
\m[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655569A9A559A9A"
    )
        port map (
      I0 => m_addend1(3),
      I1 => \m[7]_i_20_n_0\,
      I2 => delay_m_ar_n_4,
      I3 => \m[7]_i_21_n_0\,
      I4 => delay_m_bl_n_4,
      I5 => delay_m_br_n_4,
      O => \m[7]_i_14_n_0\
    );
\m[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => m_addend1(2),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_m_br_n_5,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_m_ar_n_5,
      I5 => delay_m_bl_n_5,
      O => \m[7]_i_15_n_0\
    );
\m[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655569A9A559A9A"
    )
        port map (
      I0 => m_addend1(1),
      I1 => \m[7]_i_20_n_0\,
      I2 => delay_m_ar_n_6,
      I3 => \m[7]_i_21_n_0\,
      I4 => delay_m_bl_n_6,
      I5 => delay_m_br_n_6,
      O => \m[7]_i_16_n_0\
    );
\m[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595559996A556AAA"
    )
        port map (
      I0 => m_addend1(0),
      I1 => \m[7]_i_21_n_0\,
      I2 => delay_m_br_n_7,
      I3 => \m[7]_i_20_n_0\,
      I4 => delay_m_ar_n_7,
      I5 => delay_m_bl_n_7,
      O => \m[7]_i_17_n_0\
    );
\m[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F3F45FFEFFFEFFF"
    )
        port map (
      I0 => enable(5),
      I1 => enable(4),
      I2 => enable(1),
      I3 => enable(0),
      I4 => enable(3),
      I5 => enable(2),
      O => \m[7]_i_18_n_0\
    );
\m[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAAEFFFEFFFEF"
    )
        port map (
      I0 => enable(0),
      I1 => enable(2),
      I2 => enable(3),
      I3 => enable(5),
      I4 => enable(1),
      I5 => enable(4),
      O => \m[7]_i_19_n_0\
    );
\m[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF55DFFFDFFFDF"
    )
        port map (
      I0 => enable(5),
      I1 => enable(1),
      I2 => enable(4),
      I3 => enable(0),
      I4 => enable(3),
      I5 => enable(2),
      O => \m[7]_i_20_n_0\
    );
\m[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => enable(3),
      I1 => enable(1),
      I2 => enable(4),
      I3 => enable(2),
      O => \m[7]_i_21_n_0\
    );
\m_al_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]_0\(0),
      Q => \m_al_reg_n_0_[0]\,
      R => aresetn
    );
\m_al_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]_0\(1),
      Q => \m_al_reg_n_0_[1]\,
      R => aresetn
    );
\m_al_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]_0\(2),
      Q => \m_al_reg_n_0_[2]\,
      R => aresetn
    );
\m_al_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]_0\(3),
      Q => \m_al_reg_n_0_[3]\,
      R => aresetn
    );
\m_al_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]_0\(4),
      Q => \m_al_reg_n_0_[4]\,
      R => aresetn
    );
\m_al_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]_0\(5),
      Q => \m_al_reg_n_0_[5]\,
      R => aresetn
    );
\m_al_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]_0\(6),
      Q => \m_al_reg_n_0_[6]\,
      R => aresetn
    );
\m_al_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]_0\(7),
      Q => \m_al_reg_n_0_[7]\,
      R => aresetn
    );
\m_ar_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]\(0),
      Q => \m_ar_reg_n_0_[0]\,
      R => aresetn
    );
\m_ar_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]\(1),
      Q => \m_ar_reg_n_0_[1]\,
      R => aresetn
    );
\m_ar_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]\(2),
      Q => \m_ar_reg_n_0_[2]\,
      R => aresetn
    );
\m_ar_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]\(3),
      Q => \m_ar_reg_n_0_[3]\,
      R => aresetn
    );
\m_ar_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]\(4),
      Q => \m_ar_reg_n_0_[4]\,
      R => aresetn
    );
\m_ar_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]\(5),
      Q => \m_ar_reg_n_0_[5]\,
      R => aresetn
    );
\m_ar_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]\(6),
      Q => \m_ar_reg_n_0_[6]\,
      R => aresetn
    );
\m_ar_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[5][2]\(7),
      Q => \m_ar_reg_n_0_[7]\,
      R => aresetn
    );
\m_bl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(0),
      Q => \m_bl_reg_n_0_[0]\,
      R => aresetn
    );
\m_bl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(1),
      Q => \m_bl_reg_n_0_[1]\,
      R => aresetn
    );
\m_bl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(2),
      Q => \m_bl_reg_n_0_[2]\,
      R => aresetn
    );
\m_bl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(3),
      Q => \m_bl_reg_n_0_[3]\,
      R => aresetn
    );
\m_bl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(4),
      Q => \m_bl_reg_n_0_[4]\,
      R => aresetn
    );
\m_bl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(5),
      Q => \m_bl_reg_n_0_[5]\,
      R => aresetn
    );
\m_bl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(6),
      Q => \m_bl_reg_n_0_[6]\,
      R => aresetn
    );
\m_bl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => D(7),
      Q => \m_bl_reg_n_0_[7]\,
      R => aresetn
    );
\m_br_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]\(0),
      Q => \m_br_reg_n_0_[0]\,
      R => aresetn
    );
\m_br_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]\(1),
      Q => \m_br_reg_n_0_[1]\,
      R => aresetn
    );
\m_br_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]\(2),
      Q => \m_br_reg_n_0_[2]\,
      R => aresetn
    );
\m_br_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]\(3),
      Q => \m_br_reg_n_0_[3]\,
      R => aresetn
    );
\m_br_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]\(4),
      Q => \m_br_reg_n_0_[4]\,
      R => aresetn
    );
\m_br_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]\(5),
      Q => \m_br_reg_n_0_[5]\,
      R => aresetn
    );
\m_br_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]\(6),
      Q => \m_br_reg_n_0_[6]\,
      R => aresetn
    );
\m_br_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \needs_delay.shift_register_reg[28][7]\(7),
      Q => \m_br_reg_n_0_[7]\,
      R => aresetn
    );
\m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(0),
      Q => m(0),
      R => aresetn
    );
\m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(1),
      Q => m(1),
      R => aresetn
    );
\m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(2),
      Q => m(2),
      R => aresetn
    );
\m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(3),
      Q => m(3),
      R => aresetn
    );
\m_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(4),
      Q => m(4),
      R => aresetn
    );
\m_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(5),
      Q => m(5),
      R => aresetn
    );
\m_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(6),
      Q => m(6),
      R => aresetn
    );
\m_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(7),
      Q => m(7),
      R => aresetn
    );
\m_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(8),
      Q => m(8),
      R => aresetn
    );
minusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => minusOp_carry_n_0,
      CO(6) => minusOp_carry_n_1,
      CO(5) => minusOp_carry_n_2,
      CO(4) => minusOp_carry_n_3,
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_5,
      CO(1) => minusOp_carry_n_6,
      CO(0) => minusOp_carry_n_7,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => minusOp(7 downto 0),
      S(7) => delay_i_bl_n_8,
      S(6) => delay_i_bl_n_9,
      S(5) => delay_i_bl_n_10,
      S(4) => delay_i_bl_n_11,
      S(3) => delay_i_bl_n_12,
      S(2) => delay_i_bl_n_13,
      S(1) => delay_i_bl_n_14,
      S(0) => delay_i_bl_n_15
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => minusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => minusOp(8),
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__0/i__carry_n_0\,
      CO(6) => \minusOp_inferred__0/i__carry_n_1\,
      CO(5) => \minusOp_inferred__0/i__carry_n_2\,
      CO(4) => \minusOp_inferred__0/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__0/i__carry_n_5\,
      CO(1) => \minusOp_inferred__0/i__carry_n_6\,
      CO(0) => \minusOp_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7) => \minusOp_inferred__0/i__carry_n_8\,
      O(6) => \minusOp_inferred__0/i__carry_n_9\,
      O(5) => \minusOp_inferred__0/i__carry_n_10\,
      O(4) => \minusOp_inferred__0/i__carry_n_11\,
      O(3) => \minusOp_inferred__0/i__carry_n_12\,
      O(2) => \minusOp_inferred__0/i__carry_n_13\,
      O(1) => \minusOp_inferred__0/i__carry_n_14\,
      O(0) => \minusOp_inferred__0/i__carry_n_15\,
      S(7) => delay_i_al_n_8,
      S(6) => delay_i_al_n_9,
      S(5) => delay_i_al_n_10,
      S(4) => delay_i_al_n_11,
      S(3) => delay_i_al_n_12,
      S(2) => delay_i_al_n_13,
      S(1) => delay_i_al_n_14,
      S(0) => delay_i_al_n_15
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__0/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__1/i__carry_n_0\,
      CO(6) => \minusOp_inferred__1/i__carry_n_1\,
      CO(5) => \minusOp_inferred__1/i__carry_n_2\,
      CO(4) => \minusOp_inferred__1/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__1/i__carry_n_5\,
      CO(1) => \minusOp_inferred__1/i__carry_n_6\,
      CO(0) => \minusOp_inferred__1/i__carry_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7) => \minusOp_inferred__1/i__carry_n_8\,
      O(6) => \minusOp_inferred__1/i__carry_n_9\,
      O(5) => \minusOp_inferred__1/i__carry_n_10\,
      O(4) => \minusOp_inferred__1/i__carry_n_11\,
      O(3) => \minusOp_inferred__1/i__carry_n_12\,
      O(2) => \minusOp_inferred__1/i__carry_n_13\,
      O(1) => \minusOp_inferred__1/i__carry_n_14\,
      O(0) => \minusOp_inferred__1/i__carry_n_15\,
      S(7) => delay_i_ar_n_8,
      S(6) => delay_i_ar_n_9,
      S(5) => delay_i_ar_n_10,
      S(4) => delay_i_ar_n_11,
      S(3) => delay_i_ar_n_12,
      S(2) => delay_i_ar_n_13,
      S(1) => delay_i_ar_n_14,
      S(0) => delay_i_ar_n_15
    );
\minusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__1/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__1/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__2/i__carry_n_0\,
      CO(6) => \minusOp_inferred__2/i__carry_n_1\,
      CO(5) => \minusOp_inferred__2/i__carry_n_2\,
      CO(4) => \minusOp_inferred__2/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__2/i__carry_n_5\,
      CO(1) => \minusOp_inferred__2/i__carry_n_6\,
      CO(0) => \minusOp_inferred__2/i__carry_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7) => \minusOp_inferred__2/i__carry_n_8\,
      O(6) => \minusOp_inferred__2/i__carry_n_9\,
      O(5) => \minusOp_inferred__2/i__carry_n_10\,
      O(4) => \minusOp_inferred__2/i__carry_n_11\,
      O(3) => \minusOp_inferred__2/i__carry_n_12\,
      O(2) => \minusOp_inferred__2/i__carry_n_13\,
      O(1) => \minusOp_inferred__2/i__carry_n_14\,
      O(0) => \minusOp_inferred__2/i__carry_n_15\,
      S(7) => delay_i_br_n_8,
      S(6) => delay_i_br_n_9,
      S(5) => delay_i_br_n_10,
      S(4) => delay_i_br_n_11,
      S(3) => delay_i_br_n_12,
      S(2) => delay_i_br_n_13,
      S(1) => delay_i_br_n_14,
      S(0) => delay_i_br_n_15
    );
\minusOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__2/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__2/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__3/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__3/i__carry_n_0\,
      CO(6) => \minusOp_inferred__3/i__carry_n_1\,
      CO(5) => \minusOp_inferred__3/i__carry_n_2\,
      CO(4) => \minusOp_inferred__3/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__3/i__carry_n_5\,
      CO(1) => \minusOp_inferred__3/i__carry_n_6\,
      CO(0) => \minusOp_inferred__3/i__carry_n_7\,
      DI(7 downto 0) => i(7 downto 0),
      O(7) => \minusOp_inferred__3/i__carry_n_8\,
      O(6) => \minusOp_inferred__3/i__carry_n_9\,
      O(5) => \minusOp_inferred__3/i__carry_n_10\,
      O(4) => \minusOp_inferred__3/i__carry_n_11\,
      O(3) => \minusOp_inferred__3/i__carry_n_12\,
      O(2) => \minusOp_inferred__3/i__carry_n_13\,
      O(1) => \minusOp_inferred__3/i__carry_n_14\,
      O(0) => \NLW_minusOp_inferred__3/i__carry_O_UNCONNECTED\(0),
      S(7) => \i__carry_i_1__55_n_0\,
      S(6) => \i__carry_i_2__55_n_0\,
      S(5) => \i__carry_i_3__55_n_0\,
      S(4) => \i__carry_i_4__55_n_0\,
      S(3) => \i__carry_i_5__55_n_0\,
      S(2) => \i__carry_i_6__55_n_0\,
      S(1) => \i__carry_i_7__55_n_0\,
      S(0) => \i__carry_i_8__57_n_0\
    );
\minusOp_inferred__3/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__3/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \minusOp_inferred__3/i__carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => i(8),
      O(7 downto 2) => \NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \minusOp_inferred__3/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__3/i__carry__0_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \i__carry__0_i_1__22_n_0\
    );
\minusOp_inferred__4/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__4/i__carry_n_0\,
      CO(6) => \minusOp_inferred__4/i__carry_n_1\,
      CO(5) => \minusOp_inferred__4/i__carry_n_2\,
      CO(4) => \minusOp_inferred__4/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__4/i__carry_n_5\,
      CO(1) => \minusOp_inferred__4/i__carry_n_6\,
      CO(0) => \minusOp_inferred__4/i__carry_n_7\,
      DI(7) => delay_g_c_n_8,
      DI(6) => delay_g_c_n_9,
      DI(5) => delay_g_c_n_10,
      DI(4) => delay_g_c_n_11,
      DI(3) => delay_g_c_n_12,
      DI(2) => delay_g_c_n_13,
      DI(1) => delay_g_c_n_14,
      DI(0) => '0',
      O(7) => \minusOp_inferred__4/i__carry_n_8\,
      O(6) => \minusOp_inferred__4/i__carry_n_9\,
      O(5) => \minusOp_inferred__4/i__carry_n_10\,
      O(4) => \minusOp_inferred__4/i__carry_n_11\,
      O(3) => \minusOp_inferred__4/i__carry_n_12\,
      O(2) => \minusOp_inferred__4/i__carry_n_13\,
      O(1) => \minusOp_inferred__4/i__carry_n_14\,
      O(0) => \minusOp_inferred__4/i__carry_n_15\,
      S(7) => delay_g_c_n_0,
      S(6) => delay_g_c_n_1,
      S(5) => delay_g_c_n_2,
      S(4) => delay_g_c_n_3,
      S(3) => delay_g_c_n_4,
      S(2) => delay_g_c_n_5,
      S(1) => delay_g_c_n_6,
      S(0) => delay_g_c_n_7
    );
\minusOp_inferred__4/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__4/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \minusOp_inferred__4/i__carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => delay_g_c_n_16,
      O(7 downto 2) => \NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \minusOp_inferred__4/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__4/i__carry__0_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \i__carry__0_i_2_n_0\,
      S(0) => delay_g_c_n_15
    );
\q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_1_in__0\(0),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[0]_i_1_n_0\
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[1]_i_1_n_0\
    );
\q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_1_in__0\(2),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[2]_i_1_n_0\
    );
\q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_1_in__0\(3),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[3]_i_1_n_0\
    );
\q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_1_in__0\(4),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[4]_i_1_n_0\
    );
\q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_1_in__0\(5),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[5]_i_1_n_0\
    );
\q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_1_in__0\(6),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[6]_i_1_n_0\
    );
\q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => p_0_in,
      I1 => intc_if(0),
      I2 => resetn_out,
      O => \q[7]_i_1_n_0\
    );
\q[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_1_in__0\(7),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[7]_i_2_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \q[0]_i_1_n_0\,
      Q => ram_reg_bram_0(0),
      R => \q[7]_i_1_n_0\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \q[1]_i_1_n_0\,
      Q => ram_reg_bram_0(1),
      R => \q[7]_i_1_n_0\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \q[2]_i_1_n_0\,
      Q => ram_reg_bram_0(2),
      R => \q[7]_i_1_n_0\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \q[3]_i_1_n_0\,
      Q => ram_reg_bram_0(3),
      R => \q[7]_i_1_n_0\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \q[4]_i_1_n_0\,
      Q => ram_reg_bram_0(4),
      R => \q[7]_i_1_n_0\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \q[5]_i_1_n_0\,
      Q => ram_reg_bram_0(5),
      R => \q[7]_i_1_n_0\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \q[6]_i_1_n_0\,
      Q => ram_reg_bram_0(6),
      R => \q[7]_i_1_n_0\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \q[7]_i_2_n_0\,
      Q => ram_reg_bram_0(7),
      R => \q[7]_i_1_n_0\
    );
\raw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry__0_n_14\,
      Q => p_0_in,
      R => aresetn
    );
\raw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_15\,
      Q => \p_1_in__0\(0),
      R => aresetn
    );
\raw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_14\,
      Q => \p_1_in__0\(1),
      R => aresetn
    );
\raw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_13\,
      Q => \p_1_in__0\(2),
      R => aresetn
    );
\raw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_12\,
      Q => \p_1_in__0\(3),
      R => aresetn
    );
\raw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_11\,
      Q => \p_1_in__0\(4),
      R => aresetn
    );
\raw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_10\,
      Q => \p_1_in__0\(5),
      R => aresetn
    );
\raw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_9\,
      Q => \p_1_in__0\(6),
      R => aresetn
    );
\raw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_8\,
      Q => \p_1_in__0\(7),
      R => aresetn
    );
\raw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry__0_n_15\,
      Q => \raw_reg_n_0_[9]\,
      R => aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_bilinear_join_ed is
  port (
    \q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[5][7]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg : in STD_LOGIC;
    \muxed_br_b_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_br_a_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \valid_dm_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \muxed_g_b_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_g_a_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_rb_b_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_rb_a_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_br_r_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_br_l_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_g_r_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_g_l_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_rb_r_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \muxed_rb_l_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_bilinear_join_ed : entity is "bilinear_join_ed";
end design_1_v_cfa_0_0_bilinear_join_ed;

architecture STRUCTURE of design_1_v_cfa_0_0_bilinear_join_ed is
  signal \ABS\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \DBRh[1]_i_1_n_0\ : STD_LOGIC;
  signal \DBRh[2]_i_1_n_0\ : STD_LOGIC;
  signal \DBRh[3]_i_1_n_0\ : STD_LOGIC;
  signal \DBRh[4]_i_1_n_0\ : STD_LOGIC;
  signal \DBRh[5]_i_1_n_0\ : STD_LOGIC;
  signal \DBRh[6]_i_1_n_0\ : STD_LOGIC;
  signal \DBRh[7]_i_1_n_0\ : STD_LOGIC;
  signal \DBRh[8]_i_1_n_0\ : STD_LOGIC;
  signal \DBRh[8]_i_2_n_0\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[0]\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[1]\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[2]\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[3]\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[4]\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[5]\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[6]\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[7]\ : STD_LOGIC;
  signal \DBRh_reg_n_0_[8]\ : STD_LOGIC;
  signal \DBRv[8]_i_2_n_0\ : STD_LOGIC;
  signal DGh : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DGh[1]_i_1_n_0\ : STD_LOGIC;
  signal \DGh[2]_i_1_n_0\ : STD_LOGIC;
  signal \DGh[3]_i_1_n_0\ : STD_LOGIC;
  signal \DGh[4]_i_1_n_0\ : STD_LOGIC;
  signal \DGh[5]_i_1_n_0\ : STD_LOGIC;
  signal \DGh[6]_i_1_n_0\ : STD_LOGIC;
  signal \DGh[7]_i_1_n_0\ : STD_LOGIC;
  signal \DGh[8]_i_1_n_0\ : STD_LOGIC;
  signal \DGh[8]_i_2_n_0\ : STD_LOGIC;
  signal DGv : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DGv[1]_i_1_n_0\ : STD_LOGIC;
  signal \DGv[2]_i_1_n_0\ : STD_LOGIC;
  signal \DGv[3]_i_1_n_0\ : STD_LOGIC;
  signal \DGv[4]_i_1_n_0\ : STD_LOGIC;
  signal \DGv[5]_i_1_n_0\ : STD_LOGIC;
  signal \DGv[6]_i_1_n_0\ : STD_LOGIC;
  signal \DGv[7]_i_1_n_0\ : STD_LOGIC;
  signal \DGv[8]_i_1_n_0\ : STD_LOGIC;
  signal \DGv[8]_i_2_n_0\ : STD_LOGIC;
  signal DRBh : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DRBh[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRBh[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRBh[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRBh[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRBh[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRBh[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRBh[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRBh[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRBh[8]_i_2_n_0\ : STD_LOGIC;
  signal DRBv : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DRBv[1]_i_1_n_0\ : STD_LOGIC;
  signal \DRBv[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRBv[3]_i_1_n_0\ : STD_LOGIC;
  signal \DRBv[4]_i_1_n_0\ : STD_LOGIC;
  signal \DRBv[5]_i_1_n_0\ : STD_LOGIC;
  signal \DRBv[6]_i_1_n_0\ : STD_LOGIC;
  signal \DRBv[7]_i_1_n_0\ : STD_LOGIC;
  signal \DRBv[8]_i_1_n_0\ : STD_LOGIC;
  signal \DRBv[8]_i_2_n_0\ : STD_LOGIC;
  signal HTotal : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \HTotal[10]_i_2_n_0\ : STD_LOGIC;
  signal \HTotal[10]_i_3_n_0\ : STD_LOGIC;
  signal \HTotal[10]_i_4_n_0\ : STD_LOGIC;
  signal \HTotal[10]_i_5_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_10_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_11_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_12_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_13_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_14_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_15_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_16_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_2_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_3_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_4_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_5_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_6_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_7_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_8_n_0\ : STD_LOGIC;
  signal \HTotal[7]_i_9_n_0\ : STD_LOGIC;
  signal \HTotal_reg[10]_i_1_n_14\ : STD_LOGIC;
  signal \HTotal_reg[10]_i_1_n_15\ : STD_LOGIC;
  signal \HTotal_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \HTotal_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \HTotal_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal R : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal VTotal : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \VTotal[10]_i_2_n_0\ : STD_LOGIC;
  signal \VTotal[10]_i_3_n_0\ : STD_LOGIC;
  signal \VTotal[10]_i_4_n_0\ : STD_LOGIC;
  signal \VTotal[10]_i_5_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_10_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_11_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_12_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_13_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_14_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_15_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_16_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_2_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_3_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_4_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_5_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_6_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_7_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_8_n_0\ : STD_LOGIC;
  signal \VTotal[7]_i_9_n_0\ : STD_LOGIC;
  signal \VTotal_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \VTotal_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VTotal_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VTotal_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VTotal_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \VTotal_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \VTotal_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \VTotal_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal bra_m_brb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal brl_m_brr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal delay_g_c_n_0 : STD_LOGIC;
  signal delay_g_c_n_1 : STD_LOGIC;
  signal delay_g_c_n_10 : STD_LOGIC;
  signal delay_g_c_n_11 : STD_LOGIC;
  signal delay_g_c_n_12 : STD_LOGIC;
  signal delay_g_c_n_13 : STD_LOGIC;
  signal delay_g_c_n_14 : STD_LOGIC;
  signal delay_g_c_n_15 : STD_LOGIC;
  signal delay_g_c_n_16 : STD_LOGIC;
  signal delay_g_c_n_2 : STD_LOGIC;
  signal delay_g_c_n_3 : STD_LOGIC;
  signal delay_g_c_n_4 : STD_LOGIC;
  signal delay_g_c_n_5 : STD_LOGIC;
  signal delay_g_c_n_6 : STD_LOGIC;
  signal delay_g_c_n_7 : STD_LOGIC;
  signal delay_g_c_n_8 : STD_LOGIC;
  signal delay_g_c_n_9 : STD_LOGIC;
  signal delay_i_a_plus_b_n_0 : STD_LOGIC;
  signal delay_i_a_plus_b_n_1 : STD_LOGIC;
  signal delay_i_a_plus_b_n_2 : STD_LOGIC;
  signal delay_i_a_plus_b_n_3 : STD_LOGIC;
  signal delay_i_a_plus_b_n_4 : STD_LOGIC;
  signal delay_i_a_plus_b_n_5 : STD_LOGIC;
  signal delay_i_a_plus_b_n_6 : STD_LOGIC;
  signal delay_i_a_plus_b_n_7 : STD_LOGIC;
  signal delay_i_a_plus_b_n_8 : STD_LOGIC;
  signal delay_i_l_plus_r_n_0 : STD_LOGIC;
  signal delay_i_l_plus_r_n_1 : STD_LOGIC;
  signal delay_i_l_plus_r_n_2 : STD_LOGIC;
  signal delay_i_l_plus_r_n_3 : STD_LOGIC;
  signal delay_i_l_plus_r_n_4 : STD_LOGIC;
  signal delay_i_l_plus_r_n_5 : STD_LOGIC;
  signal delay_i_l_plus_r_n_6 : STD_LOGIC;
  signal delay_i_l_plus_r_n_7 : STD_LOGIC;
  signal delay_i_l_plus_r_n_8 : STD_LOGIC;
  signal delay_m_a_plus_b_n_0 : STD_LOGIC;
  signal delay_m_a_plus_b_n_1 : STD_LOGIC;
  signal delay_m_a_plus_b_n_2 : STD_LOGIC;
  signal delay_m_a_plus_b_n_3 : STD_LOGIC;
  signal delay_m_a_plus_b_n_4 : STD_LOGIC;
  signal delay_m_a_plus_b_n_5 : STD_LOGIC;
  signal delay_m_a_plus_b_n_6 : STD_LOGIC;
  signal delay_m_a_plus_b_n_7 : STD_LOGIC;
  signal delay_m_a_plus_b_n_8 : STD_LOGIC;
  signal delay_m_l_plus_r_n_0 : STD_LOGIC;
  signal delay_m_l_plus_r_n_1 : STD_LOGIC;
  signal delay_m_l_plus_r_n_2 : STD_LOGIC;
  signal delay_m_l_plus_r_n_3 : STD_LOGIC;
  signal delay_m_l_plus_r_n_4 : STD_LOGIC;
  signal delay_m_l_plus_r_n_5 : STD_LOGIC;
  signal delay_m_l_plus_r_n_6 : STD_LOGIC;
  signal delay_m_l_plus_r_n_7 : STD_LOGIC;
  signal delay_m_l_plus_r_n_8 : STD_LOGIC;
  signal i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i[0]_i_1_n_0\ : STD_LOGIC;
  signal \i[1]_i_1_n_0\ : STD_LOGIC;
  signal \i[2]_i_1_n_0\ : STD_LOGIC;
  signal \i[3]_i_1_n_0\ : STD_LOGIC;
  signal \i[4]_i_1_n_0\ : STD_LOGIC;
  signal \i[5]_i_1_n_0\ : STD_LOGIC;
  signal \i[6]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_1_n_0\ : STD_LOGIC;
  signal \i[8]_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__23_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__24_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__25_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__26_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__17_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__18_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__57_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__19_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__20_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__21_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__22_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__58_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__59_n_0\ : STD_LOGIC;
  signal i_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_a[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_a[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_a[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_a[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_a[5]_i_1_n_0\ : STD_LOGIC;
  signal \i_a[6]_i_1_n_0\ : STD_LOGIC;
  signal \i_a[7]_i_1_n_0\ : STD_LOGIC;
  signal i_a_plus_b : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_a_plus_b[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_a_plus_b[7]_i_3_n_0\ : STD_LOGIC;
  signal \i_a_plus_b[7]_i_4_n_0\ : STD_LOGIC;
  signal \i_a_plus_b[7]_i_5_n_0\ : STD_LOGIC;
  signal \i_a_plus_b[7]_i_6_n_0\ : STD_LOGIC;
  signal \i_a_plus_b[7]_i_7_n_0\ : STD_LOGIC;
  signal \i_a_plus_b[7]_i_8_n_0\ : STD_LOGIC;
  signal \i_a_plus_b[7]_i_9_n_0\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \i_a_plus_b_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \i_a_plus_b_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal i_b : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_b[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_b[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_b[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_b[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_b[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_b[5]_i_1_n_0\ : STD_LOGIC;
  signal \i_b[6]_i_1_n_0\ : STD_LOGIC;
  signal \i_b[7]_i_1_n_0\ : STD_LOGIC;
  signal i_l : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_l[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_l[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_l[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_l[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_l[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_l[5]_i_1_n_0\ : STD_LOGIC;
  signal \i_l[6]_i_1_n_0\ : STD_LOGIC;
  signal \i_l[7]_i_1_n_0\ : STD_LOGIC;
  signal i_l_plus_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_l_plus_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_l_plus_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \i_l_plus_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \i_l_plus_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \i_l_plus_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \i_l_plus_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \i_l_plus_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \i_l_plus_r[7]_i_9_n_0\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \i_l_plus_r_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \i_l_plus_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal i_minus_m : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal i_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \i_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \i_r[7]_i_1_n_0\ : STD_LOGIC;
  signal ia_m_ib : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal il_m_ir : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry_i_10__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_i_11_n_0 : STD_LOGIC;
  signal ltOp_carry_i_12_n_0 : STD_LOGIC;
  signal \ltOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_9__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal ltOp_carry_n_5 : STD_LOGIC;
  signal ltOp_carry_n_6 : STD_LOGIC;
  signal ltOp_carry_n_7 : STD_LOGIC;
  signal m : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \m[0]_i_1_n_0\ : STD_LOGIC;
  signal \m[1]_i_1_n_0\ : STD_LOGIC;
  signal \m[2]_i_1_n_0\ : STD_LOGIC;
  signal \m[3]_i_1_n_0\ : STD_LOGIC;
  signal \m[4]_i_1_n_0\ : STD_LOGIC;
  signal \m[5]_i_1_n_0\ : STD_LOGIC;
  signal \m[6]_i_1_n_0\ : STD_LOGIC;
  signal \m[7]_i_1_n_0\ : STD_LOGIC;
  signal \m[8]_i_1_n_0\ : STD_LOGIC;
  signal m_a_plus_b : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \m_a_plus_b[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_a_plus_b[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_a_plus_b[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_a_plus_b[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_a_plus_b[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_a_plus_b[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_a_plus_b[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_a_plus_b[7]_i_9_n_0\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \m_a_plus_b_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \m_a_plus_b_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal m_l_plus_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \m_l_plus_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_l_plus_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_l_plus_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_l_plus_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_l_plus_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_l_plus_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_l_plus_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_l_plus_r[7]_i_9_n_0\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \m_l_plus_r_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \m_l_plus_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal mbr_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mbr_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_a[1]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_a[2]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_a[3]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_a[4]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_a[5]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_a[6]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_a[7]_i_1_n_0\ : STD_LOGIC;
  signal mbr_b : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mbr_l : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mbr_l[0]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_l[1]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_l[2]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_l[3]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_l[4]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_l[5]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_l[6]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_l[7]_i_1_n_0\ : STD_LOGIC;
  signal mbr_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mbr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \mbr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \minusOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_8__1_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__2/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__3/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__4/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__5/i__carry_n_9\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry__0_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry__0_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_10\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_11\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_12\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_13\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_14\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_15\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_8\ : STD_LOGIC;
  signal \minusOp_inferred__6/i__carry_n_9\ : STD_LOGIC;
  signal mrb_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mrb_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_a[1]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_a[2]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_a[3]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_a[4]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_a[5]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_a[6]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_a[7]_i_1_n_0\ : STD_LOGIC;
  signal mrb_b : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mrb_b[0]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_b[1]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_b[2]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_b[3]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_b[4]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_b[5]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_b[6]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_b[7]_i_1_n_0\ : STD_LOGIC;
  signal mrb_l : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mrb_l[0]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_l[1]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_l[2]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_l[3]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_l[4]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_l[5]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_l[6]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_l[7]_i_1_n_0\ : STD_LOGIC;
  signal mrb_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mrb_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \mrb_r[7]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[7]_i_3_n_0\ : STD_LOGIC;
  signal \raw_reg_n_0_[9]\ : STD_LOGIC;
  signal rba_m_rbb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rbl_m_rbr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_HTotal_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_HTotal_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_HTotal_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_VTotal_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_VTotal_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_VTotal_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_a_plus_b_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_a_plus_b_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_a_plus_b_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_i_l_plus_r_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_l_plus_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_l_plus_r_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ltOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_m_a_plus_b_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_a_plus_b_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_m_a_plus_b_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_m_l_plus_r_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_l_plus_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_m_l_plus_r_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__5/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__5/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_minusOp_inferred__5/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_minusOp_inferred__6/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_inferred__6/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_minusOp_inferred__6/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DBRh[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \DBRh[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \DBRh[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \DBRh[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \DBRh[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \DBRh[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \DBRv[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \DBRv[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \DBRv[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \DBRv[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \DBRv[7]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \DBRv[8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \DGh[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \DGh[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \DGh[5]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \DGh[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \DGh[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \DGh[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \DGv[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \DGv[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \DGv[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \DGv[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \DGv[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \DGv[8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \DRBh[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \DRBh[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \DRBh[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \DRBh[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \DRBh[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \DRBh[8]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \DRBv[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \DRBv[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \DRBv[5]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \DRBv[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \DRBv[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \DRBv[8]_i_1\ : label is "soft_lutpair176";
  attribute HLUTNM : string;
  attribute HLUTNM of \HTotal[10]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \HTotal[7]_i_10\ : label is "lutpair14";
  attribute HLUTNM of \HTotal[7]_i_11\ : label is "lutpair13";
  attribute HLUTNM of \HTotal[7]_i_12\ : label is "lutpair12";
  attribute HLUTNM of \HTotal[7]_i_13\ : label is "lutpair11";
  attribute HLUTNM of \HTotal[7]_i_14\ : label is "lutpair10";
  attribute HLUTNM of \HTotal[7]_i_15\ : label is "lutpair9";
  attribute HLUTNM of \HTotal[7]_i_16\ : label is "lutpair8";
  attribute HLUTNM of \HTotal[7]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \HTotal[7]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \HTotal[7]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \HTotal[7]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \HTotal[7]_i_6\ : label is "lutpair10";
  attribute HLUTNM of \HTotal[7]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \HTotal[7]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \HTotal[7]_i_9\ : label is "lutpair15";
  attribute HLUTNM of \VTotal[10]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \VTotal[7]_i_10\ : label is "lutpair6";
  attribute HLUTNM of \VTotal[7]_i_11\ : label is "lutpair5";
  attribute HLUTNM of \VTotal[7]_i_12\ : label is "lutpair4";
  attribute HLUTNM of \VTotal[7]_i_13\ : label is "lutpair3";
  attribute HLUTNM of \VTotal[7]_i_14\ : label is "lutpair2";
  attribute HLUTNM of \VTotal[7]_i_15\ : label is "lutpair1";
  attribute HLUTNM of \VTotal[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \VTotal[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \VTotal[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \VTotal[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \VTotal[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \VTotal[7]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \VTotal[7]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \VTotal[7]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \VTotal[7]_i_9\ : label is "lutpair7";
  attribute SOFT_HLUTNM of \i[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \i[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \i[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \i[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \i[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \i[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \i[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \i[8]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \i_a[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i_a[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \i_a[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i_a[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \i_a[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \i_a[5]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \i_a[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i_a[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_b[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i_b[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \i_b[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i_b[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \i_b[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \i_b[5]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \i_b[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i_b[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_l[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \i_l[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \i_l[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_l[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \i_l[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \i_l[5]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i_l[6]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \i_l[7]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \i_r[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \i_r[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \i_r[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_r[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \i_r[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \i_r[5]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i_r[6]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \i_r[7]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \m[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \m[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \m[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \m[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m[7]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m[8]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mbr_a[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mbr_a[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mbr_a[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mbr_a[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mbr_a[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mbr_a[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mbr_a[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mbr_a[7]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mbr_b[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mbr_b[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mbr_b[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mbr_b[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mbr_b[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mbr_b[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mbr_b[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mbr_b[7]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mbr_l[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mbr_l[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mbr_l[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \mbr_l[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mbr_l[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mbr_l[5]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mbr_l[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mbr_l[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mbr_r[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mbr_r[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mbr_r[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \mbr_r[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mbr_r[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mbr_r[5]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mbr_r[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mbr_r[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mrb_a[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mrb_a[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mrb_a[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mrb_a[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mrb_a[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mrb_a[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mrb_a[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mrb_a[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mrb_b[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mrb_b[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mrb_b[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mrb_b[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mrb_b[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mrb_b[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mrb_b[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mrb_b[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mrb_l[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mrb_l[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mrb_l[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mrb_l[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mrb_l[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mrb_l[5]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mrb_l[6]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mrb_l[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mrb_r[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mrb_r[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mrb_r[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mrb_r[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mrb_r[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mrb_r[5]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mrb_r[6]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mrb_r[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \q[0]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \q[1]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \q[2]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \q[3]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \q[4]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \q[5]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \q[6]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \q[7]_i_3\ : label is "soft_lutpair245";
begin
\DBRh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rba_m_rbb(0),
      I1 => rba_m_rbb(8),
      I2 => rba_m_rbb(1),
      O => \DBRh[1]_i_1_n_0\
    );
\DBRh[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => rba_m_rbb(1),
      I1 => rba_m_rbb(0),
      I2 => rba_m_rbb(8),
      I3 => rba_m_rbb(2),
      O => \DBRh[2]_i_1_n_0\
    );
\DBRh[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => rba_m_rbb(2),
      I1 => rba_m_rbb(0),
      I2 => rba_m_rbb(1),
      I3 => rba_m_rbb(8),
      I4 => rba_m_rbb(3),
      O => \DBRh[3]_i_1_n_0\
    );
\DBRh[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => rba_m_rbb(3),
      I1 => rba_m_rbb(1),
      I2 => rba_m_rbb(0),
      I3 => rba_m_rbb(2),
      I4 => rba_m_rbb(8),
      I5 => rba_m_rbb(4),
      O => \DBRh[4]_i_1_n_0\
    );
\DBRh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \DBRh[8]_i_2_n_0\,
      I1 => rba_m_rbb(8),
      I2 => rba_m_rbb(5),
      O => \DBRh[5]_i_1_n_0\
    );
\DBRh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => rba_m_rbb(5),
      I1 => \DBRh[8]_i_2_n_0\,
      I2 => rba_m_rbb(8),
      I3 => rba_m_rbb(6),
      O => \DBRh[6]_i_1_n_0\
    );
\DBRh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \DBRh[8]_i_2_n_0\,
      I1 => rba_m_rbb(5),
      I2 => rba_m_rbb(6),
      I3 => rba_m_rbb(8),
      I4 => rba_m_rbb(7),
      O => \DBRh[7]_i_1_n_0\
    );
\DBRh[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => rba_m_rbb(5),
      I1 => rba_m_rbb(6),
      I2 => rba_m_rbb(7),
      I3 => \DBRh[8]_i_2_n_0\,
      I4 => rba_m_rbb(8),
      O => \DBRh[8]_i_1_n_0\
    );
\DBRh[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rba_m_rbb(3),
      I1 => rba_m_rbb(1),
      I2 => rba_m_rbb(0),
      I3 => rba_m_rbb(2),
      I4 => rba_m_rbb(4),
      O => \DBRh[8]_i_2_n_0\
    );
\DBRh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => rba_m_rbb(0),
      Q => \DBRh_reg_n_0_[0]\,
      R => SR(0)
    );
\DBRh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DBRh[1]_i_1_n_0\,
      Q => \DBRh_reg_n_0_[1]\,
      R => SR(0)
    );
\DBRh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DBRh[2]_i_1_n_0\,
      Q => \DBRh_reg_n_0_[2]\,
      R => SR(0)
    );
\DBRh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DBRh[3]_i_1_n_0\,
      Q => \DBRh_reg_n_0_[3]\,
      R => SR(0)
    );
\DBRh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DBRh[4]_i_1_n_0\,
      Q => \DBRh_reg_n_0_[4]\,
      R => SR(0)
    );
\DBRh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DBRh[5]_i_1_n_0\,
      Q => \DBRh_reg_n_0_[5]\,
      R => SR(0)
    );
\DBRh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DBRh[6]_i_1_n_0\,
      Q => \DBRh_reg_n_0_[6]\,
      R => SR(0)
    );
\DBRh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DBRh[7]_i_1_n_0\,
      Q => \DBRh_reg_n_0_[7]\,
      R => SR(0)
    );
\DBRh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DBRh[8]_i_1_n_0\,
      Q => \DBRh_reg_n_0_[8]\,
      R => SR(0)
    );
\DBRv[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => bra_m_brb(0),
      I1 => bra_m_brb(8),
      I2 => bra_m_brb(1),
      O => \ABS\(1)
    );
\DBRv[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => bra_m_brb(1),
      I1 => bra_m_brb(0),
      I2 => bra_m_brb(8),
      I3 => bra_m_brb(2),
      O => \ABS\(2)
    );
\DBRv[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => bra_m_brb(2),
      I1 => bra_m_brb(0),
      I2 => bra_m_brb(1),
      I3 => bra_m_brb(8),
      I4 => bra_m_brb(3),
      O => \ABS\(3)
    );
\DBRv[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => bra_m_brb(3),
      I1 => bra_m_brb(1),
      I2 => bra_m_brb(0),
      I3 => bra_m_brb(2),
      I4 => bra_m_brb(8),
      I5 => bra_m_brb(4),
      O => \ABS\(4)
    );
\DBRv[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \DBRv[8]_i_2_n_0\,
      I1 => bra_m_brb(8),
      I2 => bra_m_brb(5),
      O => \ABS\(5)
    );
\DBRv[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => bra_m_brb(5),
      I1 => \DBRv[8]_i_2_n_0\,
      I2 => bra_m_brb(8),
      I3 => bra_m_brb(6),
      O => \ABS\(6)
    );
\DBRv[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \DBRv[8]_i_2_n_0\,
      I1 => bra_m_brb(5),
      I2 => bra_m_brb(6),
      I3 => bra_m_brb(8),
      I4 => bra_m_brb(7),
      O => \ABS\(7)
    );
\DBRv[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => bra_m_brb(5),
      I1 => bra_m_brb(6),
      I2 => bra_m_brb(7),
      I3 => \DBRv[8]_i_2_n_0\,
      I4 => bra_m_brb(8),
      O => \ABS\(8)
    );
\DBRv[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bra_m_brb(3),
      I1 => bra_m_brb(1),
      I2 => bra_m_brb(0),
      I3 => bra_m_brb(2),
      I4 => bra_m_brb(4),
      O => \DBRv[8]_i_2_n_0\
    );
\DBRv_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => bra_m_brb(0),
      Q => R(0),
      R => SR(0)
    );
\DBRv_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(1),
      Q => R(1),
      R => SR(0)
    );
\DBRv_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(2),
      Q => R(2),
      R => SR(0)
    );
\DBRv_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(3),
      Q => R(3),
      R => SR(0)
    );
\DBRv_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(4),
      Q => R(4),
      R => SR(0)
    );
\DBRv_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(5),
      Q => R(5),
      R => SR(0)
    );
\DBRv_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(6),
      Q => R(6),
      R => SR(0)
    );
\DBRv_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(7),
      Q => R(7),
      R => SR(0)
    );
\DBRv_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \ABS\(8),
      Q => R(8),
      R => SR(0)
    );
\DGh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => il_m_ir(0),
      I1 => il_m_ir(8),
      I2 => il_m_ir(1),
      O => \DGh[1]_i_1_n_0\
    );
\DGh[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => il_m_ir(1),
      I1 => il_m_ir(0),
      I2 => il_m_ir(8),
      I3 => il_m_ir(2),
      O => \DGh[2]_i_1_n_0\
    );
\DGh[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => il_m_ir(2),
      I1 => il_m_ir(0),
      I2 => il_m_ir(1),
      I3 => il_m_ir(8),
      I4 => il_m_ir(3),
      O => \DGh[3]_i_1_n_0\
    );
\DGh[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => il_m_ir(3),
      I1 => il_m_ir(1),
      I2 => il_m_ir(0),
      I3 => il_m_ir(2),
      I4 => il_m_ir(8),
      I5 => il_m_ir(4),
      O => \DGh[4]_i_1_n_0\
    );
\DGh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \DGh[8]_i_2_n_0\,
      I1 => il_m_ir(8),
      I2 => il_m_ir(5),
      O => \DGh[5]_i_1_n_0\
    );
\DGh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => il_m_ir(5),
      I1 => \DGh[8]_i_2_n_0\,
      I2 => il_m_ir(8),
      I3 => il_m_ir(6),
      O => \DGh[6]_i_1_n_0\
    );
\DGh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \DGh[8]_i_2_n_0\,
      I1 => il_m_ir(5),
      I2 => il_m_ir(6),
      I3 => il_m_ir(8),
      I4 => il_m_ir(7),
      O => \DGh[7]_i_1_n_0\
    );
\DGh[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => il_m_ir(5),
      I1 => il_m_ir(6),
      I2 => il_m_ir(7),
      I3 => \DGh[8]_i_2_n_0\,
      I4 => il_m_ir(8),
      O => \DGh[8]_i_1_n_0\
    );
\DGh[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => il_m_ir(3),
      I1 => il_m_ir(1),
      I2 => il_m_ir(0),
      I3 => il_m_ir(2),
      I4 => il_m_ir(4),
      O => \DGh[8]_i_2_n_0\
    );
\DGh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => il_m_ir(0),
      Q => DGh(0),
      R => SR(0)
    );
\DGh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGh[1]_i_1_n_0\,
      Q => DGh(1),
      R => SR(0)
    );
\DGh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGh[2]_i_1_n_0\,
      Q => DGh(2),
      R => SR(0)
    );
\DGh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGh[3]_i_1_n_0\,
      Q => DGh(3),
      R => SR(0)
    );
\DGh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGh[4]_i_1_n_0\,
      Q => DGh(4),
      R => SR(0)
    );
\DGh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGh[5]_i_1_n_0\,
      Q => DGh(5),
      R => SR(0)
    );
\DGh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGh[6]_i_1_n_0\,
      Q => DGh(6),
      R => SR(0)
    );
\DGh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGh[7]_i_1_n_0\,
      Q => DGh(7),
      R => SR(0)
    );
\DGh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGh[8]_i_1_n_0\,
      Q => DGh(8),
      R => SR(0)
    );
\DGv[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ia_m_ib(0),
      I1 => ia_m_ib(8),
      I2 => ia_m_ib(1),
      O => \DGv[1]_i_1_n_0\
    );
\DGv[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ia_m_ib(1),
      I1 => ia_m_ib(0),
      I2 => ia_m_ib(8),
      I3 => ia_m_ib(2),
      O => \DGv[2]_i_1_n_0\
    );
\DGv[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ia_m_ib(2),
      I1 => ia_m_ib(0),
      I2 => ia_m_ib(1),
      I3 => ia_m_ib(8),
      I4 => ia_m_ib(3),
      O => \DGv[3]_i_1_n_0\
    );
\DGv[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ia_m_ib(3),
      I1 => ia_m_ib(1),
      I2 => ia_m_ib(0),
      I3 => ia_m_ib(2),
      I4 => ia_m_ib(8),
      I5 => ia_m_ib(4),
      O => \DGv[4]_i_1_n_0\
    );
\DGv[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \DGv[8]_i_2_n_0\,
      I1 => ia_m_ib(8),
      I2 => ia_m_ib(5),
      O => \DGv[5]_i_1_n_0\
    );
\DGv[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ia_m_ib(5),
      I1 => \DGv[8]_i_2_n_0\,
      I2 => ia_m_ib(8),
      I3 => ia_m_ib(6),
      O => \DGv[6]_i_1_n_0\
    );
\DGv[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \DGv[8]_i_2_n_0\,
      I1 => ia_m_ib(5),
      I2 => ia_m_ib(6),
      I3 => ia_m_ib(8),
      I4 => ia_m_ib(7),
      O => \DGv[7]_i_1_n_0\
    );
\DGv[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ia_m_ib(5),
      I1 => ia_m_ib(6),
      I2 => ia_m_ib(7),
      I3 => \DGv[8]_i_2_n_0\,
      I4 => ia_m_ib(8),
      O => \DGv[8]_i_1_n_0\
    );
\DGv[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ia_m_ib(3),
      I1 => ia_m_ib(1),
      I2 => ia_m_ib(0),
      I3 => ia_m_ib(2),
      I4 => ia_m_ib(4),
      O => \DGv[8]_i_2_n_0\
    );
\DGv_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => ia_m_ib(0),
      Q => DGv(0),
      R => SR(0)
    );
\DGv_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGv[1]_i_1_n_0\,
      Q => DGv(1),
      R => SR(0)
    );
\DGv_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGv[2]_i_1_n_0\,
      Q => DGv(2),
      R => SR(0)
    );
\DGv_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGv[3]_i_1_n_0\,
      Q => DGv(3),
      R => SR(0)
    );
\DGv_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGv[4]_i_1_n_0\,
      Q => DGv(4),
      R => SR(0)
    );
\DGv_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGv[5]_i_1_n_0\,
      Q => DGv(5),
      R => SR(0)
    );
\DGv_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGv[6]_i_1_n_0\,
      Q => DGv(6),
      R => SR(0)
    );
\DGv_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGv[7]_i_1_n_0\,
      Q => DGv(7),
      R => SR(0)
    );
\DGv_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DGv[8]_i_1_n_0\,
      Q => DGv(8),
      R => SR(0)
    );
\DRBh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rbl_m_rbr(0),
      I1 => rbl_m_rbr(8),
      I2 => rbl_m_rbr(1),
      O => \DRBh[1]_i_1_n_0\
    );
\DRBh[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => rbl_m_rbr(1),
      I1 => rbl_m_rbr(0),
      I2 => rbl_m_rbr(8),
      I3 => rbl_m_rbr(2),
      O => \DRBh[2]_i_1_n_0\
    );
\DRBh[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => rbl_m_rbr(2),
      I1 => rbl_m_rbr(0),
      I2 => rbl_m_rbr(1),
      I3 => rbl_m_rbr(8),
      I4 => rbl_m_rbr(3),
      O => \DRBh[3]_i_1_n_0\
    );
\DRBh[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => rbl_m_rbr(3),
      I1 => rbl_m_rbr(1),
      I2 => rbl_m_rbr(0),
      I3 => rbl_m_rbr(2),
      I4 => rbl_m_rbr(8),
      I5 => rbl_m_rbr(4),
      O => \DRBh[4]_i_1_n_0\
    );
\DRBh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \DRBh[8]_i_2_n_0\,
      I1 => rbl_m_rbr(8),
      I2 => rbl_m_rbr(5),
      O => \DRBh[5]_i_1_n_0\
    );
\DRBh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => rbl_m_rbr(5),
      I1 => \DRBh[8]_i_2_n_0\,
      I2 => rbl_m_rbr(8),
      I3 => rbl_m_rbr(6),
      O => \DRBh[6]_i_1_n_0\
    );
\DRBh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \DRBh[8]_i_2_n_0\,
      I1 => rbl_m_rbr(5),
      I2 => rbl_m_rbr(6),
      I3 => rbl_m_rbr(8),
      I4 => rbl_m_rbr(7),
      O => \DRBh[7]_i_1_n_0\
    );
\DRBh[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => rbl_m_rbr(5),
      I1 => rbl_m_rbr(6),
      I2 => rbl_m_rbr(7),
      I3 => \DRBh[8]_i_2_n_0\,
      I4 => rbl_m_rbr(8),
      O => \DRBh[8]_i_1_n_0\
    );
\DRBh[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rbl_m_rbr(3),
      I1 => rbl_m_rbr(1),
      I2 => rbl_m_rbr(0),
      I3 => rbl_m_rbr(2),
      I4 => rbl_m_rbr(4),
      O => \DRBh[8]_i_2_n_0\
    );
\DRBh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => rbl_m_rbr(0),
      Q => DRBh(0),
      R => SR(0)
    );
\DRBh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBh[1]_i_1_n_0\,
      Q => DRBh(1),
      R => SR(0)
    );
\DRBh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBh[2]_i_1_n_0\,
      Q => DRBh(2),
      R => SR(0)
    );
\DRBh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBh[3]_i_1_n_0\,
      Q => DRBh(3),
      R => SR(0)
    );
\DRBh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBh[4]_i_1_n_0\,
      Q => DRBh(4),
      R => SR(0)
    );
\DRBh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBh[5]_i_1_n_0\,
      Q => DRBh(5),
      R => SR(0)
    );
\DRBh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBh[6]_i_1_n_0\,
      Q => DRBh(6),
      R => SR(0)
    );
\DRBh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBh[7]_i_1_n_0\,
      Q => DRBh(7),
      R => SR(0)
    );
\DRBh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBh[8]_i_1_n_0\,
      Q => DRBh(8),
      R => SR(0)
    );
\DRBv[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => brl_m_brr(0),
      I1 => brl_m_brr(8),
      I2 => brl_m_brr(1),
      O => \DRBv[1]_i_1_n_0\
    );
\DRBv[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => brl_m_brr(1),
      I1 => brl_m_brr(0),
      I2 => brl_m_brr(8),
      I3 => brl_m_brr(2),
      O => \DRBv[2]_i_1_n_0\
    );
\DRBv[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => brl_m_brr(2),
      I1 => brl_m_brr(0),
      I2 => brl_m_brr(1),
      I3 => brl_m_brr(8),
      I4 => brl_m_brr(3),
      O => \DRBv[3]_i_1_n_0\
    );
\DRBv[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => brl_m_brr(3),
      I1 => brl_m_brr(1),
      I2 => brl_m_brr(0),
      I3 => brl_m_brr(2),
      I4 => brl_m_brr(8),
      I5 => brl_m_brr(4),
      O => \DRBv[4]_i_1_n_0\
    );
\DRBv[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \DRBv[8]_i_2_n_0\,
      I1 => brl_m_brr(8),
      I2 => brl_m_brr(5),
      O => \DRBv[5]_i_1_n_0\
    );
\DRBv[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => brl_m_brr(5),
      I1 => \DRBv[8]_i_2_n_0\,
      I2 => brl_m_brr(8),
      I3 => brl_m_brr(6),
      O => \DRBv[6]_i_1_n_0\
    );
\DRBv[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \DRBv[8]_i_2_n_0\,
      I1 => brl_m_brr(5),
      I2 => brl_m_brr(6),
      I3 => brl_m_brr(8),
      I4 => brl_m_brr(7),
      O => \DRBv[7]_i_1_n_0\
    );
\DRBv[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => brl_m_brr(5),
      I1 => brl_m_brr(6),
      I2 => brl_m_brr(7),
      I3 => \DRBv[8]_i_2_n_0\,
      I4 => brl_m_brr(8),
      O => \DRBv[8]_i_1_n_0\
    );
\DRBv[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => brl_m_brr(3),
      I1 => brl_m_brr(1),
      I2 => brl_m_brr(0),
      I3 => brl_m_brr(2),
      I4 => brl_m_brr(4),
      O => \DRBv[8]_i_2_n_0\
    );
\DRBv_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => brl_m_brr(0),
      Q => DRBv(0),
      R => SR(0)
    );
\DRBv_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBv[1]_i_1_n_0\,
      Q => DRBv(1),
      R => SR(0)
    );
\DRBv_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBv[2]_i_1_n_0\,
      Q => DRBv(2),
      R => SR(0)
    );
\DRBv_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBv[3]_i_1_n_0\,
      Q => DRBv(3),
      R => SR(0)
    );
\DRBv_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBv[4]_i_1_n_0\,
      Q => DRBv(4),
      R => SR(0)
    );
\DRBv_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBv[5]_i_1_n_0\,
      Q => DRBv(5),
      R => SR(0)
    );
\DRBv_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBv[6]_i_1_n_0\,
      Q => DRBv(6),
      R => SR(0)
    );
\DRBv_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBv[7]_i_1_n_0\,
      Q => DRBv(7),
      R => SR(0)
    );
\DRBv_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \DRBv[8]_i_1_n_0\,
      Q => DRBv(8),
      R => SR(0)
    );
\HTotal[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[8]\,
      I1 => DGh(8),
      I2 => DRBh(8),
      O => \HTotal[10]_i_2_n_0\
    );
\HTotal[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[7]\,
      I1 => DGh(7),
      I2 => DRBh(7),
      O => \HTotal[10]_i_3_n_0\
    );
\HTotal[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[8]\,
      I1 => DGh(8),
      I2 => DRBh(8),
      O => \HTotal[10]_i_4_n_0\
    );
\HTotal[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \HTotal[10]_i_3_n_0\,
      I1 => DGh(8),
      I2 => \DBRh_reg_n_0_[8]\,
      I3 => DRBh(8),
      O => \HTotal[10]_i_5_n_0\
    );
\HTotal[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \DBRh_reg_n_0_[6]\,
      I1 => DGh(6),
      I2 => DRBh(6),
      I3 => \HTotal[7]_i_3_n_0\,
      O => \HTotal[7]_i_10_n_0\
    );
\HTotal[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \DBRh_reg_n_0_[5]\,
      I1 => DGh(5),
      I2 => DRBh(5),
      I3 => \HTotal[7]_i_4_n_0\,
      O => \HTotal[7]_i_11_n_0\
    );
\HTotal[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \DBRh_reg_n_0_[4]\,
      I1 => DGh(4),
      I2 => DRBh(4),
      I3 => \HTotal[7]_i_5_n_0\,
      O => \HTotal[7]_i_12_n_0\
    );
\HTotal[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \DBRh_reg_n_0_[3]\,
      I1 => DGh(3),
      I2 => DRBh(3),
      I3 => \HTotal[7]_i_6_n_0\,
      O => \HTotal[7]_i_13_n_0\
    );
\HTotal[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \DBRh_reg_n_0_[2]\,
      I1 => DGh(2),
      I2 => DRBh(2),
      I3 => \HTotal[7]_i_7_n_0\,
      O => \HTotal[7]_i_14_n_0\
    );
\HTotal[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \DBRh_reg_n_0_[1]\,
      I1 => DGh(1),
      I2 => DRBh(1),
      I3 => \HTotal[7]_i_8_n_0\,
      O => \HTotal[7]_i_15_n_0\
    );
\HTotal[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \DBRh_reg_n_0_[0]\,
      I1 => DGh(0),
      I2 => DRBh(0),
      O => \HTotal[7]_i_16_n_0\
    );
\HTotal[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[6]\,
      I1 => DGh(6),
      I2 => DRBh(6),
      O => \HTotal[7]_i_2_n_0\
    );
\HTotal[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[5]\,
      I1 => DGh(5),
      I2 => DRBh(5),
      O => \HTotal[7]_i_3_n_0\
    );
\HTotal[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[4]\,
      I1 => DGh(4),
      I2 => DRBh(4),
      O => \HTotal[7]_i_4_n_0\
    );
\HTotal[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[3]\,
      I1 => DGh(3),
      I2 => DRBh(3),
      O => \HTotal[7]_i_5_n_0\
    );
\HTotal[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[2]\,
      I1 => DGh(2),
      I2 => DRBh(2),
      O => \HTotal[7]_i_6_n_0\
    );
\HTotal[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[1]\,
      I1 => DGh(1),
      I2 => DRBh(1),
      O => \HTotal[7]_i_7_n_0\
    );
\HTotal[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \DBRh_reg_n_0_[0]\,
      I1 => DGh(0),
      I2 => DRBh(0),
      O => \HTotal[7]_i_8_n_0\
    );
\HTotal[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \DBRh_reg_n_0_[7]\,
      I1 => DGh(7),
      I2 => DRBh(7),
      I3 => \HTotal[7]_i_2_n_0\,
      O => \HTotal[7]_i_9_n_0\
    );
\HTotal_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[7]_i_1_n_15\,
      Q => HTotal(0),
      R => SR(0)
    );
\HTotal_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[10]_i_1_n_5\,
      Q => HTotal(10),
      R => SR(0)
    );
\HTotal_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \HTotal_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_HTotal_reg[10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \HTotal_reg[10]_i_1_n_5\,
      CO(1) => \NLW_HTotal_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \HTotal_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \HTotal[10]_i_2_n_0\,
      DI(0) => \HTotal[10]_i_3_n_0\,
      O(7 downto 2) => \NLW_HTotal_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \HTotal_reg[10]_i_1_n_14\,
      O(0) => \HTotal_reg[10]_i_1_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => \HTotal[10]_i_4_n_0\,
      S(0) => \HTotal[10]_i_5_n_0\
    );
\HTotal_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[7]_i_1_n_14\,
      Q => HTotal(1),
      R => SR(0)
    );
\HTotal_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[7]_i_1_n_13\,
      Q => HTotal(2),
      R => SR(0)
    );
\HTotal_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[7]_i_1_n_12\,
      Q => HTotal(3),
      R => SR(0)
    );
\HTotal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[7]_i_1_n_11\,
      Q => HTotal(4),
      R => SR(0)
    );
\HTotal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[7]_i_1_n_10\,
      Q => HTotal(5),
      R => SR(0)
    );
\HTotal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[7]_i_1_n_9\,
      Q => HTotal(6),
      R => SR(0)
    );
\HTotal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[7]_i_1_n_8\,
      Q => HTotal(7),
      R => SR(0)
    );
\HTotal_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \HTotal_reg[7]_i_1_n_0\,
      CO(6) => \HTotal_reg[7]_i_1_n_1\,
      CO(5) => \HTotal_reg[7]_i_1_n_2\,
      CO(4) => \HTotal_reg[7]_i_1_n_3\,
      CO(3) => \NLW_HTotal_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \HTotal_reg[7]_i_1_n_5\,
      CO(1) => \HTotal_reg[7]_i_1_n_6\,
      CO(0) => \HTotal_reg[7]_i_1_n_7\,
      DI(7) => \HTotal[7]_i_2_n_0\,
      DI(6) => \HTotal[7]_i_3_n_0\,
      DI(5) => \HTotal[7]_i_4_n_0\,
      DI(4) => \HTotal[7]_i_5_n_0\,
      DI(3) => \HTotal[7]_i_6_n_0\,
      DI(2) => \HTotal[7]_i_7_n_0\,
      DI(1) => \HTotal[7]_i_8_n_0\,
      DI(0) => '0',
      O(7) => \HTotal_reg[7]_i_1_n_8\,
      O(6) => \HTotal_reg[7]_i_1_n_9\,
      O(5) => \HTotal_reg[7]_i_1_n_10\,
      O(4) => \HTotal_reg[7]_i_1_n_11\,
      O(3) => \HTotal_reg[7]_i_1_n_12\,
      O(2) => \HTotal_reg[7]_i_1_n_13\,
      O(1) => \HTotal_reg[7]_i_1_n_14\,
      O(0) => \HTotal_reg[7]_i_1_n_15\,
      S(7) => \HTotal[7]_i_9_n_0\,
      S(6) => \HTotal[7]_i_10_n_0\,
      S(5) => \HTotal[7]_i_11_n_0\,
      S(4) => \HTotal[7]_i_12_n_0\,
      S(3) => \HTotal[7]_i_13_n_0\,
      S(2) => \HTotal[7]_i_14_n_0\,
      S(1) => \HTotal[7]_i_15_n_0\,
      S(0) => \HTotal[7]_i_16_n_0\
    );
\HTotal_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[10]_i_1_n_15\,
      Q => HTotal(8),
      R => SR(0)
    );
\HTotal_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \HTotal_reg[10]_i_1_n_14\,
      Q => HTotal(9),
      R => SR(0)
    );
\VTotal[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(8),
      I1 => DGv(8),
      I2 => DRBv(8),
      O => \VTotal[10]_i_2_n_0\
    );
\VTotal[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(7),
      I1 => DGv(7),
      I2 => DRBv(7),
      O => \VTotal[10]_i_3_n_0\
    );
\VTotal[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(8),
      I1 => DGv(8),
      I2 => DRBv(8),
      O => \VTotal[10]_i_4_n_0\
    );
\VTotal[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \VTotal[10]_i_3_n_0\,
      I1 => DGv(8),
      I2 => R(8),
      I3 => DRBv(8),
      O => \VTotal[10]_i_5_n_0\
    );
\VTotal[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => R(6),
      I1 => DGv(6),
      I2 => DRBv(6),
      I3 => \VTotal[7]_i_3_n_0\,
      O => \VTotal[7]_i_10_n_0\
    );
\VTotal[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => R(5),
      I1 => DGv(5),
      I2 => DRBv(5),
      I3 => \VTotal[7]_i_4_n_0\,
      O => \VTotal[7]_i_11_n_0\
    );
\VTotal[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => R(4),
      I1 => DGv(4),
      I2 => DRBv(4),
      I3 => \VTotal[7]_i_5_n_0\,
      O => \VTotal[7]_i_12_n_0\
    );
\VTotal[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => R(3),
      I1 => DGv(3),
      I2 => DRBv(3),
      I3 => \VTotal[7]_i_6_n_0\,
      O => \VTotal[7]_i_13_n_0\
    );
\VTotal[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => R(2),
      I1 => DGv(2),
      I2 => DRBv(2),
      I3 => \VTotal[7]_i_7_n_0\,
      O => \VTotal[7]_i_14_n_0\
    );
\VTotal[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => R(1),
      I1 => DGv(1),
      I2 => DRBv(1),
      I3 => \VTotal[7]_i_8_n_0\,
      O => \VTotal[7]_i_15_n_0\
    );
\VTotal[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R(0),
      I1 => DGv(0),
      I2 => DRBv(0),
      O => \VTotal[7]_i_16_n_0\
    );
\VTotal[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(6),
      I1 => DGv(6),
      I2 => DRBv(6),
      O => \VTotal[7]_i_2_n_0\
    );
\VTotal[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(5),
      I1 => DGv(5),
      I2 => DRBv(5),
      O => \VTotal[7]_i_3_n_0\
    );
\VTotal[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(4),
      I1 => DGv(4),
      I2 => DRBv(4),
      O => \VTotal[7]_i_4_n_0\
    );
\VTotal[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(3),
      I1 => DGv(3),
      I2 => DRBv(3),
      O => \VTotal[7]_i_5_n_0\
    );
\VTotal[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(2),
      I1 => DGv(2),
      I2 => DRBv(2),
      O => \VTotal[7]_i_6_n_0\
    );
\VTotal[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(1),
      I1 => DGv(1),
      I2 => DRBv(1),
      O => \VTotal[7]_i_7_n_0\
    );
\VTotal[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => R(0),
      I1 => DGv(0),
      I2 => DRBv(0),
      O => \VTotal[7]_i_8_n_0\
    );
\VTotal[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => R(7),
      I1 => DGv(7),
      I2 => DRBv(7),
      I3 => \VTotal[7]_i_2_n_0\,
      O => \VTotal[7]_i_9_n_0\
    );
\VTotal_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(0),
      Q => VTotal(0),
      R => SR(0)
    );
\VTotal_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(10),
      Q => VTotal(10),
      R => SR(0)
    );
\VTotal_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \VTotal_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_VTotal_reg[10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => plusOp(10),
      CO(1) => \NLW_VTotal_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \VTotal_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \VTotal[10]_i_2_n_0\,
      DI(0) => \VTotal[10]_i_3_n_0\,
      O(7 downto 2) => \NLW_VTotal_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => plusOp(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \VTotal[10]_i_4_n_0\,
      S(0) => \VTotal[10]_i_5_n_0\
    );
\VTotal_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(1),
      Q => VTotal(1),
      R => SR(0)
    );
\VTotal_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(2),
      Q => VTotal(2),
      R => SR(0)
    );
\VTotal_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(3),
      Q => VTotal(3),
      R => SR(0)
    );
\VTotal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(4),
      Q => VTotal(4),
      R => SR(0)
    );
\VTotal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(5),
      Q => VTotal(5),
      R => SR(0)
    );
\VTotal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(6),
      Q => VTotal(6),
      R => SR(0)
    );
\VTotal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(7),
      Q => VTotal(7),
      R => SR(0)
    );
\VTotal_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \VTotal_reg[7]_i_1_n_0\,
      CO(6) => \VTotal_reg[7]_i_1_n_1\,
      CO(5) => \VTotal_reg[7]_i_1_n_2\,
      CO(4) => \VTotal_reg[7]_i_1_n_3\,
      CO(3) => \NLW_VTotal_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \VTotal_reg[7]_i_1_n_5\,
      CO(1) => \VTotal_reg[7]_i_1_n_6\,
      CO(0) => \VTotal_reg[7]_i_1_n_7\,
      DI(7) => \VTotal[7]_i_2_n_0\,
      DI(6) => \VTotal[7]_i_3_n_0\,
      DI(5) => \VTotal[7]_i_4_n_0\,
      DI(4) => \VTotal[7]_i_5_n_0\,
      DI(3) => \VTotal[7]_i_6_n_0\,
      DI(2) => \VTotal[7]_i_7_n_0\,
      DI(1) => \VTotal[7]_i_8_n_0\,
      DI(0) => '0',
      O(7 downto 0) => plusOp(7 downto 0),
      S(7) => \VTotal[7]_i_9_n_0\,
      S(6) => \VTotal[7]_i_10_n_0\,
      S(5) => \VTotal[7]_i_11_n_0\,
      S(4) => \VTotal[7]_i_12_n_0\,
      S(3) => \VTotal[7]_i_13_n_0\,
      S(2) => \VTotal[7]_i_14_n_0\,
      S(1) => \VTotal[7]_i_15_n_0\,
      S(0) => \VTotal[7]_i_16_n_0\
    );
\VTotal_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(8),
      Q => VTotal(8),
      R => SR(0)
    );
\VTotal_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(9),
      Q => VTotal(9),
      R => SR(0)
    );
\bra_m_brb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(0),
      Q => bra_m_brb(0),
      R => SR(0)
    );
\bra_m_brb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(1),
      Q => bra_m_brb(1),
      R => SR(0)
    );
\bra_m_brb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(2),
      Q => bra_m_brb(2),
      R => SR(0)
    );
\bra_m_brb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(3),
      Q => bra_m_brb(3),
      R => SR(0)
    );
\bra_m_brb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(4),
      Q => bra_m_brb(4),
      R => SR(0)
    );
\bra_m_brb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(5),
      Q => bra_m_brb(5),
      R => SR(0)
    );
\bra_m_brb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(6),
      Q => bra_m_brb(6),
      R => SR(0)
    );
\bra_m_brb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(7),
      Q => bra_m_brb(7),
      R => SR(0)
    );
\bra_m_brb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => minusOp(8),
      Q => bra_m_brb(8),
      R => SR(0)
    );
\brl_m_brr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_15\,
      Q => brl_m_brr(0),
      R => SR(0)
    );
\brl_m_brr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_14\,
      Q => brl_m_brr(1),
      R => SR(0)
    );
\brl_m_brr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_13\,
      Q => brl_m_brr(2),
      R => SR(0)
    );
\brl_m_brr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_12\,
      Q => brl_m_brr(3),
      R => SR(0)
    );
\brl_m_brr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_11\,
      Q => brl_m_brr(4),
      R => SR(0)
    );
\brl_m_brr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_10\,
      Q => brl_m_brr(5),
      R => SR(0)
    );
\brl_m_brr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_9\,
      Q => brl_m_brr(6),
      R => SR(0)
    );
\brl_m_brr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry_n_8\,
      Q => brl_m_brr(7),
      R => SR(0)
    );
\brl_m_brr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__1/i__carry__0_n_15\,
      Q => brl_m_brr(8),
      R => SR(0)
    );
delay_g_c: entity work.\design_1_v_cfa_0_0_DELAY__parameterized21\
     port map (
      DI(6) => delay_g_c_n_8,
      DI(5) => delay_g_c_n_9,
      DI(4) => delay_g_c_n_10,
      DI(3) => delay_g_c_n_11,
      DI(2) => delay_g_c_n_12,
      DI(1) => delay_g_c_n_13,
      DI(0) => delay_g_c_n_14,
      Q(7 downto 0) => Q(7 downto 0),
      S(7) => delay_g_c_n_0,
      S(6) => delay_g_c_n_1,
      S(5) => delay_g_c_n_2,
      S(4) => delay_g_c_n_3,
      S(3) => delay_g_c_n_4,
      S(2) => delay_g_c_n_5,
      S(1) => delay_g_c_n_6,
      S(0) => delay_g_c_n_7,
      aclk => aclk,
      \i_minus_m_reg[9]\(8 downto 0) => i_minus_m(9 downto 1),
      intc_if(0) => intc_if(0),
      \raw_reg[10]\(0) => delay_g_c_n_15,
      \raw_reg[10]_0\(0) => delay_g_c_n_16
    );
delay_i_a_plus_b: entity work.\design_1_v_cfa_0_0_DELAY__parameterized25\
     port map (
      Q(8 downto 0) => i_a_plus_b(8 downto 0),
      aclk => aclk,
      \i_reg[8]\(8) => delay_i_a_plus_b_n_0,
      \i_reg[8]\(7) => delay_i_a_plus_b_n_1,
      \i_reg[8]\(6) => delay_i_a_plus_b_n_2,
      \i_reg[8]\(5) => delay_i_a_plus_b_n_3,
      \i_reg[8]\(4) => delay_i_a_plus_b_n_4,
      \i_reg[8]\(3) => delay_i_a_plus_b_n_5,
      \i_reg[8]\(2) => delay_i_a_plus_b_n_6,
      \i_reg[8]\(1) => delay_i_a_plus_b_n_7,
      \i_reg[8]\(0) => delay_i_a_plus_b_n_8,
      intc_if(0) => intc_if(0)
    );
delay_i_l_plus_r: entity work.\design_1_v_cfa_0_0_DELAY__parameterized25_23\
     port map (
      Q(8 downto 0) => i_l_plus_r(8 downto 0),
      aclk => aclk,
      \i_reg[8]\(8) => delay_i_l_plus_r_n_0,
      \i_reg[8]\(7) => delay_i_l_plus_r_n_1,
      \i_reg[8]\(6) => delay_i_l_plus_r_n_2,
      \i_reg[8]\(5) => delay_i_l_plus_r_n_3,
      \i_reg[8]\(4) => delay_i_l_plus_r_n_4,
      \i_reg[8]\(3) => delay_i_l_plus_r_n_5,
      \i_reg[8]\(2) => delay_i_l_plus_r_n_6,
      \i_reg[8]\(1) => delay_i_l_plus_r_n_7,
      \i_reg[8]\(0) => delay_i_l_plus_r_n_8,
      intc_if(0) => intc_if(0)
    );
delay_m_a_plus_b: entity work.\design_1_v_cfa_0_0_DELAY__parameterized25_24\
     port map (
      Q(8 downto 0) => m_a_plus_b(8 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \m_reg[8]\(8) => delay_m_a_plus_b_n_0,
      \m_reg[8]\(7) => delay_m_a_plus_b_n_1,
      \m_reg[8]\(6) => delay_m_a_plus_b_n_2,
      \m_reg[8]\(5) => delay_m_a_plus_b_n_3,
      \m_reg[8]\(4) => delay_m_a_plus_b_n_4,
      \m_reg[8]\(3) => delay_m_a_plus_b_n_5,
      \m_reg[8]\(2) => delay_m_a_plus_b_n_6,
      \m_reg[8]\(1) => delay_m_a_plus_b_n_7,
      \m_reg[8]\(0) => delay_m_a_plus_b_n_8
    );
delay_m_l_plus_r: entity work.\design_1_v_cfa_0_0_DELAY__parameterized25_25\
     port map (
      Q(8 downto 0) => m_l_plus_r(8 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \m_reg[8]\(8) => delay_m_l_plus_r_n_0,
      \m_reg[8]\(7) => delay_m_l_plus_r_n_1,
      \m_reg[8]\(6) => delay_m_l_plus_r_n_2,
      \m_reg[8]\(5) => delay_m_l_plus_r_n_3,
      \m_reg[8]\(4) => delay_m_l_plus_r_n_4,
      \m_reg[8]\(3) => delay_m_l_plus_r_n_5,
      \m_reg[8]\(2) => delay_m_l_plus_r_n_6,
      \m_reg[8]\(1) => delay_m_l_plus_r_n_7,
      \m_reg[8]\(0) => delay_m_l_plus_r_n_8
    );
\i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_8,
      I1 => delay_i_a_plus_b_n_8,
      I2 => ltOp,
      O => \i[0]_i_1_n_0\
    );
\i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_7,
      I1 => delay_i_a_plus_b_n_7,
      I2 => ltOp,
      O => \i[1]_i_1_n_0\
    );
\i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_6,
      I1 => delay_i_a_plus_b_n_6,
      I2 => ltOp,
      O => \i[2]_i_1_n_0\
    );
\i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_5,
      I1 => delay_i_a_plus_b_n_5,
      I2 => ltOp,
      O => \i[3]_i_1_n_0\
    );
\i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_4,
      I1 => delay_i_a_plus_b_n_4,
      I2 => ltOp,
      O => \i[4]_i_1_n_0\
    );
\i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_3,
      I1 => delay_i_a_plus_b_n_3,
      I2 => ltOp,
      O => \i[5]_i_1_n_0\
    );
\i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_2,
      I1 => delay_i_a_plus_b_n_2,
      I2 => ltOp,
      O => \i[6]_i_1_n_0\
    );
\i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_1,
      I1 => delay_i_a_plus_b_n_1,
      I2 => ltOp,
      O => \i[7]_i_1_n_0\
    );
\i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_i_l_plus_r_n_0,
      I1 => delay_i_a_plus_b_n_0,
      I2 => ltOp,
      O => \i[8]_i_1_n_0\
    );
\i__carry__0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(8),
      I1 => m(8),
      O => \i__carry__0_i_1__24_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_minus_m(9),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_b(7),
      I1 => i_a(7),
      O => \i__carry_i_1__23_n_0\
    );
\i__carry_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_b(7),
      I1 => mrb_a(7),
      O => \i__carry_i_1__24_n_0\
    );
\i__carry_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_r(7),
      I1 => i_l(7),
      O => \i__carry_i_1__25_n_0\
    );
\i__carry_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_r(7),
      I1 => mrb_l(7),
      O => \i__carry_i_1__26_n_0\
    );
\i__carry_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_l(7),
      I1 => mbr_r(7),
      O => \i__carry_i_1__57_n_0\
    );
\i__carry_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(7),
      I1 => m(7),
      O => \i__carry_i_1__58_n_0\
    );
\i__carry_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_b(6),
      I1 => i_a(6),
      O => \i__carry_i_2__17_n_0\
    );
\i__carry_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_b(6),
      I1 => mrb_a(6),
      O => \i__carry_i_2__18_n_0\
    );
\i__carry_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_r(6),
      I1 => i_l(6),
      O => \i__carry_i_2__19_n_0\
    );
\i__carry_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_r(6),
      I1 => mrb_l(6),
      O => \i__carry_i_2__20_n_0\
    );
\i__carry_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_l(6),
      I1 => mbr_r(6),
      O => \i__carry_i_2__57_n_0\
    );
\i__carry_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(6),
      I1 => m(6),
      O => \i__carry_i_2__58_n_0\
    );
\i__carry_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_b(5),
      I1 => i_a(5),
      O => \i__carry_i_3__17_n_0\
    );
\i__carry_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_b(5),
      I1 => mrb_a(5),
      O => \i__carry_i_3__18_n_0\
    );
\i__carry_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_r(5),
      I1 => i_l(5),
      O => \i__carry_i_3__19_n_0\
    );
\i__carry_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_r(5),
      I1 => mrb_l(5),
      O => \i__carry_i_3__20_n_0\
    );
\i__carry_i_3__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_l(5),
      I1 => mbr_r(5),
      O => \i__carry_i_3__57_n_0\
    );
\i__carry_i_3__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(5),
      I1 => m(5),
      O => \i__carry_i_3__58_n_0\
    );
\i__carry_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_b(4),
      I1 => i_a(4),
      O => \i__carry_i_4__17_n_0\
    );
\i__carry_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_b(4),
      I1 => mrb_a(4),
      O => \i__carry_i_4__18_n_0\
    );
\i__carry_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_r(4),
      I1 => i_l(4),
      O => \i__carry_i_4__19_n_0\
    );
\i__carry_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_r(4),
      I1 => mrb_l(4),
      O => \i__carry_i_4__20_n_0\
    );
\i__carry_i_4__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_l(4),
      I1 => mbr_r(4),
      O => \i__carry_i_4__57_n_0\
    );
\i__carry_i_4__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(4),
      I1 => m(4),
      O => \i__carry_i_4__58_n_0\
    );
\i__carry_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_b(3),
      I1 => i_a(3),
      O => \i__carry_i_5__17_n_0\
    );
\i__carry_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_b(3),
      I1 => mrb_a(3),
      O => \i__carry_i_5__18_n_0\
    );
\i__carry_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_r(3),
      I1 => i_l(3),
      O => \i__carry_i_5__19_n_0\
    );
\i__carry_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_r(3),
      I1 => mrb_l(3),
      O => \i__carry_i_5__20_n_0\
    );
\i__carry_i_5__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_l(3),
      I1 => mbr_r(3),
      O => \i__carry_i_5__57_n_0\
    );
\i__carry_i_5__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(3),
      I1 => m(3),
      O => \i__carry_i_5__58_n_0\
    );
\i__carry_i_6__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_b(2),
      I1 => i_a(2),
      O => \i__carry_i_6__17_n_0\
    );
\i__carry_i_6__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_b(2),
      I1 => mrb_a(2),
      O => \i__carry_i_6__18_n_0\
    );
\i__carry_i_6__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_r(2),
      I1 => i_l(2),
      O => \i__carry_i_6__19_n_0\
    );
\i__carry_i_6__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_r(2),
      I1 => mrb_l(2),
      O => \i__carry_i_6__20_n_0\
    );
\i__carry_i_6__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_l(2),
      I1 => mbr_r(2),
      O => \i__carry_i_6__57_n_0\
    );
\i__carry_i_6__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(2),
      I1 => m(2),
      O => \i__carry_i_6__58_n_0\
    );
\i__carry_i_7__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_b(1),
      I1 => i_a(1),
      O => \i__carry_i_7__17_n_0\
    );
\i__carry_i_7__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_b(1),
      I1 => mrb_a(1),
      O => \i__carry_i_7__18_n_0\
    );
\i__carry_i_7__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_r(1),
      I1 => i_l(1),
      O => \i__carry_i_7__19_n_0\
    );
\i__carry_i_7__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_r(1),
      I1 => mrb_l(1),
      O => \i__carry_i_7__20_n_0\
    );
\i__carry_i_7__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_l(1),
      I1 => mbr_r(1),
      O => \i__carry_i_7__57_n_0\
    );
\i__carry_i_7__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(1),
      I1 => m(1),
      O => \i__carry_i_7__58_n_0\
    );
\i__carry_i_8__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_b(0),
      I1 => i_a(0),
      O => \i__carry_i_8__19_n_0\
    );
\i__carry_i_8__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_b(0),
      I1 => mrb_a(0),
      O => \i__carry_i_8__20_n_0\
    );
\i__carry_i_8__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_r(0),
      I1 => i_l(0),
      O => \i__carry_i_8__21_n_0\
    );
\i__carry_i_8__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mrb_r(0),
      I1 => mrb_l(0),
      O => \i__carry_i_8__22_n_0\
    );
\i__carry_i_8__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_l(0),
      I1 => mbr_r(0),
      O => \i__carry_i_8__58_n_0\
    );
\i__carry_i_8__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i(0),
      I1 => m(0),
      O => \i__carry_i_8__59_n_0\
    );
\i_a[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_a_reg[7]\(0),
      I1 => \muxed_g_b_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(3),
      O => \i_a[0]_i_1_n_0\
    );
\i_a[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_a_reg[7]\(1),
      I1 => \muxed_g_b_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(3),
      O => \i_a[1]_i_1_n_0\
    );
\i_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_a_reg[7]\(2),
      I1 => \muxed_g_b_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(3),
      O => \i_a[2]_i_1_n_0\
    );
\i_a[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_a_reg[7]\(3),
      I1 => \muxed_g_b_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(3),
      O => \i_a[3]_i_1_n_0\
    );
\i_a[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_a_reg[7]\(4),
      I1 => \muxed_g_b_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(3),
      O => \i_a[4]_i_1_n_0\
    );
\i_a[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_a_reg[7]\(5),
      I1 => \muxed_g_b_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(3),
      O => \i_a[5]_i_1_n_0\
    );
\i_a[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_a_reg[7]\(6),
      I1 => \muxed_g_b_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(3),
      O => \i_a[6]_i_1_n_0\
    );
\i_a[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_a_reg[7]\(7),
      I1 => \muxed_g_b_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(3),
      O => \i_a[7]_i_1_n_0\
    );
\i_a_plus_b[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_a(7),
      I1 => i_b(7),
      O => \i_a_plus_b[7]_i_2_n_0\
    );
\i_a_plus_b[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_a(6),
      I1 => i_b(6),
      O => \i_a_plus_b[7]_i_3_n_0\
    );
\i_a_plus_b[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_a(5),
      I1 => i_b(5),
      O => \i_a_plus_b[7]_i_4_n_0\
    );
\i_a_plus_b[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_a(4),
      I1 => i_b(4),
      O => \i_a_plus_b[7]_i_5_n_0\
    );
\i_a_plus_b[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_a(3),
      I1 => i_b(3),
      O => \i_a_plus_b[7]_i_6_n_0\
    );
\i_a_plus_b[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_a(2),
      I1 => i_b(2),
      O => \i_a_plus_b[7]_i_7_n_0\
    );
\i_a_plus_b[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_a(1),
      I1 => i_b(1),
      O => \i_a_plus_b[7]_i_8_n_0\
    );
\i_a_plus_b[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_a(0),
      I1 => i_b(0),
      O => \i_a_plus_b[7]_i_9_n_0\
    );
\i_a_plus_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[7]_i_1_n_15\,
      Q => i_a_plus_b(0),
      R => SR(0)
    );
\i_a_plus_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[7]_i_1_n_14\,
      Q => i_a_plus_b(1),
      R => SR(0)
    );
\i_a_plus_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[7]_i_1_n_13\,
      Q => i_a_plus_b(2),
      R => SR(0)
    );
\i_a_plus_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[7]_i_1_n_12\,
      Q => i_a_plus_b(3),
      R => SR(0)
    );
\i_a_plus_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[7]_i_1_n_11\,
      Q => i_a_plus_b(4),
      R => SR(0)
    );
\i_a_plus_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[7]_i_1_n_10\,
      Q => i_a_plus_b(5),
      R => SR(0)
    );
\i_a_plus_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[7]_i_1_n_9\,
      Q => i_a_plus_b(6),
      R => SR(0)
    );
\i_a_plus_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[7]_i_1_n_8\,
      Q => i_a_plus_b(7),
      R => SR(0)
    );
\i_a_plus_b_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_a_plus_b_reg[7]_i_1_n_0\,
      CO(6) => \i_a_plus_b_reg[7]_i_1_n_1\,
      CO(5) => \i_a_plus_b_reg[7]_i_1_n_2\,
      CO(4) => \i_a_plus_b_reg[7]_i_1_n_3\,
      CO(3) => \NLW_i_a_plus_b_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_a_plus_b_reg[7]_i_1_n_5\,
      CO(1) => \i_a_plus_b_reg[7]_i_1_n_6\,
      CO(0) => \i_a_plus_b_reg[7]_i_1_n_7\,
      DI(7 downto 0) => i_a(7 downto 0),
      O(7) => \i_a_plus_b_reg[7]_i_1_n_8\,
      O(6) => \i_a_plus_b_reg[7]_i_1_n_9\,
      O(5) => \i_a_plus_b_reg[7]_i_1_n_10\,
      O(4) => \i_a_plus_b_reg[7]_i_1_n_11\,
      O(3) => \i_a_plus_b_reg[7]_i_1_n_12\,
      O(2) => \i_a_plus_b_reg[7]_i_1_n_13\,
      O(1) => \i_a_plus_b_reg[7]_i_1_n_14\,
      O(0) => \i_a_plus_b_reg[7]_i_1_n_15\,
      S(7) => \i_a_plus_b[7]_i_2_n_0\,
      S(6) => \i_a_plus_b[7]_i_3_n_0\,
      S(5) => \i_a_plus_b[7]_i_4_n_0\,
      S(4) => \i_a_plus_b[7]_i_5_n_0\,
      S(3) => \i_a_plus_b[7]_i_6_n_0\,
      S(2) => \i_a_plus_b[7]_i_7_n_0\,
      S(1) => \i_a_plus_b[7]_i_8_n_0\,
      S(0) => \i_a_plus_b[7]_i_9_n_0\
    );
\i_a_plus_b_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a_plus_b_reg[8]_i_1_n_7\,
      Q => i_a_plus_b(8),
      R => SR(0)
    );
\i_a_plus_b_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_a_plus_b_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_a_plus_b_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_a_plus_b_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_i_a_plus_b_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\i_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a[0]_i_1_n_0\,
      Q => i_a(0),
      R => SR(0)
    );
\i_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a[1]_i_1_n_0\,
      Q => i_a(1),
      R => SR(0)
    );
\i_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a[2]_i_1_n_0\,
      Q => i_a(2),
      R => SR(0)
    );
\i_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a[3]_i_1_n_0\,
      Q => i_a(3),
      R => SR(0)
    );
\i_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a[4]_i_1_n_0\,
      Q => i_a(4),
      R => SR(0)
    );
\i_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a[5]_i_1_n_0\,
      Q => i_a(5),
      R => SR(0)
    );
\i_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a[6]_i_1_n_0\,
      Q => i_a(6),
      R => SR(0)
    );
\i_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_a[7]_i_1_n_0\,
      Q => i_a(7),
      R => SR(0)
    );
\i_b[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_b_reg[7]\(0),
      I1 => \muxed_g_a_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(2),
      O => \i_b[0]_i_1_n_0\
    );
\i_b[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_b_reg[7]\(1),
      I1 => \muxed_g_a_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(2),
      O => \i_b[1]_i_1_n_0\
    );
\i_b[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_b_reg[7]\(2),
      I1 => \muxed_g_a_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(2),
      O => \i_b[2]_i_1_n_0\
    );
\i_b[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_b_reg[7]\(3),
      I1 => \muxed_g_a_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(2),
      O => \i_b[3]_i_1_n_0\
    );
\i_b[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_b_reg[7]\(4),
      I1 => \muxed_g_a_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(2),
      O => \i_b[4]_i_1_n_0\
    );
\i_b[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_b_reg[7]\(5),
      I1 => \muxed_g_a_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(2),
      O => \i_b[5]_i_1_n_0\
    );
\i_b[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_b_reg[7]\(6),
      I1 => \muxed_g_a_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(2),
      O => \i_b[6]_i_1_n_0\
    );
\i_b[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_b_reg[7]\(7),
      I1 => \muxed_g_a_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(2),
      O => \i_b[7]_i_1_n_0\
    );
\i_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_b[0]_i_1_n_0\,
      Q => i_b(0),
      R => SR(0)
    );
\i_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_b[1]_i_1_n_0\,
      Q => i_b(1),
      R => SR(0)
    );
\i_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_b[2]_i_1_n_0\,
      Q => i_b(2),
      R => SR(0)
    );
\i_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_b[3]_i_1_n_0\,
      Q => i_b(3),
      R => SR(0)
    );
\i_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_b[4]_i_1_n_0\,
      Q => i_b(4),
      R => SR(0)
    );
\i_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_b[5]_i_1_n_0\,
      Q => i_b(5),
      R => SR(0)
    );
\i_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_b[6]_i_1_n_0\,
      Q => i_b(6),
      R => SR(0)
    );
\i_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_b[7]_i_1_n_0\,
      Q => i_b(7),
      R => SR(0)
    );
\i_l[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_l_reg[7]\(0),
      I1 => \muxed_g_r_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(1),
      O => \i_l[0]_i_1_n_0\
    );
\i_l[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_l_reg[7]\(1),
      I1 => \muxed_g_r_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(1),
      O => \i_l[1]_i_1_n_0\
    );
\i_l[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_l_reg[7]\(2),
      I1 => \muxed_g_r_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(1),
      O => \i_l[2]_i_1_n_0\
    );
\i_l[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_l_reg[7]\(3),
      I1 => \muxed_g_r_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(1),
      O => \i_l[3]_i_1_n_0\
    );
\i_l[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_l_reg[7]\(4),
      I1 => \muxed_g_r_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(1),
      O => \i_l[4]_i_1_n_0\
    );
\i_l[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_l_reg[7]\(5),
      I1 => \muxed_g_r_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(1),
      O => \i_l[5]_i_1_n_0\
    );
\i_l[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_l_reg[7]\(6),
      I1 => \muxed_g_r_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(1),
      O => \i_l[6]_i_1_n_0\
    );
\i_l[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_l_reg[7]\(7),
      I1 => \muxed_g_r_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(1),
      O => \i_l[7]_i_1_n_0\
    );
\i_l_plus_r[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_l(7),
      I1 => i_r(7),
      O => \i_l_plus_r[7]_i_2_n_0\
    );
\i_l_plus_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_l(6),
      I1 => i_r(6),
      O => \i_l_plus_r[7]_i_3_n_0\
    );
\i_l_plus_r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_l(5),
      I1 => i_r(5),
      O => \i_l_plus_r[7]_i_4_n_0\
    );
\i_l_plus_r[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_l(4),
      I1 => i_r(4),
      O => \i_l_plus_r[7]_i_5_n_0\
    );
\i_l_plus_r[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_l(3),
      I1 => i_r(3),
      O => \i_l_plus_r[7]_i_6_n_0\
    );
\i_l_plus_r[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_l(2),
      I1 => i_r(2),
      O => \i_l_plus_r[7]_i_7_n_0\
    );
\i_l_plus_r[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_l(1),
      I1 => i_r(1),
      O => \i_l_plus_r[7]_i_8_n_0\
    );
\i_l_plus_r[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_l(0),
      I1 => i_r(0),
      O => \i_l_plus_r[7]_i_9_n_0\
    );
\i_l_plus_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[7]_i_1_n_15\,
      Q => i_l_plus_r(0),
      R => SR(0)
    );
\i_l_plus_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[7]_i_1_n_14\,
      Q => i_l_plus_r(1),
      R => SR(0)
    );
\i_l_plus_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[7]_i_1_n_13\,
      Q => i_l_plus_r(2),
      R => SR(0)
    );
\i_l_plus_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[7]_i_1_n_12\,
      Q => i_l_plus_r(3),
      R => SR(0)
    );
\i_l_plus_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[7]_i_1_n_11\,
      Q => i_l_plus_r(4),
      R => SR(0)
    );
\i_l_plus_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[7]_i_1_n_10\,
      Q => i_l_plus_r(5),
      R => SR(0)
    );
\i_l_plus_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[7]_i_1_n_9\,
      Q => i_l_plus_r(6),
      R => SR(0)
    );
\i_l_plus_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[7]_i_1_n_8\,
      Q => i_l_plus_r(7),
      R => SR(0)
    );
\i_l_plus_r_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_l_plus_r_reg[7]_i_1_n_0\,
      CO(6) => \i_l_plus_r_reg[7]_i_1_n_1\,
      CO(5) => \i_l_plus_r_reg[7]_i_1_n_2\,
      CO(4) => \i_l_plus_r_reg[7]_i_1_n_3\,
      CO(3) => \NLW_i_l_plus_r_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_l_plus_r_reg[7]_i_1_n_5\,
      CO(1) => \i_l_plus_r_reg[7]_i_1_n_6\,
      CO(0) => \i_l_plus_r_reg[7]_i_1_n_7\,
      DI(7 downto 0) => i_l(7 downto 0),
      O(7) => \i_l_plus_r_reg[7]_i_1_n_8\,
      O(6) => \i_l_plus_r_reg[7]_i_1_n_9\,
      O(5) => \i_l_plus_r_reg[7]_i_1_n_10\,
      O(4) => \i_l_plus_r_reg[7]_i_1_n_11\,
      O(3) => \i_l_plus_r_reg[7]_i_1_n_12\,
      O(2) => \i_l_plus_r_reg[7]_i_1_n_13\,
      O(1) => \i_l_plus_r_reg[7]_i_1_n_14\,
      O(0) => \i_l_plus_r_reg[7]_i_1_n_15\,
      S(7) => \i_l_plus_r[7]_i_2_n_0\,
      S(6) => \i_l_plus_r[7]_i_3_n_0\,
      S(5) => \i_l_plus_r[7]_i_4_n_0\,
      S(4) => \i_l_plus_r[7]_i_5_n_0\,
      S(3) => \i_l_plus_r[7]_i_6_n_0\,
      S(2) => \i_l_plus_r[7]_i_7_n_0\,
      S(1) => \i_l_plus_r[7]_i_8_n_0\,
      S(0) => \i_l_plus_r[7]_i_9_n_0\
    );
\i_l_plus_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l_plus_r_reg[8]_i_1_n_7\,
      Q => i_l_plus_r(8),
      R => SR(0)
    );
\i_l_plus_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_l_plus_r_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_l_plus_r_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_l_plus_r_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_i_l_plus_r_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\i_l_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l[0]_i_1_n_0\,
      Q => i_l(0),
      R => SR(0)
    );
\i_l_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l[1]_i_1_n_0\,
      Q => i_l(1),
      R => SR(0)
    );
\i_l_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l[2]_i_1_n_0\,
      Q => i_l(2),
      R => SR(0)
    );
\i_l_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l[3]_i_1_n_0\,
      Q => i_l(3),
      R => SR(0)
    );
\i_l_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l[4]_i_1_n_0\,
      Q => i_l(4),
      R => SR(0)
    );
\i_l_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l[5]_i_1_n_0\,
      Q => i_l(5),
      R => SR(0)
    );
\i_l_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l[6]_i_1_n_0\,
      Q => i_l(6),
      R => SR(0)
    );
\i_l_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_l[7]_i_1_n_0\,
      Q => i_l(7),
      R => SR(0)
    );
\i_minus_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_14\,
      Q => i_minus_m(1),
      R => SR(0)
    );
\i_minus_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_13\,
      Q => i_minus_m(2),
      R => SR(0)
    );
\i_minus_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_12\,
      Q => i_minus_m(3),
      R => SR(0)
    );
\i_minus_m_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_11\,
      Q => i_minus_m(4),
      R => SR(0)
    );
\i_minus_m_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_10\,
      Q => i_minus_m(5),
      R => SR(0)
    );
\i_minus_m_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_9\,
      Q => i_minus_m(6),
      R => SR(0)
    );
\i_minus_m_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry_n_8\,
      Q => i_minus_m(7),
      R => SR(0)
    );
\i_minus_m_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry__0_n_15\,
      Q => i_minus_m(8),
      R => SR(0)
    );
\i_minus_m_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__5/i__carry__0_n_14\,
      Q => i_minus_m(9),
      R => SR(0)
    );
\i_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_r_reg[7]\(0),
      I1 => \muxed_g_l_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(0),
      O => \i_r[0]_i_1_n_0\
    );
\i_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_r_reg[7]\(1),
      I1 => \muxed_g_l_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(0),
      O => \i_r[1]_i_1_n_0\
    );
\i_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_r_reg[7]\(2),
      I1 => \muxed_g_l_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(0),
      O => \i_r[2]_i_1_n_0\
    );
\i_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_r_reg[7]\(3),
      I1 => \muxed_g_l_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(0),
      O => \i_r[3]_i_1_n_0\
    );
\i_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_r_reg[7]\(4),
      I1 => \muxed_g_l_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(0),
      O => \i_r[4]_i_1_n_0\
    );
\i_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_r_reg[7]\(5),
      I1 => \muxed_g_l_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(0),
      O => \i_r[5]_i_1_n_0\
    );
\i_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_r_reg[7]\(6),
      I1 => \muxed_g_l_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(0),
      O => \i_r[6]_i_1_n_0\
    );
\i_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_g_r_reg[7]\(7),
      I1 => \muxed_g_l_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(0),
      O => \i_r[7]_i_1_n_0\
    );
\i_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_r[0]_i_1_n_0\,
      Q => i_r(0),
      R => SR(0)
    );
\i_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_r[1]_i_1_n_0\,
      Q => i_r(1),
      R => SR(0)
    );
\i_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_r[2]_i_1_n_0\,
      Q => i_r(2),
      R => SR(0)
    );
\i_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_r[3]_i_1_n_0\,
      Q => i_r(3),
      R => SR(0)
    );
\i_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_r[4]_i_1_n_0\,
      Q => i_r(4),
      R => SR(0)
    );
\i_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_r[5]_i_1_n_0\,
      Q => i_r(5),
      R => SR(0)
    );
\i_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_r[6]_i_1_n_0\,
      Q => i_r(6),
      R => SR(0)
    );
\i_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i_r[7]_i_1_n_0\,
      Q => i_r(7),
      R => SR(0)
    );
\i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[0]_i_1_n_0\,
      Q => i(0),
      R => SR(0)
    );
\i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[1]_i_1_n_0\,
      Q => i(1),
      R => SR(0)
    );
\i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[2]_i_1_n_0\,
      Q => i(2),
      R => SR(0)
    );
\i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[3]_i_1_n_0\,
      Q => i(3),
      R => SR(0)
    );
\i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[4]_i_1_n_0\,
      Q => i(4),
      R => SR(0)
    );
\i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[5]_i_1_n_0\,
      Q => i(5),
      R => SR(0)
    );
\i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[6]_i_1_n_0\,
      Q => i(6),
      R => SR(0)
    );
\i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[7]_i_1_n_0\,
      Q => i(7),
      R => SR(0)
    );
\i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \i[8]_i_1_n_0\,
      Q => i(8),
      R => SR(0)
    );
\ia_m_ib_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_15\,
      Q => ia_m_ib(0),
      R => SR(0)
    );
\ia_m_ib_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_14\,
      Q => ia_m_ib(1),
      R => SR(0)
    );
\ia_m_ib_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_13\,
      Q => ia_m_ib(2),
      R => SR(0)
    );
\ia_m_ib_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_12\,
      Q => ia_m_ib(3),
      R => SR(0)
    );
\ia_m_ib_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_11\,
      Q => ia_m_ib(4),
      R => SR(0)
    );
\ia_m_ib_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_10\,
      Q => ia_m_ib(5),
      R => SR(0)
    );
\ia_m_ib_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_9\,
      Q => ia_m_ib(6),
      R => SR(0)
    );
\ia_m_ib_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry_n_8\,
      Q => ia_m_ib(7),
      R => SR(0)
    );
\ia_m_ib_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__0/i__carry__0_n_15\,
      Q => ia_m_ib(8),
      R => SR(0)
    );
\il_m_ir_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_15\,
      Q => il_m_ir(0),
      R => SR(0)
    );
\il_m_ir_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_14\,
      Q => il_m_ir(1),
      R => SR(0)
    );
\il_m_ir_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_13\,
      Q => il_m_ir(2),
      R => SR(0)
    );
\il_m_ir_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_12\,
      Q => il_m_ir(3),
      R => SR(0)
    );
\il_m_ir_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_11\,
      Q => il_m_ir(4),
      R => SR(0)
    );
\il_m_ir_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_10\,
      Q => il_m_ir(5),
      R => SR(0)
    );
\il_m_ir_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_9\,
      Q => il_m_ir(6),
      R => SR(0)
    );
\il_m_ir_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry_n_8\,
      Q => il_m_ir(7),
      R => SR(0)
    );
\il_m_ir_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__3/i__carry__0_n_15\,
      Q => il_m_ir(8),
      R => SR(0)
    );
ltOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_ltOp_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => ltOp,
      CO(4) => ltOp_carry_n_3,
      CO(3) => NLW_ltOp_carry_CO_UNCONNECTED(3),
      CO(2) => ltOp_carry_n_5,
      CO(1) => ltOp_carry_n_6,
      CO(0) => ltOp_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => \ltOp_carry_i_1__1_n_0\,
      DI(4) => \ltOp_carry_i_2__0_n_0\,
      DI(3) => \ltOp_carry_i_3__0_n_0\,
      DI(2) => \ltOp_carry_i_4__0_n_0\,
      DI(1) => \ltOp_carry_i_5__0_n_0\,
      DI(0) => \ltOp_carry_i_6__0_n_0\,
      O(7 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \ltOp_carry_i_7__0_n_0\,
      S(4) => \ltOp_carry_i_8__0_n_0\,
      S(3) => \ltOp_carry_i_9__0_n_0\,
      S(2) => \ltOp_carry_i_10__0_n_0\,
      S(1) => ltOp_carry_i_11_n_0,
      S(0) => ltOp_carry_i_12_n_0
    );
\ltOp_carry_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => VTotal(4),
      I1 => HTotal(4),
      I2 => VTotal(5),
      I3 => HTotal(5),
      O => \ltOp_carry_i_10__0_n_0\
    );
ltOp_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => VTotal(2),
      I1 => HTotal(2),
      I2 => VTotal(3),
      I3 => HTotal(3),
      O => ltOp_carry_i_11_n_0
    );
ltOp_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => VTotal(0),
      I1 => HTotal(0),
      I2 => VTotal(1),
      I3 => HTotal(1),
      O => ltOp_carry_i_12_n_0
    );
\ltOp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => VTotal(10),
      I1 => HTotal(10),
      O => \ltOp_carry_i_1__1_n_0\
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => VTotal(8),
      I1 => HTotal(8),
      I2 => HTotal(9),
      I3 => VTotal(9),
      O => \ltOp_carry_i_2__0_n_0\
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => VTotal(6),
      I1 => HTotal(6),
      I2 => HTotal(7),
      I3 => VTotal(7),
      O => \ltOp_carry_i_3__0_n_0\
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => VTotal(4),
      I1 => HTotal(4),
      I2 => HTotal(5),
      I3 => VTotal(5),
      O => \ltOp_carry_i_4__0_n_0\
    );
\ltOp_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => VTotal(2),
      I1 => HTotal(2),
      I2 => HTotal(3),
      I3 => VTotal(3),
      O => \ltOp_carry_i_5__0_n_0\
    );
\ltOp_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => VTotal(0),
      I1 => HTotal(0),
      I2 => HTotal(1),
      I3 => VTotal(1),
      O => \ltOp_carry_i_6__0_n_0\
    );
\ltOp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => HTotal(10),
      I1 => VTotal(10),
      O => \ltOp_carry_i_7__0_n_0\
    );
\ltOp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => VTotal(8),
      I1 => HTotal(8),
      I2 => VTotal(9),
      I3 => HTotal(9),
      O => \ltOp_carry_i_8__0_n_0\
    );
\ltOp_carry_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => VTotal(6),
      I1 => HTotal(6),
      I2 => VTotal(7),
      I3 => HTotal(7),
      O => \ltOp_carry_i_9__0_n_0\
    );
\m[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_8,
      I1 => delay_m_a_plus_b_n_8,
      I2 => ltOp,
      O => \m[0]_i_1_n_0\
    );
\m[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_7,
      I1 => delay_m_a_plus_b_n_7,
      I2 => ltOp,
      O => \m[1]_i_1_n_0\
    );
\m[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_6,
      I1 => delay_m_a_plus_b_n_6,
      I2 => ltOp,
      O => \m[2]_i_1_n_0\
    );
\m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_5,
      I1 => delay_m_a_plus_b_n_5,
      I2 => ltOp,
      O => \m[3]_i_1_n_0\
    );
\m[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_4,
      I1 => delay_m_a_plus_b_n_4,
      I2 => ltOp,
      O => \m[4]_i_1_n_0\
    );
\m[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_3,
      I1 => delay_m_a_plus_b_n_3,
      I2 => ltOp,
      O => \m[5]_i_1_n_0\
    );
\m[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_2,
      I1 => delay_m_a_plus_b_n_2,
      I2 => ltOp,
      O => \m[6]_i_1_n_0\
    );
\m[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_1,
      I1 => delay_m_a_plus_b_n_1,
      I2 => ltOp,
      O => \m[7]_i_1_n_0\
    );
\m[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => delay_m_l_plus_r_n_0,
      I1 => delay_m_a_plus_b_n_0,
      I2 => ltOp,
      O => \m[8]_i_1_n_0\
    );
\m_a_plus_b[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_a(7),
      I1 => mrb_b(7),
      O => \m_a_plus_b[7]_i_2_n_0\
    );
\m_a_plus_b[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_a(6),
      I1 => mrb_b(6),
      O => \m_a_plus_b[7]_i_3_n_0\
    );
\m_a_plus_b[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_a(5),
      I1 => mrb_b(5),
      O => \m_a_plus_b[7]_i_4_n_0\
    );
\m_a_plus_b[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_a(4),
      I1 => mrb_b(4),
      O => \m_a_plus_b[7]_i_5_n_0\
    );
\m_a_plus_b[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_a(3),
      I1 => mrb_b(3),
      O => \m_a_plus_b[7]_i_6_n_0\
    );
\m_a_plus_b[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_a(2),
      I1 => mrb_b(2),
      O => \m_a_plus_b[7]_i_7_n_0\
    );
\m_a_plus_b[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_a(1),
      I1 => mrb_b(1),
      O => \m_a_plus_b[7]_i_8_n_0\
    );
\m_a_plus_b[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_a(0),
      I1 => mrb_b(0),
      O => \m_a_plus_b[7]_i_9_n_0\
    );
\m_a_plus_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[7]_i_1_n_15\,
      Q => m_a_plus_b(0),
      R => SR(0)
    );
\m_a_plus_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[7]_i_1_n_14\,
      Q => m_a_plus_b(1),
      R => SR(0)
    );
\m_a_plus_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[7]_i_1_n_13\,
      Q => m_a_plus_b(2),
      R => SR(0)
    );
\m_a_plus_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[7]_i_1_n_12\,
      Q => m_a_plus_b(3),
      R => SR(0)
    );
\m_a_plus_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[7]_i_1_n_11\,
      Q => m_a_plus_b(4),
      R => SR(0)
    );
\m_a_plus_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[7]_i_1_n_10\,
      Q => m_a_plus_b(5),
      R => SR(0)
    );
\m_a_plus_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[7]_i_1_n_9\,
      Q => m_a_plus_b(6),
      R => SR(0)
    );
\m_a_plus_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[7]_i_1_n_8\,
      Q => m_a_plus_b(7),
      R => SR(0)
    );
\m_a_plus_b_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \m_a_plus_b_reg[7]_i_1_n_0\,
      CO(6) => \m_a_plus_b_reg[7]_i_1_n_1\,
      CO(5) => \m_a_plus_b_reg[7]_i_1_n_2\,
      CO(4) => \m_a_plus_b_reg[7]_i_1_n_3\,
      CO(3) => \NLW_m_a_plus_b_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \m_a_plus_b_reg[7]_i_1_n_5\,
      CO(1) => \m_a_plus_b_reg[7]_i_1_n_6\,
      CO(0) => \m_a_plus_b_reg[7]_i_1_n_7\,
      DI(7 downto 0) => mrb_a(7 downto 0),
      O(7) => \m_a_plus_b_reg[7]_i_1_n_8\,
      O(6) => \m_a_plus_b_reg[7]_i_1_n_9\,
      O(5) => \m_a_plus_b_reg[7]_i_1_n_10\,
      O(4) => \m_a_plus_b_reg[7]_i_1_n_11\,
      O(3) => \m_a_plus_b_reg[7]_i_1_n_12\,
      O(2) => \m_a_plus_b_reg[7]_i_1_n_13\,
      O(1) => \m_a_plus_b_reg[7]_i_1_n_14\,
      O(0) => \m_a_plus_b_reg[7]_i_1_n_15\,
      S(7) => \m_a_plus_b[7]_i_2_n_0\,
      S(6) => \m_a_plus_b[7]_i_3_n_0\,
      S(5) => \m_a_plus_b[7]_i_4_n_0\,
      S(4) => \m_a_plus_b[7]_i_5_n_0\,
      S(3) => \m_a_plus_b[7]_i_6_n_0\,
      S(2) => \m_a_plus_b[7]_i_7_n_0\,
      S(1) => \m_a_plus_b[7]_i_8_n_0\,
      S(0) => \m_a_plus_b[7]_i_9_n_0\
    );
\m_a_plus_b_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_a_plus_b_reg[8]_i_1_n_7\,
      Q => m_a_plus_b(8),
      R => SR(0)
    );
\m_a_plus_b_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_a_plus_b_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_m_a_plus_b_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \m_a_plus_b_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_m_a_plus_b_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\m_l_plus_r[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_l(7),
      I1 => mrb_r(7),
      O => \m_l_plus_r[7]_i_2_n_0\
    );
\m_l_plus_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_l(6),
      I1 => mrb_r(6),
      O => \m_l_plus_r[7]_i_3_n_0\
    );
\m_l_plus_r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_l(5),
      I1 => mrb_r(5),
      O => \m_l_plus_r[7]_i_4_n_0\
    );
\m_l_plus_r[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_l(4),
      I1 => mrb_r(4),
      O => \m_l_plus_r[7]_i_5_n_0\
    );
\m_l_plus_r[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_l(3),
      I1 => mrb_r(3),
      O => \m_l_plus_r[7]_i_6_n_0\
    );
\m_l_plus_r[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_l(2),
      I1 => mrb_r(2),
      O => \m_l_plus_r[7]_i_7_n_0\
    );
\m_l_plus_r[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_l(1),
      I1 => mrb_r(1),
      O => \m_l_plus_r[7]_i_8_n_0\
    );
\m_l_plus_r[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mrb_l(0),
      I1 => mrb_r(0),
      O => \m_l_plus_r[7]_i_9_n_0\
    );
\m_l_plus_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[7]_i_1_n_15\,
      Q => m_l_plus_r(0),
      R => SR(0)
    );
\m_l_plus_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[7]_i_1_n_14\,
      Q => m_l_plus_r(1),
      R => SR(0)
    );
\m_l_plus_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[7]_i_1_n_13\,
      Q => m_l_plus_r(2),
      R => SR(0)
    );
\m_l_plus_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[7]_i_1_n_12\,
      Q => m_l_plus_r(3),
      R => SR(0)
    );
\m_l_plus_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[7]_i_1_n_11\,
      Q => m_l_plus_r(4),
      R => SR(0)
    );
\m_l_plus_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[7]_i_1_n_10\,
      Q => m_l_plus_r(5),
      R => SR(0)
    );
\m_l_plus_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[7]_i_1_n_9\,
      Q => m_l_plus_r(6),
      R => SR(0)
    );
\m_l_plus_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[7]_i_1_n_8\,
      Q => m_l_plus_r(7),
      R => SR(0)
    );
\m_l_plus_r_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \m_l_plus_r_reg[7]_i_1_n_0\,
      CO(6) => \m_l_plus_r_reg[7]_i_1_n_1\,
      CO(5) => \m_l_plus_r_reg[7]_i_1_n_2\,
      CO(4) => \m_l_plus_r_reg[7]_i_1_n_3\,
      CO(3) => \NLW_m_l_plus_r_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \m_l_plus_r_reg[7]_i_1_n_5\,
      CO(1) => \m_l_plus_r_reg[7]_i_1_n_6\,
      CO(0) => \m_l_plus_r_reg[7]_i_1_n_7\,
      DI(7 downto 0) => mrb_l(7 downto 0),
      O(7) => \m_l_plus_r_reg[7]_i_1_n_8\,
      O(6) => \m_l_plus_r_reg[7]_i_1_n_9\,
      O(5) => \m_l_plus_r_reg[7]_i_1_n_10\,
      O(4) => \m_l_plus_r_reg[7]_i_1_n_11\,
      O(3) => \m_l_plus_r_reg[7]_i_1_n_12\,
      O(2) => \m_l_plus_r_reg[7]_i_1_n_13\,
      O(1) => \m_l_plus_r_reg[7]_i_1_n_14\,
      O(0) => \m_l_plus_r_reg[7]_i_1_n_15\,
      S(7) => \m_l_plus_r[7]_i_2_n_0\,
      S(6) => \m_l_plus_r[7]_i_3_n_0\,
      S(5) => \m_l_plus_r[7]_i_4_n_0\,
      S(4) => \m_l_plus_r[7]_i_5_n_0\,
      S(3) => \m_l_plus_r[7]_i_6_n_0\,
      S(2) => \m_l_plus_r[7]_i_7_n_0\,
      S(1) => \m_l_plus_r[7]_i_8_n_0\,
      S(0) => \m_l_plus_r[7]_i_9_n_0\
    );
\m_l_plus_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m_l_plus_r_reg[8]_i_1_n_7\,
      Q => m_l_plus_r(8),
      R => SR(0)
    );
\m_l_plus_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_l_plus_r_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_m_l_plus_r_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \m_l_plus_r_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_m_l_plus_r_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[0]_i_1_n_0\,
      Q => m(0),
      R => SR(0)
    );
\m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[1]_i_1_n_0\,
      Q => m(1),
      R => SR(0)
    );
\m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[2]_i_1_n_0\,
      Q => m(2),
      R => SR(0)
    );
\m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[3]_i_1_n_0\,
      Q => m(3),
      R => SR(0)
    );
\m_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[4]_i_1_n_0\,
      Q => m(4),
      R => SR(0)
    );
\m_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[5]_i_1_n_0\,
      Q => m(5),
      R => SR(0)
    );
\m_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[6]_i_1_n_0\,
      Q => m(6),
      R => SR(0)
    );
\m_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[7]_i_1_n_0\,
      Q => m(7),
      R => SR(0)
    );
\m_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \m[8]_i_1_n_0\,
      Q => m(8),
      R => SR(0)
    );
\mbr_a[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_a_reg[7]\(0),
      I1 => \muxed_br_b_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(3),
      O => \mbr_a[0]_i_1_n_0\
    );
\mbr_a[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_a_reg[7]\(1),
      I1 => \muxed_br_b_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(3),
      O => \mbr_a[1]_i_1_n_0\
    );
\mbr_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_a_reg[7]\(2),
      I1 => \muxed_br_b_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(3),
      O => \mbr_a[2]_i_1_n_0\
    );
\mbr_a[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_a_reg[7]\(3),
      I1 => \muxed_br_b_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(3),
      O => \mbr_a[3]_i_1_n_0\
    );
\mbr_a[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_a_reg[7]\(4),
      I1 => \muxed_br_b_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(3),
      O => \mbr_a[4]_i_1_n_0\
    );
\mbr_a[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_a_reg[7]\(5),
      I1 => \muxed_br_b_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(3),
      O => \mbr_a[5]_i_1_n_0\
    );
\mbr_a[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_a_reg[7]\(6),
      I1 => \muxed_br_b_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(3),
      O => \mbr_a[6]_i_1_n_0\
    );
\mbr_a[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_a_reg[7]\(7),
      I1 => \muxed_br_b_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(3),
      O => \mbr_a[7]_i_1_n_0\
    );
\mbr_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_a[0]_i_1_n_0\,
      Q => mbr_a(0),
      R => SR(0)
    );
\mbr_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_a[1]_i_1_n_0\,
      Q => mbr_a(1),
      R => SR(0)
    );
\mbr_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_a[2]_i_1_n_0\,
      Q => mbr_a(2),
      R => SR(0)
    );
\mbr_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_a[3]_i_1_n_0\,
      Q => mbr_a(3),
      R => SR(0)
    );
\mbr_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_a[4]_i_1_n_0\,
      Q => mbr_a(4),
      R => SR(0)
    );
\mbr_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_a[5]_i_1_n_0\,
      Q => mbr_a(5),
      R => SR(0)
    );
\mbr_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_a[6]_i_1_n_0\,
      Q => mbr_a(6),
      R => SR(0)
    );
\mbr_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_a[7]_i_1_n_0\,
      Q => mbr_a(7),
      R => SR(0)
    );
\mbr_b[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_b_reg[7]\(0),
      I1 => \muxed_br_a_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(2),
      O => p_0_in(0)
    );
\mbr_b[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_b_reg[7]\(1),
      I1 => \muxed_br_a_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(2),
      O => p_0_in(1)
    );
\mbr_b[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_b_reg[7]\(2),
      I1 => \muxed_br_a_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(2),
      O => p_0_in(2)
    );
\mbr_b[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_b_reg[7]\(3),
      I1 => \muxed_br_a_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(2),
      O => p_0_in(3)
    );
\mbr_b[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_b_reg[7]\(4),
      I1 => \muxed_br_a_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(2),
      O => p_0_in(4)
    );
\mbr_b[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_b_reg[7]\(5),
      I1 => \muxed_br_a_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(2),
      O => p_0_in(5)
    );
\mbr_b[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_b_reg[7]\(6),
      I1 => \muxed_br_a_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(2),
      O => p_0_in(6)
    );
\mbr_b[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_b_reg[7]\(7),
      I1 => \muxed_br_a_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(2),
      O => p_0_in(7)
    );
\mbr_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(0),
      Q => mbr_b(0),
      R => SR(0)
    );
\mbr_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(1),
      Q => mbr_b(1),
      R => SR(0)
    );
\mbr_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(2),
      Q => mbr_b(2),
      R => SR(0)
    );
\mbr_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(3),
      Q => mbr_b(3),
      R => SR(0)
    );
\mbr_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(4),
      Q => mbr_b(4),
      R => SR(0)
    );
\mbr_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(5),
      Q => mbr_b(5),
      R => SR(0)
    );
\mbr_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(6),
      Q => mbr_b(6),
      R => SR(0)
    );
\mbr_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => p_0_in(7),
      Q => mbr_b(7),
      R => SR(0)
    );
\mbr_l[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_l_reg[7]\(0),
      I1 => \muxed_br_r_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(1),
      O => \mbr_l[0]_i_1_n_0\
    );
\mbr_l[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_l_reg[7]\(1),
      I1 => \muxed_br_r_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(1),
      O => \mbr_l[1]_i_1_n_0\
    );
\mbr_l[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_l_reg[7]\(2),
      I1 => \muxed_br_r_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(1),
      O => \mbr_l[2]_i_1_n_0\
    );
\mbr_l[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_l_reg[7]\(3),
      I1 => \muxed_br_r_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(1),
      O => \mbr_l[3]_i_1_n_0\
    );
\mbr_l[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_l_reg[7]\(4),
      I1 => \muxed_br_r_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(1),
      O => \mbr_l[4]_i_1_n_0\
    );
\mbr_l[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_l_reg[7]\(5),
      I1 => \muxed_br_r_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(1),
      O => \mbr_l[5]_i_1_n_0\
    );
\mbr_l[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_l_reg[7]\(6),
      I1 => \muxed_br_r_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(1),
      O => \mbr_l[6]_i_1_n_0\
    );
\mbr_l[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_l_reg[7]\(7),
      I1 => \muxed_br_r_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(1),
      O => \mbr_l[7]_i_1_n_0\
    );
\mbr_l_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_l[0]_i_1_n_0\,
      Q => mbr_l(0),
      R => SR(0)
    );
\mbr_l_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_l[1]_i_1_n_0\,
      Q => mbr_l(1),
      R => SR(0)
    );
\mbr_l_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_l[2]_i_1_n_0\,
      Q => mbr_l(2),
      R => SR(0)
    );
\mbr_l_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_l[3]_i_1_n_0\,
      Q => mbr_l(3),
      R => SR(0)
    );
\mbr_l_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_l[4]_i_1_n_0\,
      Q => mbr_l(4),
      R => SR(0)
    );
\mbr_l_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_l[5]_i_1_n_0\,
      Q => mbr_l(5),
      R => SR(0)
    );
\mbr_l_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_l[6]_i_1_n_0\,
      Q => mbr_l(6),
      R => SR(0)
    );
\mbr_l_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_l[7]_i_1_n_0\,
      Q => mbr_l(7),
      R => SR(0)
    );
\mbr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_r_reg[7]\(0),
      I1 => \muxed_br_l_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(0),
      O => \mbr_r[0]_i_1_n_0\
    );
\mbr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_r_reg[7]\(1),
      I1 => \muxed_br_l_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(0),
      O => \mbr_r[1]_i_1_n_0\
    );
\mbr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_r_reg[7]\(2),
      I1 => \muxed_br_l_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(0),
      O => \mbr_r[2]_i_1_n_0\
    );
\mbr_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_r_reg[7]\(3),
      I1 => \muxed_br_l_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(0),
      O => \mbr_r[3]_i_1_n_0\
    );
\mbr_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_r_reg[7]\(4),
      I1 => \muxed_br_l_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(0),
      O => \mbr_r[4]_i_1_n_0\
    );
\mbr_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_r_reg[7]\(5),
      I1 => \muxed_br_l_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(0),
      O => \mbr_r[5]_i_1_n_0\
    );
\mbr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_r_reg[7]\(6),
      I1 => \muxed_br_l_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(0),
      O => \mbr_r[6]_i_1_n_0\
    );
\mbr_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_br_r_reg[7]\(7),
      I1 => \muxed_br_l_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(0),
      O => \mbr_r[7]_i_1_n_0\
    );
\mbr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_r[0]_i_1_n_0\,
      Q => mbr_r(0),
      R => SR(0)
    );
\mbr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_r[1]_i_1_n_0\,
      Q => mbr_r(1),
      R => SR(0)
    );
\mbr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_r[2]_i_1_n_0\,
      Q => mbr_r(2),
      R => SR(0)
    );
\mbr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_r[3]_i_1_n_0\,
      Q => mbr_r(3),
      R => SR(0)
    );
\mbr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_r[4]_i_1_n_0\,
      Q => mbr_r(4),
      R => SR(0)
    );
\mbr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_r[5]_i_1_n_0\,
      Q => mbr_r(5),
      R => SR(0)
    );
\mbr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_r[6]_i_1_n_0\,
      Q => mbr_r(6),
      R => SR(0)
    );
\mbr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mbr_r[7]_i_1_n_0\,
      Q => mbr_r(7),
      R => SR(0)
    );
minusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => minusOp_carry_n_0,
      CO(6) => minusOp_carry_n_1,
      CO(5) => minusOp_carry_n_2,
      CO(4) => minusOp_carry_n_3,
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_5,
      CO(1) => minusOp_carry_n_6,
      CO(0) => minusOp_carry_n_7,
      DI(7 downto 0) => mbr_a(7 downto 0),
      O(7 downto 0) => minusOp(7 downto 0),
      S(7) => \minusOp_carry_i_1__1_n_0\,
      S(6) => \minusOp_carry_i_2__1_n_0\,
      S(5) => \minusOp_carry_i_3__1_n_0\,
      S(4) => \minusOp_carry_i_4__1_n_0\,
      S(3) => \minusOp_carry_i_5__1_n_0\,
      S(2) => \minusOp_carry_i_6__1_n_0\,
      S(1) => \minusOp_carry_i_7__1_n_0\,
      S(0) => \minusOp_carry_i_8__1_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => minusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => minusOp(8),
      S(7 downto 0) => B"00000001"
    );
\minusOp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_a(7),
      I1 => mbr_b(7),
      O => \minusOp_carry_i_1__1_n_0\
    );
\minusOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_a(6),
      I1 => mbr_b(6),
      O => \minusOp_carry_i_2__1_n_0\
    );
\minusOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_a(5),
      I1 => mbr_b(5),
      O => \minusOp_carry_i_3__1_n_0\
    );
\minusOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_a(4),
      I1 => mbr_b(4),
      O => \minusOp_carry_i_4__1_n_0\
    );
\minusOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_a(3),
      I1 => mbr_b(3),
      O => \minusOp_carry_i_5__1_n_0\
    );
\minusOp_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_a(2),
      I1 => mbr_b(2),
      O => \minusOp_carry_i_6__1_n_0\
    );
\minusOp_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_a(1),
      I1 => mbr_b(1),
      O => \minusOp_carry_i_7__1_n_0\
    );
\minusOp_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mbr_a(0),
      I1 => mbr_b(0),
      O => \minusOp_carry_i_8__1_n_0\
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__0/i__carry_n_0\,
      CO(6) => \minusOp_inferred__0/i__carry_n_1\,
      CO(5) => \minusOp_inferred__0/i__carry_n_2\,
      CO(4) => \minusOp_inferred__0/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__0/i__carry_n_5\,
      CO(1) => \minusOp_inferred__0/i__carry_n_6\,
      CO(0) => \minusOp_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => i_a(7 downto 0),
      O(7) => \minusOp_inferred__0/i__carry_n_8\,
      O(6) => \minusOp_inferred__0/i__carry_n_9\,
      O(5) => \minusOp_inferred__0/i__carry_n_10\,
      O(4) => \minusOp_inferred__0/i__carry_n_11\,
      O(3) => \minusOp_inferred__0/i__carry_n_12\,
      O(2) => \minusOp_inferred__0/i__carry_n_13\,
      O(1) => \minusOp_inferred__0/i__carry_n_14\,
      O(0) => \minusOp_inferred__0/i__carry_n_15\,
      S(7) => \i__carry_i_1__23_n_0\,
      S(6) => \i__carry_i_2__17_n_0\,
      S(5) => \i__carry_i_3__17_n_0\,
      S(4) => \i__carry_i_4__17_n_0\,
      S(3) => \i__carry_i_5__17_n_0\,
      S(2) => \i__carry_i_6__17_n_0\,
      S(1) => \i__carry_i_7__17_n_0\,
      S(0) => \i__carry_i_8__19_n_0\
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__0/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__1/i__carry_n_0\,
      CO(6) => \minusOp_inferred__1/i__carry_n_1\,
      CO(5) => \minusOp_inferred__1/i__carry_n_2\,
      CO(4) => \minusOp_inferred__1/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__1/i__carry_n_5\,
      CO(1) => \minusOp_inferred__1/i__carry_n_6\,
      CO(0) => \minusOp_inferred__1/i__carry_n_7\,
      DI(7 downto 0) => mrb_a(7 downto 0),
      O(7) => \minusOp_inferred__1/i__carry_n_8\,
      O(6) => \minusOp_inferred__1/i__carry_n_9\,
      O(5) => \minusOp_inferred__1/i__carry_n_10\,
      O(4) => \minusOp_inferred__1/i__carry_n_11\,
      O(3) => \minusOp_inferred__1/i__carry_n_12\,
      O(2) => \minusOp_inferred__1/i__carry_n_13\,
      O(1) => \minusOp_inferred__1/i__carry_n_14\,
      O(0) => \minusOp_inferred__1/i__carry_n_15\,
      S(7) => \i__carry_i_1__24_n_0\,
      S(6) => \i__carry_i_2__18_n_0\,
      S(5) => \i__carry_i_3__18_n_0\,
      S(4) => \i__carry_i_4__18_n_0\,
      S(3) => \i__carry_i_5__18_n_0\,
      S(2) => \i__carry_i_6__18_n_0\,
      S(1) => \i__carry_i_7__18_n_0\,
      S(0) => \i__carry_i_8__20_n_0\
    );
\minusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__1/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__1/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__1/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__1/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__2/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__2/i__carry_n_0\,
      CO(6) => \minusOp_inferred__2/i__carry_n_1\,
      CO(5) => \minusOp_inferred__2/i__carry_n_2\,
      CO(4) => \minusOp_inferred__2/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__2/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__2/i__carry_n_5\,
      CO(1) => \minusOp_inferred__2/i__carry_n_6\,
      CO(0) => \minusOp_inferred__2/i__carry_n_7\,
      DI(7 downto 0) => mbr_l(7 downto 0),
      O(7) => \minusOp_inferred__2/i__carry_n_8\,
      O(6) => \minusOp_inferred__2/i__carry_n_9\,
      O(5) => \minusOp_inferred__2/i__carry_n_10\,
      O(4) => \minusOp_inferred__2/i__carry_n_11\,
      O(3) => \minusOp_inferred__2/i__carry_n_12\,
      O(2) => \minusOp_inferred__2/i__carry_n_13\,
      O(1) => \minusOp_inferred__2/i__carry_n_14\,
      O(0) => \minusOp_inferred__2/i__carry_n_15\,
      S(7) => \i__carry_i_1__57_n_0\,
      S(6) => \i__carry_i_2__57_n_0\,
      S(5) => \i__carry_i_3__57_n_0\,
      S(4) => \i__carry_i_4__57_n_0\,
      S(3) => \i__carry_i_5__57_n_0\,
      S(2) => \i__carry_i_6__57_n_0\,
      S(1) => \i__carry_i_7__57_n_0\,
      S(0) => \i__carry_i_8__58_n_0\
    );
\minusOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__2/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__2/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__2/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__2/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__3/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__3/i__carry_n_0\,
      CO(6) => \minusOp_inferred__3/i__carry_n_1\,
      CO(5) => \minusOp_inferred__3/i__carry_n_2\,
      CO(4) => \minusOp_inferred__3/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__3/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__3/i__carry_n_5\,
      CO(1) => \minusOp_inferred__3/i__carry_n_6\,
      CO(0) => \minusOp_inferred__3/i__carry_n_7\,
      DI(7 downto 0) => i_l(7 downto 0),
      O(7) => \minusOp_inferred__3/i__carry_n_8\,
      O(6) => \minusOp_inferred__3/i__carry_n_9\,
      O(5) => \minusOp_inferred__3/i__carry_n_10\,
      O(4) => \minusOp_inferred__3/i__carry_n_11\,
      O(3) => \minusOp_inferred__3/i__carry_n_12\,
      O(2) => \minusOp_inferred__3/i__carry_n_13\,
      O(1) => \minusOp_inferred__3/i__carry_n_14\,
      O(0) => \minusOp_inferred__3/i__carry_n_15\,
      S(7) => \i__carry_i_1__25_n_0\,
      S(6) => \i__carry_i_2__19_n_0\,
      S(5) => \i__carry_i_3__19_n_0\,
      S(4) => \i__carry_i_4__19_n_0\,
      S(3) => \i__carry_i_5__19_n_0\,
      S(2) => \i__carry_i_6__19_n_0\,
      S(1) => \i__carry_i_7__19_n_0\,
      S(0) => \i__carry_i_8__21_n_0\
    );
\minusOp_inferred__3/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__3/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__3/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__3/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__3/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__4/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__4/i__carry_n_0\,
      CO(6) => \minusOp_inferred__4/i__carry_n_1\,
      CO(5) => \minusOp_inferred__4/i__carry_n_2\,
      CO(4) => \minusOp_inferred__4/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__4/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__4/i__carry_n_5\,
      CO(1) => \minusOp_inferred__4/i__carry_n_6\,
      CO(0) => \minusOp_inferred__4/i__carry_n_7\,
      DI(7 downto 0) => mrb_l(7 downto 0),
      O(7) => \minusOp_inferred__4/i__carry_n_8\,
      O(6) => \minusOp_inferred__4/i__carry_n_9\,
      O(5) => \minusOp_inferred__4/i__carry_n_10\,
      O(4) => \minusOp_inferred__4/i__carry_n_11\,
      O(3) => \minusOp_inferred__4/i__carry_n_12\,
      O(2) => \minusOp_inferred__4/i__carry_n_13\,
      O(1) => \minusOp_inferred__4/i__carry_n_14\,
      O(0) => \minusOp_inferred__4/i__carry_n_15\,
      S(7) => \i__carry_i_1__26_n_0\,
      S(6) => \i__carry_i_2__20_n_0\,
      S(5) => \i__carry_i_3__20_n_0\,
      S(4) => \i__carry_i_4__20_n_0\,
      S(3) => \i__carry_i_5__20_n_0\,
      S(2) => \i__carry_i_6__20_n_0\,
      S(1) => \i__carry_i_7__20_n_0\,
      S(0) => \i__carry_i_8__22_n_0\
    );
\minusOp_inferred__4/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__4/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_minusOp_inferred__4/i__carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_minusOp_inferred__4/i__carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \minusOp_inferred__4/i__carry__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\minusOp_inferred__5/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__5/i__carry_n_0\,
      CO(6) => \minusOp_inferred__5/i__carry_n_1\,
      CO(5) => \minusOp_inferred__5/i__carry_n_2\,
      CO(4) => \minusOp_inferred__5/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__5/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__5/i__carry_n_5\,
      CO(1) => \minusOp_inferred__5/i__carry_n_6\,
      CO(0) => \minusOp_inferred__5/i__carry_n_7\,
      DI(7 downto 0) => i(7 downto 0),
      O(7) => \minusOp_inferred__5/i__carry_n_8\,
      O(6) => \minusOp_inferred__5/i__carry_n_9\,
      O(5) => \minusOp_inferred__5/i__carry_n_10\,
      O(4) => \minusOp_inferred__5/i__carry_n_11\,
      O(3) => \minusOp_inferred__5/i__carry_n_12\,
      O(2) => \minusOp_inferred__5/i__carry_n_13\,
      O(1) => \minusOp_inferred__5/i__carry_n_14\,
      O(0) => \NLW_minusOp_inferred__5/i__carry_O_UNCONNECTED\(0),
      S(7) => \i__carry_i_1__58_n_0\,
      S(6) => \i__carry_i_2__58_n_0\,
      S(5) => \i__carry_i_3__58_n_0\,
      S(4) => \i__carry_i_4__58_n_0\,
      S(3) => \i__carry_i_5__58_n_0\,
      S(2) => \i__carry_i_6__58_n_0\,
      S(1) => \i__carry_i_7__58_n_0\,
      S(0) => \i__carry_i_8__59_n_0\
    );
\minusOp_inferred__5/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__5/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_minusOp_inferred__5/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \minusOp_inferred__5/i__carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => i(8),
      O(7 downto 2) => \NLW_minusOp_inferred__5/i__carry__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \minusOp_inferred__5/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__5/i__carry__0_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \i__carry__0_i_1__24_n_0\
    );
\minusOp_inferred__6/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \minusOp_inferred__6/i__carry_n_0\,
      CO(6) => \minusOp_inferred__6/i__carry_n_1\,
      CO(5) => \minusOp_inferred__6/i__carry_n_2\,
      CO(4) => \minusOp_inferred__6/i__carry_n_3\,
      CO(3) => \NLW_minusOp_inferred__6/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_inferred__6/i__carry_n_5\,
      CO(1) => \minusOp_inferred__6/i__carry_n_6\,
      CO(0) => \minusOp_inferred__6/i__carry_n_7\,
      DI(7) => delay_g_c_n_8,
      DI(6) => delay_g_c_n_9,
      DI(5) => delay_g_c_n_10,
      DI(4) => delay_g_c_n_11,
      DI(3) => delay_g_c_n_12,
      DI(2) => delay_g_c_n_13,
      DI(1) => delay_g_c_n_14,
      DI(0) => '0',
      O(7) => \minusOp_inferred__6/i__carry_n_8\,
      O(6) => \minusOp_inferred__6/i__carry_n_9\,
      O(5) => \minusOp_inferred__6/i__carry_n_10\,
      O(4) => \minusOp_inferred__6/i__carry_n_11\,
      O(3) => \minusOp_inferred__6/i__carry_n_12\,
      O(2) => \minusOp_inferred__6/i__carry_n_13\,
      O(1) => \minusOp_inferred__6/i__carry_n_14\,
      O(0) => \minusOp_inferred__6/i__carry_n_15\,
      S(7) => delay_g_c_n_0,
      S(6) => delay_g_c_n_1,
      S(5) => delay_g_c_n_2,
      S(4) => delay_g_c_n_3,
      S(3) => delay_g_c_n_4,
      S(2) => delay_g_c_n_5,
      S(1) => delay_g_c_n_6,
      S(0) => delay_g_c_n_7
    );
\minusOp_inferred__6/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_inferred__6/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_minusOp_inferred__6/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \minusOp_inferred__6/i__carry__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => delay_g_c_n_16,
      O(7 downto 2) => \NLW_minusOp_inferred__6/i__carry__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \minusOp_inferred__6/i__carry__0_n_14\,
      O(0) => \minusOp_inferred__6/i__carry__0_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \i__carry__0_i_2__0_n_0\,
      S(0) => delay_g_c_n_15
    );
\mrb_a[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_a_reg[7]\(0),
      I1 => \muxed_rb_b_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(3),
      O => \mrb_a[0]_i_1_n_0\
    );
\mrb_a[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_a_reg[7]\(1),
      I1 => \muxed_rb_b_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(3),
      O => \mrb_a[1]_i_1_n_0\
    );
\mrb_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_a_reg[7]\(2),
      I1 => \muxed_rb_b_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(3),
      O => \mrb_a[2]_i_1_n_0\
    );
\mrb_a[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_a_reg[7]\(3),
      I1 => \muxed_rb_b_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(3),
      O => \mrb_a[3]_i_1_n_0\
    );
\mrb_a[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_a_reg[7]\(4),
      I1 => \muxed_rb_b_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(3),
      O => \mrb_a[4]_i_1_n_0\
    );
\mrb_a[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_a_reg[7]\(5),
      I1 => \muxed_rb_b_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(3),
      O => \mrb_a[5]_i_1_n_0\
    );
\mrb_a[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_a_reg[7]\(6),
      I1 => \muxed_rb_b_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(3),
      O => \mrb_a[6]_i_1_n_0\
    );
\mrb_a[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_a_reg[7]\(7),
      I1 => \muxed_rb_b_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(3),
      O => \mrb_a[7]_i_1_n_0\
    );
\mrb_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_a[0]_i_1_n_0\,
      Q => mrb_a(0),
      R => SR(0)
    );
\mrb_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_a[1]_i_1_n_0\,
      Q => mrb_a(1),
      R => SR(0)
    );
\mrb_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_a[2]_i_1_n_0\,
      Q => mrb_a(2),
      R => SR(0)
    );
\mrb_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_a[3]_i_1_n_0\,
      Q => mrb_a(3),
      R => SR(0)
    );
\mrb_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_a[4]_i_1_n_0\,
      Q => mrb_a(4),
      R => SR(0)
    );
\mrb_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_a[5]_i_1_n_0\,
      Q => mrb_a(5),
      R => SR(0)
    );
\mrb_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_a[6]_i_1_n_0\,
      Q => mrb_a(6),
      R => SR(0)
    );
\mrb_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_a[7]_i_1_n_0\,
      Q => mrb_a(7),
      R => SR(0)
    );
\mrb_b[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_b_reg[7]\(0),
      I1 => \muxed_rb_a_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(2),
      O => \mrb_b[0]_i_1_n_0\
    );
\mrb_b[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_b_reg[7]\(1),
      I1 => \muxed_rb_a_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(2),
      O => \mrb_b[1]_i_1_n_0\
    );
\mrb_b[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_b_reg[7]\(2),
      I1 => \muxed_rb_a_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(2),
      O => \mrb_b[2]_i_1_n_0\
    );
\mrb_b[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_b_reg[7]\(3),
      I1 => \muxed_rb_a_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(2),
      O => \mrb_b[3]_i_1_n_0\
    );
\mrb_b[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_b_reg[7]\(4),
      I1 => \muxed_rb_a_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(2),
      O => \mrb_b[4]_i_1_n_0\
    );
\mrb_b[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_b_reg[7]\(5),
      I1 => \muxed_rb_a_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(2),
      O => \mrb_b[5]_i_1_n_0\
    );
\mrb_b[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_b_reg[7]\(6),
      I1 => \muxed_rb_a_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(2),
      O => \mrb_b[6]_i_1_n_0\
    );
\mrb_b[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_b_reg[7]\(7),
      I1 => \muxed_rb_a_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(2),
      O => \mrb_b[7]_i_1_n_0\
    );
\mrb_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_b[0]_i_1_n_0\,
      Q => mrb_b(0),
      R => SR(0)
    );
\mrb_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_b[1]_i_1_n_0\,
      Q => mrb_b(1),
      R => SR(0)
    );
\mrb_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_b[2]_i_1_n_0\,
      Q => mrb_b(2),
      R => SR(0)
    );
\mrb_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_b[3]_i_1_n_0\,
      Q => mrb_b(3),
      R => SR(0)
    );
\mrb_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_b[4]_i_1_n_0\,
      Q => mrb_b(4),
      R => SR(0)
    );
\mrb_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_b[5]_i_1_n_0\,
      Q => mrb_b(5),
      R => SR(0)
    );
\mrb_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_b[6]_i_1_n_0\,
      Q => mrb_b(6),
      R => SR(0)
    );
\mrb_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_b[7]_i_1_n_0\,
      Q => mrb_b(7),
      R => SR(0)
    );
\mrb_l[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_l_reg[7]\(0),
      I1 => \muxed_rb_r_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(1),
      O => \mrb_l[0]_i_1_n_0\
    );
\mrb_l[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_l_reg[7]\(1),
      I1 => \muxed_rb_r_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(1),
      O => \mrb_l[1]_i_1_n_0\
    );
\mrb_l[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_l_reg[7]\(2),
      I1 => \muxed_rb_r_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(1),
      O => \mrb_l[2]_i_1_n_0\
    );
\mrb_l[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_l_reg[7]\(3),
      I1 => \muxed_rb_r_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(1),
      O => \mrb_l[3]_i_1_n_0\
    );
\mrb_l[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_l_reg[7]\(4),
      I1 => \muxed_rb_r_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(1),
      O => \mrb_l[4]_i_1_n_0\
    );
\mrb_l[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_l_reg[7]\(5),
      I1 => \muxed_rb_r_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(1),
      O => \mrb_l[5]_i_1_n_0\
    );
\mrb_l[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_l_reg[7]\(6),
      I1 => \muxed_rb_r_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(1),
      O => \mrb_l[6]_i_1_n_0\
    );
\mrb_l[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_l_reg[7]\(7),
      I1 => \muxed_rb_r_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(1),
      O => \mrb_l[7]_i_1_n_0\
    );
\mrb_l_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_l[0]_i_1_n_0\,
      Q => mrb_l(0),
      R => SR(0)
    );
\mrb_l_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_l[1]_i_1_n_0\,
      Q => mrb_l(1),
      R => SR(0)
    );
\mrb_l_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_l[2]_i_1_n_0\,
      Q => mrb_l(2),
      R => SR(0)
    );
\mrb_l_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_l[3]_i_1_n_0\,
      Q => mrb_l(3),
      R => SR(0)
    );
\mrb_l_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_l[4]_i_1_n_0\,
      Q => mrb_l(4),
      R => SR(0)
    );
\mrb_l_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_l[5]_i_1_n_0\,
      Q => mrb_l(5),
      R => SR(0)
    );
\mrb_l_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_l[6]_i_1_n_0\,
      Q => mrb_l(6),
      R => SR(0)
    );
\mrb_l_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_l[7]_i_1_n_0\,
      Q => mrb_l(7),
      R => SR(0)
    );
\mrb_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_r_reg[7]\(0),
      I1 => \muxed_rb_l_reg[7]\(0),
      I2 => \valid_dm_reg[3]\(0),
      O => \mrb_r[0]_i_1_n_0\
    );
\mrb_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_r_reg[7]\(1),
      I1 => \muxed_rb_l_reg[7]\(1),
      I2 => \valid_dm_reg[3]\(0),
      O => \mrb_r[1]_i_1_n_0\
    );
\mrb_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_r_reg[7]\(2),
      I1 => \muxed_rb_l_reg[7]\(2),
      I2 => \valid_dm_reg[3]\(0),
      O => \mrb_r[2]_i_1_n_0\
    );
\mrb_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_r_reg[7]\(3),
      I1 => \muxed_rb_l_reg[7]\(3),
      I2 => \valid_dm_reg[3]\(0),
      O => \mrb_r[3]_i_1_n_0\
    );
\mrb_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_r_reg[7]\(4),
      I1 => \muxed_rb_l_reg[7]\(4),
      I2 => \valid_dm_reg[3]\(0),
      O => \mrb_r[4]_i_1_n_0\
    );
\mrb_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_r_reg[7]\(5),
      I1 => \muxed_rb_l_reg[7]\(5),
      I2 => \valid_dm_reg[3]\(0),
      O => \mrb_r[5]_i_1_n_0\
    );
\mrb_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_r_reg[7]\(6),
      I1 => \muxed_rb_l_reg[7]\(6),
      I2 => \valid_dm_reg[3]\(0),
      O => \mrb_r[6]_i_1_n_0\
    );
\mrb_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \muxed_rb_r_reg[7]\(7),
      I1 => \muxed_rb_l_reg[7]\(7),
      I2 => \valid_dm_reg[3]\(0),
      O => \mrb_r[7]_i_1_n_0\
    );
\mrb_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_r[0]_i_1_n_0\,
      Q => mrb_r(0),
      R => SR(0)
    );
\mrb_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_r[1]_i_1_n_0\,
      Q => mrb_r(1),
      R => SR(0)
    );
\mrb_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_r[2]_i_1_n_0\,
      Q => mrb_r(2),
      R => SR(0)
    );
\mrb_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_r[3]_i_1_n_0\,
      Q => mrb_r(3),
      R => SR(0)
    );
\mrb_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_r[4]_i_1_n_0\,
      Q => mrb_r(4),
      R => SR(0)
    );
\mrb_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_r[5]_i_1_n_0\,
      Q => mrb_r(5),
      R => SR(0)
    );
\mrb_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_r[6]_i_1_n_0\,
      Q => mrb_r(6),
      R => SR(0)
    );
\mrb_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \mrb_r[7]_i_1_n_0\,
      Q => mrb_r(7),
      R => SR(0)
    );
\q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[0]_i_1__0_n_0\
    );
\q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(1),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[1]_i_1__0_n_0\
    );
\q[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(2),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[2]_i_1__0_n_0\
    );
\q[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(3),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[3]_i_1__0_n_0\
    );
\q[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(4),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[4]_i_1__0_n_0\
    );
\q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(5),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[5]_i_1__0_n_0\
    );
\q[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(6),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[6]_i_1__0_n_0\
    );
\q[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(7),
      I1 => \raw_reg_n_0_[9]\,
      O => \q[7]_i_3_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg,
      D => \q[0]_i_1__0_n_0\,
      Q => \needs_delay.shift_register_reg[5][7]__0\(0),
      R => \raw_reg[10]_0\(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg,
      D => \q[1]_i_1__0_n_0\,
      Q => \needs_delay.shift_register_reg[5][7]__0\(1),
      R => \raw_reg[10]_0\(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg,
      D => \q[2]_i_1__0_n_0\,
      Q => \needs_delay.shift_register_reg[5][7]__0\(2),
      R => \raw_reg[10]_0\(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg,
      D => \q[3]_i_1__0_n_0\,
      Q => \needs_delay.shift_register_reg[5][7]__0\(3),
      R => \raw_reg[10]_0\(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg,
      D => \q[4]_i_1__0_n_0\,
      Q => \needs_delay.shift_register_reg[5][7]__0\(4),
      R => \raw_reg[10]_0\(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg,
      D => \q[5]_i_1__0_n_0\,
      Q => \needs_delay.shift_register_reg[5][7]__0\(5),
      R => \raw_reg[10]_0\(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg,
      D => \q[6]_i_1__0_n_0\,
      Q => \needs_delay.shift_register_reg[5][7]__0\(6),
      R => \raw_reg[10]_0\(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg,
      D => \q[7]_i_3_n_0\,
      Q => \needs_delay.shift_register_reg[5][7]__0\(7),
      R => \raw_reg[10]_0\(0)
    );
\raw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry__0_n_14\,
      Q => \q_reg[0]_0\(0),
      R => SR(0)
    );
\raw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_15\,
      Q => p_2_in(0),
      R => SR(0)
    );
\raw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_14\,
      Q => p_2_in(1),
      R => SR(0)
    );
\raw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_13\,
      Q => p_2_in(2),
      R => SR(0)
    );
\raw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_12\,
      Q => p_2_in(3),
      R => SR(0)
    );
\raw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_11\,
      Q => p_2_in(4),
      R => SR(0)
    );
\raw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_10\,
      Q => p_2_in(5),
      R => SR(0)
    );
\raw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_9\,
      Q => p_2_in(6),
      R => SR(0)
    );
\raw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry_n_8\,
      Q => p_2_in(7),
      R => SR(0)
    );
\raw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__6/i__carry__0_n_15\,
      Q => \raw_reg_n_0_[9]\,
      R => SR(0)
    );
\rba_m_rbb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_15\,
      Q => rba_m_rbb(0),
      R => SR(0)
    );
\rba_m_rbb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_14\,
      Q => rba_m_rbb(1),
      R => SR(0)
    );
\rba_m_rbb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_13\,
      Q => rba_m_rbb(2),
      R => SR(0)
    );
\rba_m_rbb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_12\,
      Q => rba_m_rbb(3),
      R => SR(0)
    );
\rba_m_rbb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_11\,
      Q => rba_m_rbb(4),
      R => SR(0)
    );
\rba_m_rbb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_10\,
      Q => rba_m_rbb(5),
      R => SR(0)
    );
\rba_m_rbb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_9\,
      Q => rba_m_rbb(6),
      R => SR(0)
    );
\rba_m_rbb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry_n_8\,
      Q => rba_m_rbb(7),
      R => SR(0)
    );
\rba_m_rbb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__2/i__carry__0_n_15\,
      Q => rba_m_rbb(8),
      R => SR(0)
    );
\rbl_m_rbr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_15\,
      Q => rbl_m_rbr(0),
      R => SR(0)
    );
\rbl_m_rbr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_14\,
      Q => rbl_m_rbr(1),
      R => SR(0)
    );
\rbl_m_rbr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_13\,
      Q => rbl_m_rbr(2),
      R => SR(0)
    );
\rbl_m_rbr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_12\,
      Q => rbl_m_rbr(3),
      R => SR(0)
    );
\rbl_m_rbr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_11\,
      Q => rbl_m_rbr(4),
      R => SR(0)
    );
\rbl_m_rbr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_10\,
      Q => rbl_m_rbr(5),
      R => SR(0)
    );
\rbl_m_rbr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_9\,
      Q => rbl_m_rbr(6),
      R => SR(0)
    );
\rbl_m_rbr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry_n_8\,
      Q => rbl_m_rbr(7),
      R => SR(0)
    );
\rbl_m_rbr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \minusOp_inferred__4/i__carry__0_n_15\,
      Q => rbl_m_rbr(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_pix_matrix is
  port (
    \rb_orig_a_d2_reg[7]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[6]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[5]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[4]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[3]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[2]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[1]\ : out STD_LOGIC;
    \rb_orig_a_d2_reg[0]\ : out STD_LOGIC;
    \D0103_reg[7]\ : out STD_LOGIC_VECTOR ( 112 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \D0313_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d1113_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d1323_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_b_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \D1315_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D0103_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D1113_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D1121_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D1323_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D0111_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D1525_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D0515_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D2123_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \D2325_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \needs_delay.shift_register_reg[2][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][1]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][2]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][3]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][4]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][6]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][7]\ : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    active_input_reg : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[3][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_pix_matrix : entity is "pix_matrix";
end design_1_v_cfa_0_0_pix_matrix;

architecture STRUCTURE of design_1_v_cfa_0_0_pix_matrix is
  signal \^d0103_reg[7]\ : STD_LOGIC_VECTOR ( 112 downto 0 );
  signal addr_rd0_in : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \addr_rd[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \addr_rd[1]_i_2_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_4_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_5_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_6_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_7_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_8_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_9_n_0\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[7]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[8]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[9]\ : STD_LOGIC;
  signal \addr_wr[9]_i_1_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_3_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_4_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_5_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_6_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_7_n_0\ : STD_LOGIC;
  signal \addr_wr_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \flops[1].reg_nw2_n_10\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_11\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_12\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_13\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_14\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_15\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_8\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_9\ : STD_LOGIC;
  signal \flops[2].reg_nw2_n_32\ : STD_LOGIC;
  signal \flops[2].reg_nw2_n_33\ : STD_LOGIC;
  signal \flops[2].reg_nw2_n_34\ : STD_LOGIC;
  signal \flops[2].reg_nw2_n_35\ : STD_LOGIC;
  signal \flops[2].reg_nw2_n_36\ : STD_LOGIC;
  signal \flops[2].reg_nw2_n_37\ : STD_LOGIC;
  signal \flops[2].reg_nw2_n_38\ : STD_LOGIC;
  signal \flops[2].reg_nw2_n_39\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_10\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_11\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_12\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_13\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_14\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_15\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_16\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_17\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_18\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_19\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_20\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_21\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_22\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_23\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_24\ : STD_LOGIC;
  signal \flops[4].reg_nw2_n_9\ : STD_LOGIC;
  signal line_len_1 : STD_LOGIC;
  signal \line_len_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[9]\ : STD_LOGIC;
  signal line_len_changed : STD_LOGIC;
  signal \line_len_changed_i_1__1_n_0\ : STD_LOGIC;
  signal line_len_changed_i_2_n_0 : STD_LOGIC;
  signal line_len_changed_i_3_n_0 : STD_LOGIC;
  signal line_len_changed_i_4_n_0 : STD_LOGIC;
  signal line_len_d : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nhood : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ram_out : STD_LOGIC_VECTOR ( 39 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_rd[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \addr_rd[2]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \addr_rd[3]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \addr_rd[4]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \addr_rd[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \addr_rd[7]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \addr_rd[8]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \addr_rd[9]_i_3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \addr_wr[1]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \addr_wr[2]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \addr_wr[3]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \addr_wr[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \addr_wr[6]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \addr_wr[7]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \addr_wr[8]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \addr_wr[9]_i_2\ : label is "soft_lutpair281";
begin
  \D0103_reg[7]\(112 downto 0) <= \^d0103_reg[7]\(112 downto 0);
\addr_rd[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      O => plusOp(0)
    );
\addr_rd[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => line_len_changed,
      I1 => resetn_out,
      O => \addr_rd[1]_i_1__1_n_0\
    );
\addr_rd[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      I1 => active_input_reg,
      I2 => intc_if(0),
      I3 => \addr_rd[9]_i_4_n_0\,
      I4 => \addr_rd_reg_n_0_[1]\,
      O => \addr_rd[1]_i_2_n_0\
    );
\addr_rd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      I1 => \addr_rd_reg_n_0_[1]\,
      I2 => \addr_rd_reg_n_0_[2]\,
      O => plusOp(2)
    );
\addr_rd[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[1]\,
      I1 => \addr_rd_reg_n_0_[0]\,
      I2 => \addr_rd_reg_n_0_[2]\,
      I3 => \addr_rd_reg_n_0_[3]\,
      O => plusOp(3)
    );
\addr_rd[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[2]\,
      I1 => \addr_rd_reg_n_0_[0]\,
      I2 => \addr_rd_reg_n_0_[1]\,
      I3 => \addr_rd_reg_n_0_[3]\,
      I4 => \addr_rd_reg_n_0_[4]\,
      O => plusOp(4)
    );
\addr_rd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[3]\,
      I1 => \addr_rd_reg_n_0_[1]\,
      I2 => \addr_rd_reg_n_0_[0]\,
      I3 => \addr_rd_reg_n_0_[2]\,
      I4 => \addr_rd_reg_n_0_[4]\,
      I5 => \addr_rd_reg_n_0_[5]\,
      O => plusOp(5)
    );
\addr_rd[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_rd[9]_i_5_n_0\,
      I1 => \addr_rd_reg_n_0_[6]\,
      O => plusOp(6)
    );
\addr_rd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_rd[9]_i_5_n_0\,
      I1 => \addr_rd_reg_n_0_[6]\,
      I2 => \addr_rd_reg_n_0_[7]\,
      O => plusOp(7)
    );
\addr_rd[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[6]\,
      I1 => \addr_rd[9]_i_5_n_0\,
      I2 => \addr_rd_reg_n_0_[7]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      O => plusOp(8)
    );
\addr_rd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => resetn_out,
      I1 => line_len_changed,
      I2 => \addr_rd[9]_i_4_n_0\,
      O => addr_rd0_in(9)
    );
\addr_rd[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[7]\,
      I1 => \addr_rd[9]_i_5_n_0\,
      I2 => \addr_rd_reg_n_0_[6]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      I4 => \addr_rd_reg_n_0_[9]\,
      O => plusOp(9)
    );
\addr_rd[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => active_input_reg,
      I1 => \addr_rd[9]_i_6_n_0\,
      I2 => \addr_rd[9]_i_7_n_0\,
      I3 => \addr_rd[9]_i_8_n_0\,
      I4 => \addr_rd[9]_i_9_n_0\,
      I5 => intc_if(0),
      O => \addr_rd[9]_i_4_n_0\
    );
\addr_rd[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[5]\,
      I1 => \addr_rd_reg_n_0_[3]\,
      I2 => \addr_rd_reg_n_0_[1]\,
      I3 => \addr_rd_reg_n_0_[0]\,
      I4 => \addr_rd_reg_n_0_[2]\,
      I5 => \addr_rd_reg_n_0_[4]\,
      O => \addr_rd[9]_i_5_n_0\
    );
\addr_rd[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      I1 => \line_len_1_reg_n_0_[0]\,
      I2 => \line_len_1_reg_n_0_[2]\,
      I3 => \addr_rd_reg_n_0_[2]\,
      I4 => \line_len_1_reg_n_0_[1]\,
      I5 => \addr_rd_reg_n_0_[1]\,
      O => \addr_rd[9]_i_6_n_0\
    );
\addr_rd[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_len_1_reg_n_0_[9]\,
      I1 => \addr_rd_reg_n_0_[9]\,
      O => \addr_rd[9]_i_7_n_0\
    );
\addr_rd[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[6]\,
      I1 => \line_len_1_reg_n_0_[6]\,
      I2 => \line_len_1_reg_n_0_[8]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      I4 => \line_len_1_reg_n_0_[7]\,
      I5 => \addr_rd_reg_n_0_[7]\,
      O => \addr_rd[9]_i_8_n_0\
    );
\addr_rd[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[3]\,
      I1 => \line_len_1_reg_n_0_[3]\,
      I2 => \line_len_1_reg_n_0_[5]\,
      I3 => \addr_rd_reg_n_0_[5]\,
      I4 => \line_len_1_reg_n_0_[4]\,
      I5 => \addr_rd_reg_n_0_[4]\,
      O => \addr_rd[9]_i_9_n_0\
    );
\addr_rd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \addr_rd_reg_n_0_[0]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \addr_rd[1]_i_2_n_0\,
      Q => \addr_rd_reg_n_0_[1]\,
      S => \addr_rd[1]_i_1__1_n_0\
    );
\addr_rd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \addr_rd_reg_n_0_[2]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \addr_rd_reg_n_0_[3]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(4),
      Q => \addr_rd_reg_n_0_[4]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(5),
      Q => \addr_rd_reg_n_0_[5]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(6),
      Q => \addr_rd_reg_n_0_[6]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(7),
      Q => \addr_rd_reg_n_0_[7]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(8),
      Q => \addr_rd_reg_n_0_[8]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(9),
      Q => \addr_rd_reg_n_0_[9]\,
      R => addr_rd0_in(9)
    );
\addr_wr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_wr_reg__0\(0),
      O => \plusOp__0\(0)
    );
\addr_wr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_wr_reg__0\(0),
      I1 => \addr_wr_reg__0\(1),
      O => \plusOp__0\(1)
    );
\addr_wr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_wr_reg__0\(0),
      I1 => \addr_wr_reg__0\(1),
      I2 => \addr_wr_reg__0\(2),
      O => \plusOp__0\(2)
    );
\addr_wr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_wr_reg__0\(1),
      I1 => \addr_wr_reg__0\(0),
      I2 => \addr_wr_reg__0\(2),
      I3 => \addr_wr_reg__0\(3),
      O => \plusOp__0\(3)
    );
\addr_wr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_wr_reg__0\(2),
      I1 => \addr_wr_reg__0\(0),
      I2 => \addr_wr_reg__0\(1),
      I3 => \addr_wr_reg__0\(3),
      I4 => \addr_wr_reg__0\(4),
      O => \plusOp__0\(4)
    );
\addr_wr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addr_wr_reg__0\(3),
      I1 => \addr_wr_reg__0\(1),
      I2 => \addr_wr_reg__0\(0),
      I3 => \addr_wr_reg__0\(2),
      I4 => \addr_wr_reg__0\(4),
      I5 => \addr_wr_reg__0\(5),
      O => \plusOp__0\(5)
    );
\addr_wr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_wr[9]_i_4_n_0\,
      I1 => \addr_wr_reg__0\(6),
      O => \plusOp__0\(6)
    );
\addr_wr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_wr[9]_i_4_n_0\,
      I1 => \addr_wr_reg__0\(6),
      I2 => \addr_wr_reg__0\(7),
      O => \plusOp__0\(7)
    );
\addr_wr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_wr_reg__0\(6),
      I1 => \addr_wr[9]_i_4_n_0\,
      I2 => \addr_wr_reg__0\(7),
      I3 => \addr_wr_reg__0\(8),
      O => \plusOp__0\(8)
    );
\addr_wr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => resetn_out,
      I1 => line_len_changed,
      I2 => \addr_wr[9]_i_3_n_0\,
      I3 => intc_if(0),
      O => \addr_wr[9]_i_1_n_0\
    );
\addr_wr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_wr_reg__0\(7),
      I1 => \addr_wr[9]_i_4_n_0\,
      I2 => \addr_wr_reg__0\(6),
      I3 => \addr_wr_reg__0\(8),
      I4 => \addr_wr_reg__0\(9),
      O => \plusOp__0\(9)
    );
\addr_wr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => active_input_reg,
      I1 => \addr_wr[9]_i_5_n_0\,
      I2 => \addr_wr[9]_i_6_n_0\,
      I3 => \addr_wr_reg__0\(9),
      I4 => \line_len_1_reg_n_0_[9]\,
      I5 => \addr_wr[9]_i_7_n_0\,
      O => \addr_wr[9]_i_3_n_0\
    );
\addr_wr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \addr_wr_reg__0\(5),
      I1 => \addr_wr_reg__0\(3),
      I2 => \addr_wr_reg__0\(1),
      I3 => \addr_wr_reg__0\(0),
      I4 => \addr_wr_reg__0\(2),
      I5 => \addr_wr_reg__0\(4),
      O => \addr_wr[9]_i_4_n_0\
    );
\addr_wr[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_wr_reg__0\(3),
      I1 => \line_len_1_reg_n_0_[3]\,
      I2 => \line_len_1_reg_n_0_[5]\,
      I3 => \addr_wr_reg__0\(5),
      I4 => \line_len_1_reg_n_0_[4]\,
      I5 => \addr_wr_reg__0\(4),
      O => \addr_wr[9]_i_5_n_0\
    );
\addr_wr[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_wr_reg__0\(6),
      I1 => \line_len_1_reg_n_0_[6]\,
      I2 => \line_len_1_reg_n_0_[8]\,
      I3 => \addr_wr_reg__0\(8),
      I4 => \line_len_1_reg_n_0_[7]\,
      I5 => \addr_wr_reg__0\(7),
      O => \addr_wr[9]_i_6_n_0\
    );
\addr_wr[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_wr_reg__0\(0),
      I1 => \line_len_1_reg_n_0_[0]\,
      I2 => \line_len_1_reg_n_0_[2]\,
      I3 => \addr_wr_reg__0\(2),
      I4 => \line_len_1_reg_n_0_[1]\,
      I5 => \addr_wr_reg__0\(1),
      O => \addr_wr[9]_i_7_n_0\
    );
\addr_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \addr_wr_reg__0\(0),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \addr_wr_reg__0\(1),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \addr_wr_reg__0\(2),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \addr_wr_reg__0\(3),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \addr_wr_reg__0\(4),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \addr_wr_reg__0\(5),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \addr_wr_reg__0\(6),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \addr_wr_reg__0\(7),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \addr_wr_reg__0\(8),
      R => \addr_wr[9]_i_1_n_0\
    );
\addr_wr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => \addr_wr_reg__0\(9),
      R => \addr_wr[9]_i_1_n_0\
    );
\flops[1].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized2\
     port map (
      \D2123_reg[8]\(8 downto 0) => \D2123_reg[8]\(8 downto 0),
      \D2325_reg[8]\(8 downto 0) => \D2325_reg[8]\(8 downto 0),
      Q(39 downto 32) => nhood(39 downto 32),
      Q(31 downto 24) => \^d0103_reg[7]\(15 downto 8),
      Q(23 downto 16) => nhood(23 downto 16),
      Q(15 downto 8) => \^d0103_reg[7]\(7 downto 0),
      Q(7 downto 0) => nhood(7 downto 0),
      S(7) => \flops[1].reg_nw2_n_8\,
      S(6) => \flops[1].reg_nw2_n_9\,
      S(5) => \flops[1].reg_nw2_n_10\,
      S(4) => \flops[1].reg_nw2_n_11\,
      S(3) => \flops[1].reg_nw2_n_12\,
      S(2) => \flops[1].reg_nw2_n_13\,
      S(1) => \flops[1].reg_nw2_n_14\,
      S(0) => \flops[1].reg_nw2_n_15\,
      aclk => aclk,
      data_out_b_reg(39 downto 0) => ram_out(39 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][23]_0\(7 downto 0) => \^d0103_reg[7]\(55 downto 48),
      \rb_orig_a_d2_reg[0]\ => \rb_orig_a_d2_reg[0]\,
      \rb_orig_a_d2_reg[1]\ => \rb_orig_a_d2_reg[1]\,
      \rb_orig_a_d2_reg[2]\ => \rb_orig_a_d2_reg[2]\,
      \rb_orig_a_d2_reg[3]\ => \rb_orig_a_d2_reg[3]\,
      \rb_orig_a_d2_reg[4]\ => \rb_orig_a_d2_reg[4]\,
      \rb_orig_a_d2_reg[5]\ => \rb_orig_a_d2_reg[5]\,
      \rb_orig_a_d2_reg[6]\ => \rb_orig_a_d2_reg[6]\,
      \rb_orig_a_d2_reg[7]\ => \rb_orig_a_d2_reg[7]\,
      wr_data(7 downto 0) => wr_data(7 downto 0)
    );
\flops[2].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized2_11\
     port map (
      Q(39 downto 32) => nhood(39 downto 32),
      Q(31 downto 24) => \^d0103_reg[7]\(15 downto 8),
      Q(23 downto 16) => nhood(23 downto 16),
      Q(15 downto 8) => \^d0103_reg[7]\(7 downto 0),
      Q(7 downto 0) => nhood(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][31]_0\(15 downto 8) => nhood(79 downto 72),
      \needs_delay.shift_register_reg[1][31]_0\(7) => \flops[2].reg_nw2_n_32\,
      \needs_delay.shift_register_reg[1][31]_0\(6) => \flops[2].reg_nw2_n_33\,
      \needs_delay.shift_register_reg[1][31]_0\(5) => \flops[2].reg_nw2_n_34\,
      \needs_delay.shift_register_reg[1][31]_0\(4) => \flops[2].reg_nw2_n_35\,
      \needs_delay.shift_register_reg[1][31]_0\(3) => \flops[2].reg_nw2_n_36\,
      \needs_delay.shift_register_reg[1][31]_0\(2) => \flops[2].reg_nw2_n_37\,
      \needs_delay.shift_register_reg[1][31]_0\(1) => \flops[2].reg_nw2_n_38\,
      \needs_delay.shift_register_reg[1][31]_0\(0) => \flops[2].reg_nw2_n_39\,
      \needs_delay.shift_register_reg[1][39]_0\(23 downto 0) => \^d0103_reg[7]\(39 downto 16)
    );
\flops[3].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized2_12\
     port map (
      D(7) => \flops[2].reg_nw2_n_32\,
      D(6) => \flops[2].reg_nw2_n_33\,
      D(5) => \flops[2].reg_nw2_n_34\,
      D(4) => \flops[2].reg_nw2_n_35\,
      D(3) => \flops[2].reg_nw2_n_36\,
      D(2) => \flops[2].reg_nw2_n_37\,
      D(1) => \flops[2].reg_nw2_n_38\,
      D(0) => \flops[2].reg_nw2_n_39\,
      \D0313_reg[7]\(7 downto 0) => \D0313_reg[7]\(7 downto 0),
      \D1113_reg[8]\(8 downto 0) => \D1113_reg[8]\(8 downto 0),
      \D1121_reg[8]\(8 downto 0) => \D1121_reg[8]\(8 downto 0),
      \D1315_reg[8]\(8 downto 0) => \D1315_reg[8]\(8 downto 0),
      \D1323_reg[8]\(8 downto 0) => \D1323_reg[8]\(8 downto 0),
      \D1525_reg[8]\(8 downto 0) => \D1525_reg[8]\(8 downto 0),
      Q(7 downto 0) => nhood(103 downto 96),
      S(7 downto 0) => S(7 downto 0),
      aclk => aclk,
      \d1113_reg[7]\(7 downto 0) => \d1113_reg[7]\(7 downto 0),
      \d1323_reg[7]\(7 downto 0) => \d1323_reg[7]\(7 downto 0),
      \i_b_reg[7]\(7 downto 0) => \i_b_reg[7]\(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][23]_0\(7) => \flops[1].reg_nw2_n_8\,
      \needs_delay.shift_register_reg[1][23]_0\(6) => \flops[1].reg_nw2_n_9\,
      \needs_delay.shift_register_reg[1][23]_0\(5) => \flops[1].reg_nw2_n_10\,
      \needs_delay.shift_register_reg[1][23]_0\(4) => \flops[1].reg_nw2_n_11\,
      \needs_delay.shift_register_reg[1][23]_0\(3) => \flops[1].reg_nw2_n_12\,
      \needs_delay.shift_register_reg[1][23]_0\(2) => \flops[1].reg_nw2_n_13\,
      \needs_delay.shift_register_reg[1][23]_0\(1) => \flops[1].reg_nw2_n_14\,
      \needs_delay.shift_register_reg[1][23]_0\(0) => \flops[1].reg_nw2_n_15\,
      \needs_delay.shift_register_reg[1][39]_0\(31 downto 0) => \^d0103_reg[7]\(71 downto 40),
      \needs_delay.shift_register_reg[1][39]_1\(23 downto 0) => \^d0103_reg[7]\(39 downto 16),
      \needs_delay.shift_register_reg[2][0]\ => \needs_delay.shift_register_reg[2][0]\,
      \needs_delay.shift_register_reg[2][1]\ => \needs_delay.shift_register_reg[2][1]\,
      \needs_delay.shift_register_reg[2][2]\ => \needs_delay.shift_register_reg[2][2]\,
      \needs_delay.shift_register_reg[2][3]\ => \needs_delay.shift_register_reg[2][3]\,
      \needs_delay.shift_register_reg[2][4]\ => \needs_delay.shift_register_reg[2][4]\,
      \needs_delay.shift_register_reg[2][5]\ => \needs_delay.shift_register_reg[2][5]\,
      \needs_delay.shift_register_reg[2][6]\ => \needs_delay.shift_register_reg[2][6]_0\,
      \needs_delay.shift_register_reg[2][7]\ => \needs_delay.shift_register_reg[2][7]\,
      \needs_delay.shift_register_reg[3][0]\ => \needs_delay.shift_register_reg[3][0]\,
      \needs_delay.shift_register_reg[3][3]\(1 downto 0) => \needs_delay.shift_register_reg[3][3]\(1 downto 0),
      nhood(31 downto 24) => nhood(79 downto 72),
      nhood(23 downto 16) => nhood(39 downto 32),
      nhood(15 downto 8) => nhood(23 downto 16),
      nhood(7 downto 0) => nhood(7 downto 0)
    );
\flops[4].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized2_13\
     port map (
      D(7 downto 0) => nhood(103 downto 96),
      Q(7) => \flops[4].reg_nw2_n_17\,
      Q(6) => \flops[4].reg_nw2_n_18\,
      Q(5) => \flops[4].reg_nw2_n_19\,
      Q(4) => \flops[4].reg_nw2_n_20\,
      Q(3) => \flops[4].reg_nw2_n_21\,
      Q(2) => \flops[4].reg_nw2_n_22\,
      Q(1) => \flops[4].reg_nw2_n_23\,
      Q(0) => \flops[4].reg_nw2_n_24\,
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][24]_0\ => \flops[4].reg_nw2_n_9\,
      \needs_delay.shift_register_reg[1][25]_0\ => \flops[4].reg_nw2_n_10\,
      \needs_delay.shift_register_reg[1][26]_0\ => \flops[4].reg_nw2_n_11\,
      \needs_delay.shift_register_reg[1][27]_0\ => \flops[4].reg_nw2_n_12\,
      \needs_delay.shift_register_reg[1][28]_0\ => \flops[4].reg_nw2_n_13\,
      \needs_delay.shift_register_reg[1][29]_0\ => \flops[4].reg_nw2_n_14\,
      \needs_delay.shift_register_reg[1][30]_0\ => \flops[4].reg_nw2_n_15\,
      \needs_delay.shift_register_reg[1][31]_0\ => \flops[4].reg_nw2_n_16\,
      \needs_delay.shift_register_reg[1][39]_0\(8 downto 0) => \^d0103_reg[7]\(80 downto 72),
      \needs_delay.shift_register_reg[1][39]_1\(16) => \^d0103_reg[7]\(71),
      \needs_delay.shift_register_reg[1][39]_1\(15 downto 8) => \^d0103_reg[7]\(63 downto 56),
      \needs_delay.shift_register_reg[1][39]_1\(7 downto 0) => \^d0103_reg[7]\(47 downto 40)
    );
\flops[5].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized2_14\
     port map (
      D(7) => \flops[4].reg_nw2_n_17\,
      D(6) => \flops[4].reg_nw2_n_18\,
      D(5) => \flops[4].reg_nw2_n_19\,
      D(4) => \flops[4].reg_nw2_n_20\,
      D(3) => \flops[4].reg_nw2_n_21\,
      D(2) => \flops[4].reg_nw2_n_22\,
      D(1) => \flops[4].reg_nw2_n_23\,
      D(0) => \flops[4].reg_nw2_n_24\,
      \D0103_reg[8]\(8 downto 0) => \D0103_reg[8]\(8 downto 0),
      \D0111_reg[8]\(8 downto 0) => \D0111_reg[8]\(8 downto 0),
      \D0515_reg[8]\(8 downto 0) => \D0515_reg[8]\(8 downto 0),
      DI(7 downto 0) => \^d0103_reg[7]\(112 downto 105),
      \P2d_reg[7]\(23 downto 0) => \^d0103_reg[7]\(104 downto 81),
      Q(7 downto 0) => nhood(103 downto 96),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][24]_0\ => \flops[4].reg_nw2_n_9\,
      \needs_delay.shift_register_reg[1][25]_0\ => \flops[4].reg_nw2_n_10\,
      \needs_delay.shift_register_reg[1][26]_0\ => \flops[4].reg_nw2_n_11\,
      \needs_delay.shift_register_reg[1][27]_0\ => \flops[4].reg_nw2_n_12\,
      \needs_delay.shift_register_reg[1][28]_0\ => \flops[4].reg_nw2_n_13\,
      \needs_delay.shift_register_reg[1][29]_0\ => \flops[4].reg_nw2_n_14\,
      \needs_delay.shift_register_reg[1][30]_0\ => \flops[4].reg_nw2_n_15\,
      \needs_delay.shift_register_reg[1][31]_0\ => \flops[4].reg_nw2_n_16\,
      \needs_delay.shift_register_reg[1][39]_0\(16 downto 0) => \^d0103_reg[7]\(80 downto 64),
      \needs_delay.shift_register_reg[2][0]\ => \needs_delay.shift_register_reg[2][0]\,
      \needs_delay.shift_register_reg[2][1]\ => \needs_delay.shift_register_reg[2][1]\,
      \needs_delay.shift_register_reg[2][2]\ => \needs_delay.shift_register_reg[2][2]\,
      \needs_delay.shift_register_reg[2][3]\ => \needs_delay.shift_register_reg[2][3]\,
      \needs_delay.shift_register_reg[2][4]\ => \needs_delay.shift_register_reg[2][4]\,
      \needs_delay.shift_register_reg[2][5]\ => \needs_delay.shift_register_reg[2][5]\,
      \needs_delay.shift_register_reg[2][6]\(6 downto 0) => \needs_delay.shift_register_reg[2][6]\(6 downto 0),
      \needs_delay.shift_register_reg[2][6]_0\ => \needs_delay.shift_register_reg[2][6]_0\,
      \needs_delay.shift_register_reg[2][7]\ => \needs_delay.shift_register_reg[2][7]\
    );
\line_len_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(0),
      Q => \line_len_1_reg_n_0_[0]\,
      R => '0'
    );
\line_len_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(1),
      Q => \line_len_1_reg_n_0_[1]\,
      R => '0'
    );
\line_len_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(2),
      Q => \line_len_1_reg_n_0_[2]\,
      R => '0'
    );
\line_len_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(3),
      Q => \line_len_1_reg_n_0_[3]\,
      R => '0'
    );
\line_len_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(4),
      Q => \line_len_1_reg_n_0_[4]\,
      R => '0'
    );
\line_len_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(5),
      Q => \line_len_1_reg_n_0_[5]\,
      R => '0'
    );
\line_len_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(6),
      Q => \line_len_1_reg_n_0_[6]\,
      R => '0'
    );
\line_len_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(7),
      Q => \line_len_1_reg_n_0_[7]\,
      R => '0'
    );
\line_len_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(8),
      Q => \line_len_1_reg_n_0_[8]\,
      R => '0'
    );
\line_len_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => D(9),
      Q => \line_len_1_reg_n_0_[9]\,
      R => '0'
    );
\line_len_changed_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF600000000"
    )
        port map (
      I0 => \time_control_regs[0]\(9),
      I1 => line_len_d(9),
      I2 => line_len_changed_i_2_n_0,
      I3 => line_len_changed_i_3_n_0,
      I4 => line_len_changed_i_4_n_0,
      I5 => intc_if(0),
      O => \line_len_changed_i_1__1_n_0\
    );
line_len_changed_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(0),
      I1 => \time_control_regs[0]\(0),
      I2 => \time_control_regs[0]\(2),
      I3 => line_len_d(2),
      I4 => \time_control_regs[0]\(1),
      I5 => line_len_d(1),
      O => line_len_changed_i_2_n_0
    );
line_len_changed_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(6),
      I1 => \time_control_regs[0]\(6),
      I2 => \time_control_regs[0]\(8),
      I3 => line_len_d(8),
      I4 => \time_control_regs[0]\(7),
      I5 => line_len_d(7),
      O => line_len_changed_i_3_n_0
    );
line_len_changed_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(3),
      I1 => \time_control_regs[0]\(3),
      I2 => \time_control_regs[0]\(5),
      I3 => line_len_d(5),
      I4 => \time_control_regs[0]\(4),
      I5 => line_len_d(4),
      O => line_len_changed_i_4_n_0
    );
line_len_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \line_len_changed_i_1__1_n_0\,
      Q => line_len_changed,
      R => \addr_rd[1]_i_1__1_n_0\
    );
\line_len_d[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => resetn_out,
      I1 => line_len_changed,
      I2 => intc_if(0),
      O => line_len_1
    );
\line_len_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(0),
      Q => line_len_d(0),
      R => '0'
    );
\line_len_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(1),
      Q => line_len_d(1),
      R => '0'
    );
\line_len_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(2),
      Q => line_len_d(2),
      R => '0'
    );
\line_len_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(3),
      Q => line_len_d(3),
      R => '0'
    );
\line_len_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(4),
      Q => line_len_d(4),
      R => '0'
    );
\line_len_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(5),
      Q => line_len_d(5),
      R => '0'
    );
\line_len_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(6),
      Q => line_len_d(6),
      R => '0'
    );
\line_len_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(7),
      Q => line_len_d(7),
      R => '0'
    );
\line_len_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(8),
      Q => line_len_d(8),
      R => '0'
    );
\line_len_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(9),
      Q => line_len_d(9),
      R => '0'
    );
mem_block: entity work.design_1_v_cfa_0_0_dpram
     port map (
      Q(9 downto 0) => \addr_wr_reg__0\(9 downto 0),
      aclk => aclk,
      active_input_reg => active_input_reg,
      addr_b(9) => \addr_rd_reg_n_0_[9]\,
      addr_b(8) => \addr_rd_reg_n_0_[8]\,
      addr_b(7) => \addr_rd_reg_n_0_[7]\,
      addr_b(6) => \addr_rd_reg_n_0_[6]\,
      addr_b(5) => \addr_rd_reg_n_0_[5]\,
      addr_b(4) => \addr_rd_reg_n_0_[4]\,
      addr_b(3) => \addr_rd_reg_n_0_[3]\,
      addr_b(2) => \addr_rd_reg_n_0_[2]\,
      addr_b(1) => \addr_rd_reg_n_0_[1]\,
      addr_b(0) => \addr_rd_reg_n_0_[0]\,
      data_out_b(39 downto 0) => ram_out(39 downto 0),
      intc_if(0) => intc_if(0),
      wr_data(7 downto 0) => wr_data(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_pix_matrix__parameterized0\ is
  port (
    line_len_changed : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    eqOp0_out : out STD_LOGIC;
    G_nhood : out STD_LOGIC_VECTOR ( 55 downto 0 );
    addr_rd1 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \var_min_cols[9]_i_3\ : in STD_LOGIC;
    sync_out_reg : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    \needs_delay.shift_register_reg[29][0]__0\ : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[29][0]__0_0\ : in STD_LOGIC;
    active_g_pix_mat : in STD_LOGIC;
    we : in STD_LOGIC;
    en : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \var_min_cols[9]_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[29][0]__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_pix_matrix__parameterized0\ : entity is "pix_matrix";
end \design_1_v_cfa_0_0_pix_matrix__parameterized0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_pix_matrix__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^g_nhood\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal addr_rd0_in : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \addr_rd[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[7]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[8]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[9]\ : STD_LOGIC;
  signal \addr_wr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_7__0_n_0\ : STD_LOGIC;
  signal addr_wr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \flops[1].reg_nw2_n_0\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_1\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_2\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_3\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_4\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_5\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_6\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_7\ : STD_LOGIC;
  signal line_len_1 : STD_LOGIC;
  signal \line_len_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \^line_len_changed\ : STD_LOGIC;
  signal line_len_changed_i_1_n_0 : STD_LOGIC;
  signal \line_len_changed_i_2__0_n_0\ : STD_LOGIC;
  signal \line_len_changed_i_3__0_n_0\ : STD_LOGIC;
  signal \line_len_changed_i_4__0_n_0\ : STD_LOGIC;
  signal line_len_d : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ram_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_rd[0]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \addr_rd[2]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \addr_rd[3]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \addr_rd[4]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \addr_rd[6]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \addr_rd[7]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \addr_rd[8]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \addr_rd[9]_i_3__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \addr_wr[1]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \addr_wr[2]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \addr_wr[3]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \addr_wr[4]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \addr_wr[6]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \addr_wr[7]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \addr_wr[8]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \addr_wr[9]_i_2__0\ : label is "soft_lutpair263";
begin
  D(0) <= \^d\(0);
  G_nhood(55 downto 0) <= \^g_nhood\(55 downto 0);
  line_len_changed <= \^line_len_changed\;
\addr_rd[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      O => plusOp(0)
    );
\addr_rd[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF7F00000080"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      I1 => active_g_pix_mat,
      I2 => intc_if(0),
      I3 => \needs_delay.shift_register_reg[29][0]__0\,
      I4 => \needs_delay.shift_register_reg[29][0]__0_0\,
      I5 => \addr_rd_reg_n_0_[1]\,
      O => \addr_rd[1]_i_2__0_n_0\
    );
\addr_rd[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      I1 => \addr_rd_reg_n_0_[1]\,
      I2 => \addr_rd_reg_n_0_[2]\,
      O => plusOp(2)
    );
\addr_rd[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[1]\,
      I1 => \addr_rd_reg_n_0_[0]\,
      I2 => \addr_rd_reg_n_0_[2]\,
      I3 => \addr_rd_reg_n_0_[3]\,
      O => plusOp(3)
    );
\addr_rd[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[2]\,
      I1 => \addr_rd_reg_n_0_[0]\,
      I2 => \addr_rd_reg_n_0_[1]\,
      I3 => \addr_rd_reg_n_0_[3]\,
      I4 => \addr_rd_reg_n_0_[4]\,
      O => plusOp(4)
    );
\addr_rd[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[3]\,
      I1 => \addr_rd_reg_n_0_[1]\,
      I2 => \addr_rd_reg_n_0_[0]\,
      I3 => \addr_rd_reg_n_0_[2]\,
      I4 => \addr_rd_reg_n_0_[4]\,
      I5 => \addr_rd_reg_n_0_[5]\,
      O => plusOp(5)
    );
\addr_rd[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_rd[9]_i_5__0_n_0\,
      I1 => \addr_rd_reg_n_0_[6]\,
      O => plusOp(6)
    );
\addr_rd[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_rd[9]_i_5__0_n_0\,
      I1 => \addr_rd_reg_n_0_[6]\,
      I2 => \addr_rd_reg_n_0_[7]\,
      O => plusOp(7)
    );
\addr_rd[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[6]\,
      I1 => \addr_rd[9]_i_5__0_n_0\,
      I2 => \addr_rd_reg_n_0_[7]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      O => plusOp(8)
    );
\addr_rd[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^line_len_changed\,
      I1 => sync_out_reg,
      I2 => resetn_out,
      I3 => \needs_delay.shift_register_reg[29][0]__0_0\,
      O => addr_rd0_in(9)
    );
\addr_rd[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[7]\,
      I1 => \addr_rd[9]_i_5__0_n_0\,
      I2 => \addr_rd_reg_n_0_[6]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      I4 => \addr_rd_reg_n_0_[9]\,
      O => plusOp(9)
    );
\addr_rd[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[5]\,
      I1 => \addr_rd_reg_n_0_[3]\,
      I2 => \addr_rd_reg_n_0_[1]\,
      I3 => \addr_rd_reg_n_0_[0]\,
      I4 => \addr_rd_reg_n_0_[2]\,
      I5 => \addr_rd_reg_n_0_[4]\,
      O => \addr_rd[9]_i_5__0_n_0\
    );
\addr_rd[9]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \addr_rd[9]_i_7__0_n_0\,
      I1 => \line_len_1_reg_n_0_[9]\,
      I2 => \addr_rd_reg_n_0_[9]\,
      I3 => \addr_rd[9]_i_8__0_n_0\,
      I4 => \addr_rd[9]_i_9__0_n_0\,
      O => eqOp0_out
    );
\addr_rd[9]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      I1 => \line_len_1_reg_n_0_[0]\,
      I2 => \line_len_1_reg_n_0_[2]\,
      I3 => \addr_rd_reg_n_0_[2]\,
      I4 => \line_len_1_reg_n_0_[1]\,
      I5 => \addr_rd_reg_n_0_[1]\,
      O => \addr_rd[9]_i_7__0_n_0\
    );
\addr_rd[9]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[6]\,
      I1 => \line_len_1_reg_n_0_[6]\,
      I2 => \line_len_1_reg_n_0_[8]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      I4 => \line_len_1_reg_n_0_[7]\,
      I5 => \addr_rd_reg_n_0_[7]\,
      O => \addr_rd[9]_i_8__0_n_0\
    );
\addr_rd[9]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[3]\,
      I1 => \line_len_1_reg_n_0_[3]\,
      I2 => \line_len_1_reg_n_0_[5]\,
      I3 => \addr_rd_reg_n_0_[5]\,
      I4 => \line_len_1_reg_n_0_[4]\,
      I5 => \addr_rd_reg_n_0_[4]\,
      O => \addr_rd[9]_i_9__0_n_0\
    );
\addr_rd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(0),
      Q => \addr_rd_reg_n_0_[0]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \addr_rd[1]_i_2__0_n_0\,
      Q => \addr_rd_reg_n_0_[1]\,
      S => addr_rd1
    );
\addr_rd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(2),
      Q => \addr_rd_reg_n_0_[2]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(3),
      Q => \addr_rd_reg_n_0_[3]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(4),
      Q => \addr_rd_reg_n_0_[4]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(5),
      Q => \addr_rd_reg_n_0_[5]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(6),
      Q => \addr_rd_reg_n_0_[6]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(7),
      Q => \addr_rd_reg_n_0_[7]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(8),
      Q => \addr_rd_reg_n_0_[8]\,
      R => addr_rd0_in(9)
    );
\addr_rd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => plusOp(9),
      Q => \addr_rd_reg_n_0_[9]\,
      R => addr_rd0_in(9)
    );
\addr_wr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr_wr_reg(0),
      O => \plusOp__0\(0)
    );
\addr_wr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addr_wr_reg(0),
      I1 => addr_wr_reg(1),
      O => \plusOp__0\(1)
    );
\addr_wr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => addr_wr_reg(0),
      I1 => addr_wr_reg(1),
      I2 => addr_wr_reg(2),
      O => \plusOp__0\(2)
    );
\addr_wr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => addr_wr_reg(1),
      I1 => addr_wr_reg(0),
      I2 => addr_wr_reg(2),
      I3 => addr_wr_reg(3),
      O => \plusOp__0\(3)
    );
\addr_wr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => addr_wr_reg(2),
      I1 => addr_wr_reg(0),
      I2 => addr_wr_reg(1),
      I3 => addr_wr_reg(3),
      I4 => addr_wr_reg(4),
      O => \plusOp__0\(4)
    );
\addr_wr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => addr_wr_reg(3),
      I1 => addr_wr_reg(1),
      I2 => addr_wr_reg(0),
      I3 => addr_wr_reg(2),
      I4 => addr_wr_reg(4),
      I5 => addr_wr_reg(5),
      O => \plusOp__0\(5)
    );
\addr_wr[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_wr[9]_i_4__0_n_0\,
      I1 => addr_wr_reg(6),
      O => \plusOp__0\(6)
    );
\addr_wr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_wr[9]_i_4__0_n_0\,
      I1 => addr_wr_reg(6),
      I2 => addr_wr_reg(7),
      O => \plusOp__0\(7)
    );
\addr_wr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => addr_wr_reg(6),
      I1 => \addr_wr[9]_i_4__0_n_0\,
      I2 => addr_wr_reg(7),
      I3 => addr_wr_reg(8),
      O => \plusOp__0\(8)
    );
\addr_wr[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFFFEFEFEF"
    )
        port map (
      I0 => \^line_len_changed\,
      I1 => sync_out_reg,
      I2 => resetn_out,
      I3 => \addr_wr[9]_i_3__0_n_0\,
      I4 => intc_if(0),
      I5 => \needs_delay.shift_register_reg[29][0]__0\,
      O => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => addr_wr_reg(7),
      I1 => \addr_wr[9]_i_4__0_n_0\,
      I2 => addr_wr_reg(6),
      I3 => addr_wr_reg(8),
      I4 => addr_wr_reg(9),
      O => \plusOp__0\(9)
    );
\addr_wr[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => active_g_pix_mat,
      I1 => \addr_wr[9]_i_5__0_n_0\,
      I2 => \addr_wr[9]_i_6__0_n_0\,
      I3 => addr_wr_reg(9),
      I4 => \line_len_1_reg_n_0_[9]\,
      I5 => \addr_wr[9]_i_7__0_n_0\,
      O => \addr_wr[9]_i_3__0_n_0\
    );
\addr_wr[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addr_wr_reg(5),
      I1 => addr_wr_reg(3),
      I2 => addr_wr_reg(1),
      I3 => addr_wr_reg(0),
      I4 => addr_wr_reg(2),
      I5 => addr_wr_reg(4),
      O => \addr_wr[9]_i_4__0_n_0\
    );
\addr_wr[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => addr_wr_reg(3),
      I1 => \line_len_1_reg_n_0_[3]\,
      I2 => \line_len_1_reg_n_0_[5]\,
      I3 => addr_wr_reg(5),
      I4 => \line_len_1_reg_n_0_[4]\,
      I5 => addr_wr_reg(4),
      O => \addr_wr[9]_i_5__0_n_0\
    );
\addr_wr[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => addr_wr_reg(6),
      I1 => \line_len_1_reg_n_0_[6]\,
      I2 => \line_len_1_reg_n_0_[8]\,
      I3 => addr_wr_reg(8),
      I4 => \line_len_1_reg_n_0_[7]\,
      I5 => addr_wr_reg(7),
      O => \addr_wr[9]_i_6__0_n_0\
    );
\addr_wr[9]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => addr_wr_reg(0),
      I1 => \line_len_1_reg_n_0_[0]\,
      I2 => \line_len_1_reg_n_0_[2]\,
      I3 => addr_wr_reg(2),
      I4 => \line_len_1_reg_n_0_[1]\,
      I5 => addr_wr_reg(1),
      O => \addr_wr[9]_i_7__0_n_0\
    );
\addr_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(0),
      Q => addr_wr_reg(0),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(1),
      Q => addr_wr_reg(1),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(2),
      Q => addr_wr_reg(2),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(3),
      Q => addr_wr_reg(3),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(4),
      Q => addr_wr_reg(4),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(5),
      Q => addr_wr_reg(5),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(6),
      Q => addr_wr_reg(6),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(7),
      Q => addr_wr_reg(7),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(8),
      Q => addr_wr_reg(8),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\addr_wr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[29][0]__0_1\(0),
      D => \plusOp__0\(9),
      Q => addr_wr_reg(9),
      R => \addr_wr[9]_i_1__0_n_0\
    );
\flops[1].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized15\
     port map (
      D(31 downto 8) => ram_out(23 downto 0),
      D(7 downto 0) => wr_data(7 downto 0),
      E(0) => E(0),
      Q(31) => \flops[1].reg_nw2_n_0\,
      Q(30) => \flops[1].reg_nw2_n_1\,
      Q(29) => \flops[1].reg_nw2_n_2\,
      Q(28) => \flops[1].reg_nw2_n_3\,
      Q(27) => \flops[1].reg_nw2_n_4\,
      Q(26) => \flops[1].reg_nw2_n_5\,
      Q(25) => \flops[1].reg_nw2_n_6\,
      Q(24) => \flops[1].reg_nw2_n_7\,
      Q(23 downto 0) => \^g_nhood\(23 downto 0),
      aclk => aclk
    );
\flops[2].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized15_16\
     port map (
      D(31) => \flops[1].reg_nw2_n_0\,
      D(30) => \flops[1].reg_nw2_n_1\,
      D(29) => \flops[1].reg_nw2_n_2\,
      D(28) => \flops[1].reg_nw2_n_3\,
      D(27) => \flops[1].reg_nw2_n_4\,
      D(26) => \flops[1].reg_nw2_n_5\,
      D(25) => \flops[1].reg_nw2_n_6\,
      D(24) => \flops[1].reg_nw2_n_7\,
      D(23 downto 0) => \^g_nhood\(23 downto 0),
      E(0) => E(0),
      G_nhood(31 downto 0) => \^g_nhood\(55 downto 24),
      aclk => aclk
    );
\line_len_1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \time_control_regs[0]\(7),
      I1 => \var_min_cols[9]_i_3\,
      I2 => \time_control_regs[0]\(6),
      I3 => \time_control_regs[0]\(8),
      O => \^d\(0)
    );
\line_len_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(0),
      Q => \line_len_1_reg_n_0_[0]\,
      R => '0'
    );
\line_len_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(1),
      Q => \line_len_1_reg_n_0_[1]\,
      R => '0'
    );
\line_len_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(2),
      Q => \line_len_1_reg_n_0_[2]\,
      R => '0'
    );
\line_len_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(3),
      Q => \line_len_1_reg_n_0_[3]\,
      R => '0'
    );
\line_len_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(4),
      Q => \line_len_1_reg_n_0_[4]\,
      R => '0'
    );
\line_len_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(5),
      Q => \line_len_1_reg_n_0_[5]\,
      R => '0'
    );
\line_len_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(6),
      Q => \line_len_1_reg_n_0_[6]\,
      R => '0'
    );
\line_len_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(7),
      Q => \line_len_1_reg_n_0_[7]\,
      R => '0'
    );
\line_len_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3_0\(8),
      Q => \line_len_1_reg_n_0_[8]\,
      R => '0'
    );
\line_len_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \^d\(0),
      Q => \line_len_1_reg_n_0_[9]\,
      R => '0'
    );
line_len_changed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \line_len_changed_i_2__0_n_0\,
      I1 => \line_len_changed_i_3__0_n_0\,
      I2 => \line_len_changed_i_4__0_n_0\,
      I3 => intc_if(0),
      I4 => \needs_delay.shift_register_reg[29][0]__0\,
      O => line_len_changed_i_1_n_0
    );
\line_len_changed_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(0),
      I1 => \time_control_regs[0]\(0),
      I2 => \time_control_regs[0]\(2),
      I3 => line_len_d(2),
      I4 => \time_control_regs[0]\(1),
      I5 => line_len_d(1),
      O => \line_len_changed_i_2__0_n_0\
    );
\line_len_changed_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(6),
      I1 => \time_control_regs[0]\(6),
      I2 => \time_control_regs[0]\(8),
      I3 => line_len_d(8),
      I4 => \time_control_regs[0]\(7),
      I5 => line_len_d(7),
      O => \line_len_changed_i_3__0_n_0\
    );
\line_len_changed_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(3),
      I1 => \time_control_regs[0]\(3),
      I2 => \time_control_regs[0]\(5),
      I3 => line_len_d(5),
      I4 => \time_control_regs[0]\(4),
      I5 => line_len_d(4),
      O => \line_len_changed_i_4__0_n_0\
    );
line_len_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => line_len_changed_i_1_n_0,
      Q => \^line_len_changed\,
      R => addr_rd1
    );
\line_len_d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEFEF"
    )
        port map (
      I0 => \^line_len_changed\,
      I1 => sync_out_reg,
      I2 => resetn_out,
      I3 => \needs_delay.shift_register_reg[29][0]__0\,
      I4 => intc_if(0),
      O => line_len_1
    );
\line_len_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(0),
      Q => line_len_d(0),
      R => '0'
    );
\line_len_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(1),
      Q => line_len_d(1),
      R => '0'
    );
\line_len_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(2),
      Q => line_len_d(2),
      R => '0'
    );
\line_len_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(3),
      Q => line_len_d(3),
      R => '0'
    );
\line_len_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(4),
      Q => line_len_d(4),
      R => '0'
    );
\line_len_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(5),
      Q => line_len_d(5),
      R => '0'
    );
\line_len_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(6),
      Q => line_len_d(6),
      R => '0'
    );
\line_len_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(7),
      Q => line_len_d(7),
      R => '0'
    );
\line_len_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(8),
      Q => line_len_d(8),
      R => '0'
    );
mem_block: entity work.\design_1_v_cfa_0_0_dpram__parameterized0\
     port map (
      Q(9 downto 0) => addr_wr_reg(9 downto 0),
      aclk => aclk,
      addr_b(9) => \addr_rd_reg_n_0_[9]\,
      addr_b(8) => \addr_rd_reg_n_0_[8]\,
      addr_b(7) => \addr_rd_reg_n_0_[7]\,
      addr_b(6) => \addr_rd_reg_n_0_[6]\,
      addr_b(5) => \addr_rd_reg_n_0_[5]\,
      addr_b(4) => \addr_rd_reg_n_0_[4]\,
      addr_b(3) => \addr_rd_reg_n_0_[3]\,
      addr_b(2) => \addr_rd_reg_n_0_[2]\,
      addr_b(1) => \addr_rd_reg_n_0_[1]\,
      addr_b(0) => \addr_rd_reg_n_0_[0]\,
      data_out_b(23 downto 0) => ram_out(23 downto 0),
      en => en,
      we => we,
      wr_data(7 downto 0) => wr_data(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_pix_matrix__parameterized1\ is
  port (
    line_len_changed : out STD_LOGIC;
    eqOp0_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \muxed_br_r_reg[0]\ : out STD_LOGIC;
    RB_nhood : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \muxed_br_r_reg[2]\ : out STD_LOGIC;
    \muxed_br_l_reg[0]\ : out STD_LOGIC;
    \muxed_br_l_reg[2]\ : out STD_LOGIC;
    \muxed_br_l_reg[4]\ : out STD_LOGIC;
    \muxed_br_l_reg[6]\ : out STD_LOGIC;
    \muxed_br_l_reg[7]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    active_rb_pix_mat : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[17][0]__0\ : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[17][0]__0_0\ : in STD_LOGIC;
    en : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \var_min_cols[9]_i_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_pix_matrix__parameterized1\ : entity is "pix_matrix";
end \design_1_v_cfa_0_0_pix_matrix__parameterized1\;

architecture STRUCTURE of \design_1_v_cfa_0_0_pix_matrix__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rb_nhood\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addr_rd[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_rd[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_6__1_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_7__1_n_0\ : STD_LOGIC;
  signal \addr_rd[9]_i_8__1_n_0\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[7]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[8]\ : STD_LOGIC;
  signal \addr_rd_reg_n_0_[9]\ : STD_LOGIC;
  signal \addr_wr[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_6__1_n_0\ : STD_LOGIC;
  signal \addr_wr[9]_i_7__1_n_0\ : STD_LOGIC;
  signal addr_wr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^eqop0_out\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_1\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_2\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_3\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_4\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_5\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_6\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_7\ : STD_LOGIC;
  signal \flops[1].reg_nw2_n_8\ : STD_LOGIC;
  signal line_len_1 : STD_LOGIC;
  signal \line_len_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \line_len_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \^line_len_changed\ : STD_LOGIC;
  signal \line_len_changed_i_1__0_n_0\ : STD_LOGIC;
  signal \line_len_changed_i_2__1_n_0\ : STD_LOGIC;
  signal \line_len_changed_i_3__1_n_0\ : STD_LOGIC;
  signal \line_len_changed_i_4__1_n_0\ : STD_LOGIC;
  signal line_len_d : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ram_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_rd[0]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \addr_rd[2]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \addr_rd[3]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \addr_rd[4]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \addr_rd[6]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \addr_rd[7]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \addr_rd[8]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \addr_rd[9]_i_3__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \addr_wr[1]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \addr_wr[2]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \addr_wr[3]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \addr_wr[4]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \addr_wr[6]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \addr_wr[7]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \addr_wr[8]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \addr_wr[9]_i_2__1\ : label is "soft_lutpair272";
begin
  D(0) <= \^d\(0);
  RB_nhood(31 downto 0) <= \^rb_nhood\(31 downto 0);
  eqOp0_out <= \^eqop0_out\;
  line_len_changed <= \^line_len_changed\;
\addr_rd[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      O => plusOp(0)
    );
\addr_rd[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^line_len_changed\,
      I1 => resetn_out,
      O => \addr_rd[1]_i_1__0_n_0\
    );
\addr_rd[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF7FFF20000000"
    )
        port map (
      I0 => active_rb_pix_mat,
      I1 => \^eqop0_out\,
      I2 => intc_if(0),
      I3 => \needs_delay.shift_register_reg[17][0]__0\,
      I4 => \addr_rd_reg_n_0_[0]\,
      I5 => \addr_rd_reg_n_0_[1]\,
      O => \addr_rd[1]_i_2__1_n_0\
    );
\addr_rd[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      I1 => \addr_rd_reg_n_0_[1]\,
      I2 => \addr_rd_reg_n_0_[2]\,
      O => plusOp(2)
    );
\addr_rd[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[1]\,
      I1 => \addr_rd_reg_n_0_[0]\,
      I2 => \addr_rd_reg_n_0_[2]\,
      I3 => \addr_rd_reg_n_0_[3]\,
      O => plusOp(3)
    );
\addr_rd[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[2]\,
      I1 => \addr_rd_reg_n_0_[0]\,
      I2 => \addr_rd_reg_n_0_[1]\,
      I3 => \addr_rd_reg_n_0_[3]\,
      I4 => \addr_rd_reg_n_0_[4]\,
      O => plusOp(4)
    );
\addr_rd[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[3]\,
      I1 => \addr_rd_reg_n_0_[1]\,
      I2 => \addr_rd_reg_n_0_[0]\,
      I3 => \addr_rd_reg_n_0_[2]\,
      I4 => \addr_rd_reg_n_0_[4]\,
      I5 => \addr_rd_reg_n_0_[5]\,
      O => plusOp(5)
    );
\addr_rd[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_rd[9]_i_5__1_n_0\,
      I1 => \addr_rd_reg_n_0_[6]\,
      O => plusOp(6)
    );
\addr_rd[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_rd[9]_i_5__1_n_0\,
      I1 => \addr_rd_reg_n_0_[6]\,
      I2 => \addr_rd_reg_n_0_[7]\,
      O => plusOp(7)
    );
\addr_rd[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[6]\,
      I1 => \addr_rd[9]_i_5__1_n_0\,
      I2 => \addr_rd_reg_n_0_[7]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      O => plusOp(8)
    );
\addr_rd[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[7]\,
      I1 => \addr_rd[9]_i_5__1_n_0\,
      I2 => \addr_rd_reg_n_0_[6]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      I4 => \addr_rd_reg_n_0_[9]\,
      O => plusOp(9)
    );
\addr_rd[9]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \addr_rd[9]_i_6__1_n_0\,
      I1 => \line_len_1_reg_n_0_[9]\,
      I2 => \addr_rd_reg_n_0_[9]\,
      I3 => \addr_rd[9]_i_7__1_n_0\,
      I4 => \addr_rd[9]_i_8__1_n_0\,
      O => \^eqop0_out\
    );
\addr_rd[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[5]\,
      I1 => \addr_rd_reg_n_0_[3]\,
      I2 => \addr_rd_reg_n_0_[1]\,
      I3 => \addr_rd_reg_n_0_[0]\,
      I4 => \addr_rd_reg_n_0_[2]\,
      I5 => \addr_rd_reg_n_0_[4]\,
      O => \addr_rd[9]_i_5__1_n_0\
    );
\addr_rd[9]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[0]\,
      I1 => \line_len_1_reg_n_0_[0]\,
      I2 => \line_len_1_reg_n_0_[2]\,
      I3 => \addr_rd_reg_n_0_[2]\,
      I4 => \line_len_1_reg_n_0_[1]\,
      I5 => \addr_rd_reg_n_0_[1]\,
      O => \addr_rd[9]_i_6__1_n_0\
    );
\addr_rd[9]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[6]\,
      I1 => \line_len_1_reg_n_0_[6]\,
      I2 => \line_len_1_reg_n_0_[8]\,
      I3 => \addr_rd_reg_n_0_[8]\,
      I4 => \line_len_1_reg_n_0_[7]\,
      I5 => \addr_rd_reg_n_0_[7]\,
      O => \addr_rd[9]_i_7__1_n_0\
    );
\addr_rd[9]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \addr_rd_reg_n_0_[3]\,
      I1 => \line_len_1_reg_n_0_[3]\,
      I2 => \line_len_1_reg_n_0_[5]\,
      I3 => \addr_rd_reg_n_0_[5]\,
      I4 => \line_len_1_reg_n_0_[4]\,
      I5 => \addr_rd_reg_n_0_[4]\,
      O => \addr_rd[9]_i_8__1_n_0\
    );
\addr_rd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \addr_rd_reg_n_0_[0]\,
      R => SR(0)
    );
\addr_rd_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \addr_rd[1]_i_2__1_n_0\,
      Q => \addr_rd_reg_n_0_[1]\,
      S => \addr_rd[1]_i_1__0_n_0\
    );
\addr_rd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \addr_rd_reg_n_0_[2]\,
      R => SR(0)
    );
\addr_rd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \addr_rd_reg_n_0_[3]\,
      R => SR(0)
    );
\addr_rd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(4),
      Q => \addr_rd_reg_n_0_[4]\,
      R => SR(0)
    );
\addr_rd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(5),
      Q => \addr_rd_reg_n_0_[5]\,
      R => SR(0)
    );
\addr_rd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(6),
      Q => \addr_rd_reg_n_0_[6]\,
      R => SR(0)
    );
\addr_rd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(7),
      Q => \addr_rd_reg_n_0_[7]\,
      R => SR(0)
    );
\addr_rd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(8),
      Q => \addr_rd_reg_n_0_[8]\,
      R => SR(0)
    );
\addr_rd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(9),
      Q => \addr_rd_reg_n_0_[9]\,
      R => SR(0)
    );
\addr_wr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr_wr_reg(0),
      O => \plusOp__0\(0)
    );
\addr_wr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addr_wr_reg(0),
      I1 => addr_wr_reg(1),
      O => \plusOp__0\(1)
    );
\addr_wr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => addr_wr_reg(0),
      I1 => addr_wr_reg(1),
      I2 => addr_wr_reg(2),
      O => \plusOp__0\(2)
    );
\addr_wr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => addr_wr_reg(1),
      I1 => addr_wr_reg(0),
      I2 => addr_wr_reg(2),
      I3 => addr_wr_reg(3),
      O => \plusOp__0\(3)
    );
\addr_wr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => addr_wr_reg(2),
      I1 => addr_wr_reg(0),
      I2 => addr_wr_reg(1),
      I3 => addr_wr_reg(3),
      I4 => addr_wr_reg(4),
      O => \plusOp__0\(4)
    );
\addr_wr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => addr_wr_reg(3),
      I1 => addr_wr_reg(1),
      I2 => addr_wr_reg(0),
      I3 => addr_wr_reg(2),
      I4 => addr_wr_reg(4),
      I5 => addr_wr_reg(5),
      O => \plusOp__0\(5)
    );
\addr_wr[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \addr_wr[9]_i_4__1_n_0\,
      I1 => addr_wr_reg(6),
      O => \plusOp__0\(6)
    );
\addr_wr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \addr_wr[9]_i_4__1_n_0\,
      I1 => addr_wr_reg(6),
      I2 => addr_wr_reg(7),
      O => \plusOp__0\(7)
    );
\addr_wr[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => addr_wr_reg(6),
      I1 => \addr_wr[9]_i_4__1_n_0\,
      I2 => addr_wr_reg(7),
      I3 => addr_wr_reg(8),
      O => \plusOp__0\(8)
    );
\addr_wr[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => resetn_out,
      I1 => \^line_len_changed\,
      I2 => \addr_wr[9]_i_3__1_n_0\,
      I3 => intc_if(0),
      I4 => \needs_delay.shift_register_reg[17][0]__0\,
      O => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => addr_wr_reg(7),
      I1 => \addr_wr[9]_i_4__1_n_0\,
      I2 => addr_wr_reg(6),
      I3 => addr_wr_reg(8),
      I4 => addr_wr_reg(9),
      O => \plusOp__0\(9)
    );
\addr_wr[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => active_rb_pix_mat,
      I1 => \addr_wr[9]_i_5__1_n_0\,
      I2 => \addr_wr[9]_i_6__1_n_0\,
      I3 => addr_wr_reg(9),
      I4 => \line_len_1_reg_n_0_[9]\,
      I5 => \addr_wr[9]_i_7__1_n_0\,
      O => \addr_wr[9]_i_3__1_n_0\
    );
\addr_wr[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addr_wr_reg(5),
      I1 => addr_wr_reg(3),
      I2 => addr_wr_reg(1),
      I3 => addr_wr_reg(0),
      I4 => addr_wr_reg(2),
      I5 => addr_wr_reg(4),
      O => \addr_wr[9]_i_4__1_n_0\
    );
\addr_wr[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => addr_wr_reg(3),
      I1 => \line_len_1_reg_n_0_[3]\,
      I2 => \line_len_1_reg_n_0_[5]\,
      I3 => addr_wr_reg(5),
      I4 => \line_len_1_reg_n_0_[4]\,
      I5 => addr_wr_reg(4),
      O => \addr_wr[9]_i_5__1_n_0\
    );
\addr_wr[9]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => addr_wr_reg(6),
      I1 => \line_len_1_reg_n_0_[6]\,
      I2 => \line_len_1_reg_n_0_[8]\,
      I3 => addr_wr_reg(8),
      I4 => \line_len_1_reg_n_0_[7]\,
      I5 => addr_wr_reg(7),
      O => \addr_wr[9]_i_6__1_n_0\
    );
\addr_wr[9]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => addr_wr_reg(0),
      I1 => \line_len_1_reg_n_0_[0]\,
      I2 => \line_len_1_reg_n_0_[2]\,
      I3 => addr_wr_reg(2),
      I4 => \line_len_1_reg_n_0_[1]\,
      I5 => addr_wr_reg(1),
      O => \addr_wr[9]_i_7__1_n_0\
    );
\addr_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => addr_wr_reg(0),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => addr_wr_reg(1),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => addr_wr_reg(2),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => addr_wr_reg(3),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => addr_wr_reg(4),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => addr_wr_reg(5),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => addr_wr_reg(6),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => addr_wr_reg(7),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => addr_wr_reg(8),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\addr_wr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => addr_wr_reg(9),
      R => \addr_wr[9]_i_1__1_n_0\
    );
\flops[1].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized22\
     port map (
      D(23 downto 8) => ram_out(15 downto 0),
      D(7 downto 0) => wr_data(7 downto 0),
      Q(23) => \flops[1].reg_nw2_n_1\,
      Q(22) => \flops[1].reg_nw2_n_2\,
      Q(21) => \flops[1].reg_nw2_n_3\,
      Q(20) => \flops[1].reg_nw2_n_4\,
      Q(19) => \flops[1].reg_nw2_n_5\,
      Q(18) => \flops[1].reg_nw2_n_6\,
      Q(17) => \flops[1].reg_nw2_n_7\,
      Q(16) => \flops[1].reg_nw2_n_8\,
      Q(15 downto 0) => \^rb_nhood\(15 downto 0),
      aclk => aclk,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      en => en,
      \muxed_br_r_reg[0]\ => \muxed_br_r_reg[0]\,
      \muxed_br_r_reg[2]\ => \muxed_br_r_reg[2]\,
      \row_reg[0]\(0) => \row_reg[0]\(0)
    );
\flops[2].reg_nw2\: entity work.\design_1_v_cfa_0_0_DELAY__parameterized22_15\
     port map (
      D(15) => \flops[1].reg_nw2_n_1\,
      D(14) => \flops[1].reg_nw2_n_2\,
      D(13) => \flops[1].reg_nw2_n_3\,
      D(12) => \flops[1].reg_nw2_n_4\,
      D(11) => \flops[1].reg_nw2_n_5\,
      D(10) => \flops[1].reg_nw2_n_6\,
      D(9) => \flops[1].reg_nw2_n_7\,
      D(8) => \flops[1].reg_nw2_n_8\,
      D(7 downto 0) => \^rb_nhood\(15 downto 8),
      RB_nhood(15 downto 0) => \^rb_nhood\(31 downto 16),
      aclk => aclk,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      en => en,
      \muxed_br_l_reg[0]\ => \muxed_br_l_reg[0]\,
      \muxed_br_l_reg[2]\ => \muxed_br_l_reg[2]\,
      \muxed_br_l_reg[4]\ => \muxed_br_l_reg[4]\,
      \muxed_br_l_reg[6]\ => \muxed_br_l_reg[6]\,
      \muxed_br_l_reg[7]\ => \muxed_br_l_reg[7]\,
      \row_reg[0]\(0) => \row_reg[0]\(0)
    );
\line_len_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \^d\(0),
      Q => \line_len_1_reg_n_0_[0]\,
      R => '0'
    );
\line_len_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(0),
      Q => \line_len_1_reg_n_0_[1]\,
      R => '0'
    );
\line_len_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(1),
      Q => \line_len_1_reg_n_0_[2]\,
      R => '0'
    );
\line_len_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(2),
      Q => \line_len_1_reg_n_0_[3]\,
      R => '0'
    );
\line_len_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(3),
      Q => \line_len_1_reg_n_0_[4]\,
      R => '0'
    );
\line_len_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(4),
      Q => \line_len_1_reg_n_0_[5]\,
      R => '0'
    );
\line_len_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(5),
      Q => \line_len_1_reg_n_0_[6]\,
      R => '0'
    );
\line_len_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(6),
      Q => \line_len_1_reg_n_0_[7]\,
      R => '0'
    );
\line_len_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(7),
      Q => \line_len_1_reg_n_0_[8]\,
      R => '0'
    );
\line_len_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \var_min_cols[9]_i_3\(8),
      Q => \line_len_1_reg_n_0_[9]\,
      R => '0'
    );
\line_len_changed_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \line_len_changed_i_2__1_n_0\,
      I1 => \line_len_changed_i_3__1_n_0\,
      I2 => \line_len_changed_i_4__1_n_0\,
      I3 => intc_if(0),
      I4 => \needs_delay.shift_register_reg[17][0]__0\,
      O => \line_len_changed_i_1__0_n_0\
    );
\line_len_changed_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(0),
      I1 => \time_control_regs[0]\(0),
      I2 => \time_control_regs[0]\(2),
      I3 => line_len_d(2),
      I4 => \time_control_regs[0]\(1),
      I5 => line_len_d(1),
      O => \line_len_changed_i_2__1_n_0\
    );
\line_len_changed_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(6),
      I1 => \time_control_regs[0]\(6),
      I2 => \time_control_regs[0]\(8),
      I3 => line_len_d(8),
      I4 => \time_control_regs[0]\(7),
      I5 => line_len_d(7),
      O => \line_len_changed_i_3__1_n_0\
    );
\line_len_changed_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => line_len_d(3),
      I1 => \time_control_regs[0]\(3),
      I2 => \time_control_regs[0]\(5),
      I3 => line_len_d(5),
      I4 => \time_control_regs[0]\(4),
      I5 => line_len_d(4),
      O => \line_len_changed_i_4__1_n_0\
    );
line_len_changed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \line_len_changed_i_1__0_n_0\,
      Q => \^line_len_changed\,
      R => \addr_rd[1]_i_1__0_n_0\
    );
\line_len_d[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => resetn_out,
      I1 => \^line_len_changed\,
      I2 => \needs_delay.shift_register_reg[17][0]__0\,
      I3 => intc_if(0),
      O => line_len_1
    );
\line_len_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(0),
      Q => line_len_d(0),
      R => '0'
    );
\line_len_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(1),
      Q => line_len_d(1),
      R => '0'
    );
\line_len_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(2),
      Q => line_len_d(2),
      R => '0'
    );
\line_len_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(3),
      Q => line_len_d(3),
      R => '0'
    );
\line_len_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(4),
      Q => line_len_d(4),
      R => '0'
    );
\line_len_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(5),
      Q => line_len_d(5),
      R => '0'
    );
\line_len_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(6),
      Q => line_len_d(6),
      R => '0'
    );
\line_len_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(7),
      Q => line_len_d(7),
      R => '0'
    );
\line_len_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => line_len_1,
      D => \time_control_regs[0]\(8),
      Q => line_len_d(8),
      R => '0'
    );
mem_block: entity work.\design_1_v_cfa_0_0_dpram__parameterized1\
     port map (
      Q(9 downto 0) => addr_wr_reg(9 downto 0),
      aclk => aclk,
      addr_b(9) => \addr_rd_reg_n_0_[9]\,
      addr_b(8) => \addr_rd_reg_n_0_[8]\,
      addr_b(7) => \addr_rd_reg_n_0_[7]\,
      addr_b(6) => \addr_rd_reg_n_0_[6]\,
      addr_b(5) => \addr_rd_reg_n_0_[5]\,
      addr_b(4) => \addr_rd_reg_n_0_[4]\,
      addr_b(3) => \addr_rd_reg_n_0_[3]\,
      addr_b(2) => \addr_rd_reg_n_0_[2]\,
      addr_b(1) => \addr_rd_reg_n_0_[1]\,
      addr_b(0) => \addr_rd_reg_n_0_[0]\,
      data_out_b(15 downto 0) => ram_out(15 downto 0),
      en => en,
      \needs_delay.shift_register_reg[17][0]__0\ => \needs_delay.shift_register_reg[17][0]__0_0\,
      wr_data(7 downto 0) => wr_data(7 downto 0)
    );
\var_min_cols[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_radd_sub_sclr_no is
  port (
    s : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    a : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_radd_sub_sclr_no : entity is "radd_sub_sclr_no";
end design_1_v_cfa_0_0_radd_sub_sclr_no;

architecture STRUCTURE of design_1_v_cfa_0_0_radd_sub_sclr_no is
  signal \needs_delay.shift_register[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_5\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_6\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_7\ : STD_LOGIC;
  signal out_s : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
begin
  s(9 downto 0) <= out_s(9 downto 0);
\needs_delay.shift_register[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(7),
      I1 => DOUTBDOUT(7),
      O => \needs_delay.shift_register[1][7]_i_2_n_0\
    );
\needs_delay.shift_register[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(6),
      I1 => DOUTBDOUT(6),
      O => \needs_delay.shift_register[1][7]_i_3_n_0\
    );
\needs_delay.shift_register[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(5),
      I1 => DOUTBDOUT(5),
      O => \needs_delay.shift_register[1][7]_i_4_n_0\
    );
\needs_delay.shift_register[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(4),
      I1 => DOUTBDOUT(4),
      O => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
\needs_delay.shift_register[1][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(3),
      I1 => DOUTBDOUT(3),
      O => \needs_delay.shift_register[1][7]_i_6_n_0\
    );
\needs_delay.shift_register[1][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(2),
      I1 => DOUTBDOUT(2),
      O => \needs_delay.shift_register[1][7]_i_7_n_0\
    );
\needs_delay.shift_register[1][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => a(1),
      I1 => DOUTBDOUT(1),
      O => \needs_delay.shift_register[1][7]_i_8_n_0\
    );
\needs_delay.shift_register_reg[1][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => DOUTBDOUT(0),
      CI_TOP => '0',
      CO(7) => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(6) => \needs_delay.shift_register_reg[1][7]_i_1_n_1\,
      CO(5) => \needs_delay.shift_register_reg[1][7]_i_1_n_2\,
      CO(4) => \needs_delay.shift_register_reg[1][7]_i_1_n_3\,
      CO(3) => \NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1_n_5\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1_n_6\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1_n_7\,
      DI(7 downto 0) => a(7 downto 0),
      O(7 downto 0) => plusOp(7 downto 0),
      S(7) => \needs_delay.shift_register[1][7]_i_2_n_0\,
      S(6) => \needs_delay.shift_register[1][7]_i_3_n_0\,
      S(5) => \needs_delay.shift_register[1][7]_i_4_n_0\,
      S(4) => \needs_delay.shift_register[1][7]_i_5_n_0\,
      S(3) => \needs_delay.shift_register[1][7]_i_6_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_7_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_8_n_0\,
      S(0) => a(0)
    );
\needs_delay.shift_register_reg[1][9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => plusOp(9),
      CO(0) => \NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => a(8),
      O(7 downto 1) => \NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => plusOp(8),
      S(7 downto 1) => B"0000001",
      S(0) => a(8)
    );
reg: entity work.\design_1_v_cfa_0_0_delay_sclr__parameterized0_46\
     port map (
      Q(9 downto 0) => out_s(9 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      plusOp(9 downto 0) => plusOp(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_radd_sub_sclr_no_41 is
  port (
    s : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \block_ram.data_o_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \block_ram.data_o_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_radd_sub_sclr_no_41 : entity is "radd_sub_sclr_no";
end design_1_v_cfa_0_0_radd_sub_sclr_no_41;

architecture STRUCTURE of design_1_v_cfa_0_0_radd_sub_sclr_no_41 is
  signal \needs_delay.shift_register[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_5\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_6\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_7\ : STD_LOGIC;
  signal out_s : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
begin
  s(9 downto 0) <= out_s(9 downto 0);
\needs_delay.shift_register[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_ram.data_o_reg_0\(7),
      I1 => \block_ram.data_o_reg\(7),
      O => \needs_delay.shift_register[1][7]_i_2_n_0\
    );
\needs_delay.shift_register[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_ram.data_o_reg_0\(6),
      I1 => \block_ram.data_o_reg\(6),
      O => \needs_delay.shift_register[1][7]_i_3_n_0\
    );
\needs_delay.shift_register[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_ram.data_o_reg_0\(5),
      I1 => \block_ram.data_o_reg\(5),
      O => \needs_delay.shift_register[1][7]_i_4_n_0\
    );
\needs_delay.shift_register[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_ram.data_o_reg_0\(4),
      I1 => \block_ram.data_o_reg\(4),
      O => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
\needs_delay.shift_register[1][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_ram.data_o_reg_0\(3),
      I1 => \block_ram.data_o_reg\(3),
      O => \needs_delay.shift_register[1][7]_i_6_n_0\
    );
\needs_delay.shift_register[1][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_ram.data_o_reg_0\(2),
      I1 => \block_ram.data_o_reg\(2),
      O => \needs_delay.shift_register[1][7]_i_7_n_0\
    );
\needs_delay.shift_register[1][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_ram.data_o_reg_0\(1),
      I1 => \block_ram.data_o_reg\(1),
      O => \needs_delay.shift_register[1][7]_i_8_n_0\
    );
\needs_delay.shift_register_reg[1][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \block_ram.data_o_reg\(0),
      CI_TOP => '0',
      CO(7) => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(6) => \needs_delay.shift_register_reg[1][7]_i_1_n_1\,
      CO(5) => \needs_delay.shift_register_reg[1][7]_i_1_n_2\,
      CO(4) => \needs_delay.shift_register_reg[1][7]_i_1_n_3\,
      CO(3) => \NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1_n_5\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1_n_6\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1_n_7\,
      DI(7 downto 0) => \block_ram.data_o_reg_0\(7 downto 0),
      O(7 downto 0) => plusOp(7 downto 0),
      S(7) => \needs_delay.shift_register[1][7]_i_2_n_0\,
      S(6) => \needs_delay.shift_register[1][7]_i_3_n_0\,
      S(5) => \needs_delay.shift_register[1][7]_i_4_n_0\,
      S(4) => \needs_delay.shift_register[1][7]_i_5_n_0\,
      S(3) => \needs_delay.shift_register[1][7]_i_6_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_7_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_8_n_0\,
      S(0) => \block_ram.data_o_reg_0\(0)
    );
\needs_delay.shift_register_reg[1][9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => plusOp(9),
      CO(0) => \NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => plusOp(8),
      S(7 downto 1) => B"0000001",
      S(0) => \block_ram.data_o_reg\(8)
    );
reg: entity work.\design_1_v_cfa_0_0_delay_sclr__parameterized0\
     port map (
      Q(9 downto 0) => out_s(9 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      plusOp(9 downto 0) => plusOp(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_radd_sub_sclr_no__parameterized0\ is
  port (
    s : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \needs_delay.shift_register_reg[1][9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \needs_delay.shift_register_reg[1][9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_radd_sub_sclr_no__parameterized0\ : entity is "radd_sub_sclr_no";
end \design_1_v_cfa_0_0_radd_sub_sclr_no__parameterized0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_radd_sub_sclr_no__parameterized0\ is
  signal \needs_delay.shift_register[1][10]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][10]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][10]_i_1_n_7\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_5\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_6\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[1][7]_i_1_n_7\ : STD_LOGIC;
  signal out_s : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of out_s : signal is "true";
  attribute USE_DSP : string;
  attribute USE_DSP of out_s : signal is "no";
  signal plusOp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  s(10 downto 0) <= out_s(10 downto 0);
\needs_delay.shift_register[1][10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(9),
      I1 => \needs_delay.shift_register_reg[1][9]\(9),
      O => \needs_delay.shift_register[1][10]_i_2_n_0\
    );
\needs_delay.shift_register[1][10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(8),
      I1 => \needs_delay.shift_register_reg[1][9]\(8),
      O => \needs_delay.shift_register[1][10]_i_3_n_0\
    );
\needs_delay.shift_register[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(7),
      I1 => \needs_delay.shift_register_reg[1][9]\(7),
      O => \needs_delay.shift_register[1][7]_i_2_n_0\
    );
\needs_delay.shift_register[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(6),
      I1 => \needs_delay.shift_register_reg[1][9]\(6),
      O => \needs_delay.shift_register[1][7]_i_3_n_0\
    );
\needs_delay.shift_register[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(5),
      I1 => \needs_delay.shift_register_reg[1][9]\(5),
      O => \needs_delay.shift_register[1][7]_i_4_n_0\
    );
\needs_delay.shift_register[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(4),
      I1 => \needs_delay.shift_register_reg[1][9]\(4),
      O => \needs_delay.shift_register[1][7]_i_5_n_0\
    );
\needs_delay.shift_register[1][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(3),
      I1 => \needs_delay.shift_register_reg[1][9]\(3),
      O => \needs_delay.shift_register[1][7]_i_6_n_0\
    );
\needs_delay.shift_register[1][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(2),
      I1 => \needs_delay.shift_register_reg[1][9]\(2),
      O => \needs_delay.shift_register[1][7]_i_7_n_0\
    );
\needs_delay.shift_register[1][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[1][9]_0\(1),
      I1 => \needs_delay.shift_register_reg[1][9]\(1),
      O => \needs_delay.shift_register[1][7]_i_8_n_0\
    );
\needs_delay.shift_register_reg[1][10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => plusOp(10),
      CO(1) => \NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \needs_delay.shift_register_reg[1][10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \needs_delay.shift_register_reg[1][9]_0\(9 downto 8),
      O(7 downto 2) => \NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => plusOp(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \needs_delay.shift_register[1][10]_i_2_n_0\,
      S(0) => \needs_delay.shift_register[1][10]_i_3_n_0\
    );
\needs_delay.shift_register_reg[1][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \needs_delay.shift_register_reg[1][9]\(0),
      CI_TOP => '0',
      CO(7) => \needs_delay.shift_register_reg[1][7]_i_1_n_0\,
      CO(6) => \needs_delay.shift_register_reg[1][7]_i_1_n_1\,
      CO(5) => \needs_delay.shift_register_reg[1][7]_i_1_n_2\,
      CO(4) => \needs_delay.shift_register_reg[1][7]_i_1_n_3\,
      CO(3) => \NLW_needs_delay.shift_register_reg[1][7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \needs_delay.shift_register_reg[1][7]_i_1_n_5\,
      CO(1) => \needs_delay.shift_register_reg[1][7]_i_1_n_6\,
      CO(0) => \needs_delay.shift_register_reg[1][7]_i_1_n_7\,
      DI(7 downto 0) => \needs_delay.shift_register_reg[1][9]_0\(7 downto 0),
      O(7 downto 0) => plusOp(7 downto 0),
      S(7) => \needs_delay.shift_register[1][7]_i_2_n_0\,
      S(6) => \needs_delay.shift_register[1][7]_i_3_n_0\,
      S(5) => \needs_delay.shift_register[1][7]_i_4_n_0\,
      S(4) => \needs_delay.shift_register[1][7]_i_5_n_0\,
      S(3) => \needs_delay.shift_register[1][7]_i_6_n_0\,
      S(2) => \needs_delay.shift_register[1][7]_i_7_n_0\,
      S(1) => \needs_delay.shift_register[1][7]_i_8_n_0\,
      S(0) => \needs_delay.shift_register_reg[1][9]_0\(0)
    );
reg: entity work.\design_1_v_cfa_0_0_delay_sclr__parameterized1\
     port map (
      Q(10 downto 0) => out_s(10 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      plusOp(10 downto 0) => plusOp(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_cfa_0_0_reciprocal__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    aclk : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_cfa_0_0_reciprocal__parameterized0\ : entity is "reciprocal";
end \design_1_v_cfa_0_0_reciprocal__parameterized0\;

architecture STRUCTURE of \design_1_v_cfa_0_0_reciprocal__parameterized0\ is
  signal \block_ram.data_o_reg__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_block_ram.data_o_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_block_ram.data_o_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_block_ram.data_o_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_block_ram.data_o_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_block_ram.data_o_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \block_ram.data_o_reg\ : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \block_ram.data_o_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \block_ram.data_o_reg\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \block_ram.data_o_reg\ : label is 36864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \block_ram.data_o_reg\ : label is "block_ram.data_o";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \block_ram.data_o_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \block_ram.data_o_reg\ : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \block_ram.data_o_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \block_ram.data_o_reg\ : label is 17;
begin
\block_ram.data_o_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"000000000000000000000000000000000000000000000000000000000000005F",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"444449244EC455555D17666671C77FFF9249AAAACCCCFFFF5555FFFFFFFFFFFF",
      INIT_01 => X"21082222234F249225ED276228F52AAA2C852E8B30C3333335E538E33C3C3FFF",
      INIT_02 => X"15C9164216C1174517D0186118F919991A411AF21BAC1C711D411E1E1F071FFF",
      INIT_03 => X"1041108410C91111115B11A711F71249129E12F6135213B11414147A14E51555",
      INIT_04 => X"0CF60D200D4C0D790DA70DD60E070E380E6C0EA00ED70F0F0F480F830FC00FFF",
      INIT_05 => X"0AC70AE40B020B210B400B600B810BA20BC50BE80C0C0C300C560C7C0CA40CCC",
      INIT_06 => X"0939094F0964097B099109A909C009D809F10A0A0A230A3D0A570A720A8E0AAA",
      INIT_07 => X"08100820083108420853086408760888089A08AD08C008D308E708FB090F0924",
      INIT_08 => X"0729073607430750075D076B07790787079507A407B307C107D107E007F007FF",
      INIT_09 => X"0670067B06850690069B06A606B106BC06C806D306DF06EB06F70703070F071C",
      INIT_0A => X"05D905E205EB05F405FD0606060F06180621062B0634063E06480652065C0666",
      INIT_0B => X"055C0563056B05720579058105880590059805A005A805B005B805C005C905D1",
      INIT_0C => X"04F204F804FE0505050B05110518051E0525052B0532053905400547054E0555",
      INIT_0D => X"0497049C04A204A704AD04B204B804BD04C304C804CE04D404DA04E004E604EC",
      INIT_0E => X"0448044D04520456045B046004650469046E04730478047D04820487048D0492",
      INIT_0F => X"04040408040C041004140418041C042104250429042D04320436043B043F0444",
      INIT_10 => X"03C703CA03CE03D203D503D903DD03E003E403E803EC03F003F403F803FC03FF",
      INIT_11 => X"039103940397039B039E03A103A403A803AB03AE03B203B503B903BC03C003C3",
      INIT_12 => X"0361036403660369036C036F037203750378037B037E038103840387038B038E",
      INIT_13 => X"03350338033A033D0340034203450348034A034D0350035303550358035B035E",
      INIT_14 => X"030E0310031303150317031A031C031F0321032403260329032B032E03300333",
      INIT_15 => X"02EA02EC02EF02F102F302F502F702FA02FC02FE03000303030503070309030C",
      INIT_16 => X"02CA02CC02CE02D002D202D402D602D802DA02DC02DE02E002E202E402E602E8",
      INIT_17 => X"02AC02AE02B002B102B302B502B702B902BB02BC02BE02C002C202C402C602C8",
      INIT_18 => X"029102920294029502970299029B029C029E02A002A102A302A502A702A802AA",
      INIT_19 => X"02770279027A027C027D027F028002820284028502870288028A028C028D028F",
      INIT_1A => X"0260026102630264026502670268026A026B026D026E02700271027302740276",
      INIT_1B => X"024A024B024D024E024F0251025202530255025602570259025A025C025D025E",
      INIT_1C => X"0236023702380239023B023C023D023E02400241024202430245024602470249",
      INIT_1D => X"022302240225022602270229022A022B022C022D022E02300231023202330234",
      INIT_1E => X"02110212021302140215021602180219021A021B021C021D021E021F02200222",
      INIT_1F => X"020102020203020402050206020702080209020A020B020C020D020E020F0210",
      INIT_20 => X"01F101F201F301F401F501F601F701F801F901FA01FB01FC01FD01FE01FF01FF",
      INIT_21 => X"01E201E301E401E501E601E701E801E901E901EA01EB01EC01ED01EE01EF01F0",
      INIT_22 => X"01D401D501D601D701D801D901DA01DA01DB01DC01DD01DE01DF01E001E001E1",
      INIT_23 => X"01C701C801C901CA01CB01CB01CC01CD01CE01CF01CF01D001D101D201D301D4",
      INIT_24 => X"01BB01BC01BD01BD01BE01BF01C001C001C101C201C301C301C401C501C601C7",
      INIT_25 => X"01AF01B001B101B201B201B301B401B401B501B601B701B701B801B901BA01BA",
      INIT_26 => X"01A401A501A601A601A701A801A801A901AA01AA01AB01AC01AD01AD01AE01AF",
      INIT_27 => X"019A019A019B019C019C019D019E019E019F01A001A001A101A201A201A301A4",
      INIT_28 => X"0190019001910192019201930193019401950195019601970197019801980199",
      INIT_29 => X"018601870187018801890189018A018A018B018B018C018D018D018E018F018F",
      INIT_2A => X"017D017E017E017F017F01800180018101820182018301830184018401850186",
      INIT_2B => X"0174017501750176017701770178017801790179017A017A017B017B017C017D",
      INIT_2C => X"016C016D016D016E016E016F016F017001700171017101720172017301730174",
      INIT_2D => X"01640165016501660166016701670168016801690169016A016A016B016B016C",
      INIT_2E => X"015D015D015D015E015E015F015F016001600161016101620162016301630164",
      INIT_2F => X"0155015601560157015701580158015801590159015A015A015B015B015C015C",
      INIT_30 => X"014E014F014F0150015001500151015101520152015301530154015401540155",
      INIT_31 => X"01480148014801490149014A014A014A014B014B014C014C014D014D014D014E",
      INIT_32 => X"0141014201420142014301430144014401440145014501460146014601470147",
      INIT_33 => X"013B013B013C013C013C013D013D013E013E013E013F013F0140014001400141",
      INIT_34 => X"0135013501360136013601370137013801380138013901390139013A013A013B",
      INIT_35 => X"012F013001300130013101310131013201320132013301330134013401340135",
      INIT_36 => X"012A012A012A012B012B012B012C012C012C012D012D012E012E012E012F012F",
      INIT_37 => X"0124012501250125012601260126012701270127012801280128012901290129",
      INIT_38 => X"011F012001200120012101210121012101220122012201230123012301240124",
      INIT_39 => X"011A011B011B011B011C011C011C011C011D011D011D011E011E011E011F011F",
      INIT_3A => X"01150116011601160117011701170118011801180118011901190119011A011A",
      INIT_3B => X"0111011101110112011201120113011301130113011401140114011501150115",
      INIT_3C => X"010C010D010D010D010D010E010E010E010F010F010F010F0110011001100111",
      INIT_3D => X"010801080109010901090109010A010A010A010A010B010B010B010C010C010C",
      INIT_3E => X"0104010401040105010501050105010601060106010601070107010701070108",
      INIT_3F => X"0100010001000101010101010101010201020102010201030103010301030104",
      INIT_40 => X"00FC00FC00FC00FD00FD00FD00FD00FE00FE00FE00FE00FF00FF00FF00FF00FF",
      INIT_41 => X"00F800F800F800F900F900F900F900FA00FA00FA00FA00FB00FB00FB00FB00FC",
      INIT_42 => X"00F400F400F500F500F500F500F600F600F600F600F700F700F700F700F800F8",
      INIT_43 => X"00F100F100F100F100F200F200F200F200F200F300F300F300F300F400F400F4",
      INIT_44 => X"00ED00ED00EE00EE00EE00EE00EE00EF00EF00EF00EF00F000F000F000F000F0",
      INIT_45 => X"00EA00EA00EA00EA00EB00EB00EB00EB00EB00EC00EC00EC00EC00ED00ED00ED",
      INIT_46 => X"00E600E700E700E700E700E700E800E800E800E800E900E900E900E900E900EA",
      INIT_47 => X"00E300E300E400E400E400E400E400E500E500E500E500E500E600E600E600E6",
      INIT_48 => X"00E000E000E100E100E100E100E100E100E200E200E200E200E200E300E300E3",
      INIT_49 => X"00DD00DD00DD00DE00DE00DE00DE00DE00DF00DF00DF00DF00DF00E000E000E0",
      INIT_4A => X"00DA00DA00DB00DB00DB00DB00DB00DB00DC00DC00DC00DC00DC00DD00DD00DD",
      INIT_4B => X"00D700D700D800D800D800D800D800D900D900D900D900D900D900DA00DA00DA",
      INIT_4C => X"00D400D500D500D500D500D500D500D600D600D600D600D600D700D700D700D7",
      INIT_4D => X"00D200D200D200D200D200D300D300D300D300D300D300D400D400D400D400D4",
      INIT_4E => X"00CF00CF00CF00D000D000D000D000D000D000D100D100D100D100D100D100D2",
      INIT_4F => X"00CC00CD00CD00CD00CD00CD00CD00CE00CE00CE00CE00CE00CE00CF00CF00CF",
      INIT_50 => X"00CA00CA00CA00CA00CB00CB00CB00CB00CB00CB00CC00CC00CC00CC00CC00CC",
      INIT_51 => X"00C700C800C800C800C800C800C800C900C900C900C900C900C900C900CA00CA",
      INIT_52 => X"00C500C500C500C500C600C600C600C600C600C600C700C700C700C700C700C7",
      INIT_53 => X"00C300C300C300C300C300C300C400C400C400C400C400C400C400C500C500C5",
      INIT_54 => X"00C000C100C100C100C100C100C100C100C200C200C200C200C200C200C200C3",
      INIT_55 => X"00BE00BE00BE00BF00BF00BF00BF00BF00BF00BF00C000C000C000C000C000C0",
      INIT_56 => X"00BC00BC00BC00BC00BD00BD00BD00BD00BD00BD00BD00BD00BE00BE00BE00BE",
      INIT_57 => X"00BA00BA00BA00BA00BA00BA00BB00BB00BB00BB00BB00BB00BB00BC00BC00BC",
      INIT_58 => X"00B800B800B800B800B800B800B800B900B900B900B900B900B900B900BA00BA",
      INIT_59 => X"00B600B600B600B600B600B600B600B700B700B700B700B700B700B700B700B8",
      INIT_5A => X"00B400B400B400B400B400B400B400B500B500B500B500B500B500B500B500B6",
      INIT_5B => X"00B200B200B200B200B200B200B200B300B300B300B300B300B300B300B300B4",
      INIT_5C => X"00B000B000B000B000B000B000B100B100B100B100B100B100B100B100B100B2",
      INIT_5D => X"00AE00AE00AE00AE00AE00AE00AF00AF00AF00AF00AF00AF00AF00AF00B000B0",
      INIT_5E => X"00AC00AC00AC00AC00AD00AD00AD00AD00AD00AD00AD00AD00AD00AE00AE00AE",
      INIT_5F => X"00AA00AA00AB00AB00AB00AB00AB00AB00AB00AB00AB00AC00AC00AC00AC00AC",
      INIT_60 => X"00A900A900A900A900A900A900A900A900A900AA00AA00AA00AA00AA00AA00AA",
      INIT_61 => X"00A700A700A700A700A700A700A700A800A800A800A800A800A800A800A800A8",
      INIT_62 => X"00A500A500A500A500A600A600A600A600A600A600A600A600A600A600A700A7",
      INIT_63 => X"00A300A400A400A400A400A400A400A400A400A400A400A500A500A500A500A5",
      INIT_64 => X"00A200A200A200A200A200A200A200A300A300A300A300A300A300A300A300A3",
      INIT_65 => X"00A000A000A000A100A100A100A100A100A100A100A100A100A100A200A200A2",
      INIT_66 => X"009F009F009F009F009F009F009F009F009F00A000A000A000A000A000A000A0",
      INIT_67 => X"009D009D009D009D009E009E009E009E009E009E009E009E009E009E009E009F",
      INIT_68 => X"009C009C009C009C009C009C009C009C009C009C009D009D009D009D009D009D",
      INIT_69 => X"009A009A009A009A009B009B009B009B009B009B009B009B009B009B009B009C",
      INIT_6A => X"009900990099009900990099009900990099009A009A009A009A009A009A009A",
      INIT_6B => X"0097009700970098009800980098009800980098009800980098009800990099",
      INIT_6C => X"0096009600960096009600960096009700970097009700970097009700970097",
      INIT_6D => X"0095009500950095009500950095009500950095009500950096009600960096",
      INIT_6E => X"0093009300930093009400940094009400940094009400940094009400940094",
      INIT_6F => X"0092009200920092009200920092009200930093009300930093009300930093",
      INIT_70 => X"0091009100910091009100910091009100910091009100910092009200920092",
      INIT_71 => X"008F008F008F0090009000900090009000900090009000900090009000900090",
      INIT_72 => X"008E008E008E008E008E008E008F008F008F008F008F008F008F008F008F008F",
      INIT_73 => X"008D008D008D008D008D008D008D008D008D008E008E008E008E008E008E008E",
      INIT_74 => X"008C008C008C008C008C008C008C008C008C008C008C008C008D008D008D008D",
      INIT_75 => X"008A008A008B008B008B008B008B008B008B008B008B008B008B008B008B008C",
      INIT_76 => X"0089008900890089008A008A008A008A008A008A008A008A008A008A008A008A",
      INIT_77 => X"0088008800880088008800880089008900890089008900890089008900890089",
      INIT_78 => X"0087008700870087008700870087008700880088008800880088008800880088",
      INIT_79 => X"0086008600860086008600860086008600860086008700870087008700870087",
      INIT_7A => X"0085008500850085008500850085008500850085008500860086008600860086",
      INIT_7B => X"0084008400840084008400840084008400840084008400840085008500850085",
      INIT_7C => X"0083008300830083008300830083008300830083008300830083008300840084",
      INIT_7D => X"0082008200820082008200820082008200820082008200820082008200830083",
      INIT_7E => X"0081008100810081008100810081008100810081008100810081008100810082",
      INIT_7F => X"0080008000800080008000800080008000800080008000800080008000800081",
      INIT_A => X"00003FFFF",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => \out\(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_block_ram.data_o_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_block_ram.data_o_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_block_ram.data_o_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_block_ram.data_o_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000001111111111111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0011",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 16) => \NLW_block_ram.data_o_reg_DOUTADOUT_UNCONNECTED\(31 downto 16),
      DOUTADOUT(15 downto 0) => \block_ram.data_o_reg__0\(15 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_block_ram.data_o_reg_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 2) => \NLW_block_ram.data_o_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 2),
      DOUTPADOUTP(1 downto 0) => \block_ram.data_o_reg__0\(17 downto 16),
      DOUTPBDOUTP(3 downto 0) => \NLW_block_ram.data_o_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_block_ram.data_o_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => intc_if(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_block_ram.data_o_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_block_ram.data_o_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\need_delay.reg_a\: entity work.\design_1_v_cfa_0_0_delay_sclr__parameterized2_45\
     port map (
      D(17 downto 0) => \block_ram.data_o_reg__0\(17 downto 0),
      Q(17 downto 0) => Q(17 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_synch_fifo is
  port (
    empty_match_reg_0 : out STD_LOGIC;
    empty_match_reg_1 : out STD_LOGIC;
    s_axis_tready_int_reg : out STD_LOGIC;
    \col_cnt_reg[12]\ : out STD_LOGIC;
    \word_count_reg[4]_0\ : out STD_LOGIC;
    eol_late_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    reg_update : out STD_LOGIC;
    aclk : in STD_LOGIC;
    sclr : in STD_LOGIC;
    fifo_rd_i_reg : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    s_axis_tready_int_reg_0 : in STD_LOGIC;
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_fifo_reset : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_synch_fifo : entity is "synch_fifo";
end design_1_v_cfa_0_0_synch_fifo;

architecture STRUCTURE of design_1_v_cfa_0_0_synch_fifo is
  signal addra : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal depth_match_i_1_n_0 : STD_LOGIC;
  signal depth_match_i_2_n_0 : STD_LOGIC;
  signal depth_match_i_3_n_0 : STD_LOGIC;
  signal depth_match_reg_n_0 : STD_LOGIC;
  signal empty_match_i_1_n_0 : STD_LOGIC;
  signal \^empty_match_reg_0\ : STD_LOGIC;
  signal \^empty_match_reg_1\ : STD_LOGIC;
  signal mem1_n_4 : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_ptr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wen : STD_LOGIC;
  signal \word_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \word_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \word_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \^word_count_reg[4]_0\ : STD_LOGIC;
  signal \word_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \word_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \word_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \word_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \word_count_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of depth_match_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of empty_match_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \word_count[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \word_count[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \word_count[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \word_count[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \write_ptr[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1\ : label is "soft_lutpair24";
begin
  empty_match_reg_0 <= \^empty_match_reg_0\;
  empty_match_reg_1 <= \^empty_match_reg_1\;
  \word_count_reg[4]_0\ <= \^word_count_reg[4]_0\;
\col_cnt[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^empty_match_reg_0\,
      I1 => \word_count_reg_n_0_[2]\,
      I2 => \word_count_reg_n_0_[3]\,
      I3 => \word_count_reg_n_0_[1]\,
      I4 => \word_count_reg_n_0_[4]\,
      I5 => fifo_rd_i_reg,
      O => \col_cnt_reg[12]\
    );
depth_match_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAF010000000000"
    )
        port map (
      I0 => depth_match_i_2_n_0,
      I1 => depth_match_i_3_n_0,
      I2 => \word_count_reg_n_0_[0]\,
      I3 => fifo_rd_i_reg,
      I4 => depth_match_reg_n_0,
      I5 => resetn_out,
      O => depth_match_i_1_n_0
    );
depth_match_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \word_count_reg_n_0_[4]\,
      I1 => \word_count_reg_n_0_[1]\,
      I2 => \word_count_reg_n_0_[3]\,
      I3 => \word_count_reg_n_0_[2]\,
      O => depth_match_i_2_n_0
    );
depth_match_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => s_axis_video_tvalid,
      I1 => s_axis_tready_int_reg_0,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => resetn_out,
      O => depth_match_i_3_n_0
    );
depth_match_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => depth_match_i_1_n_0,
      Q => depth_match_reg_n_0,
      R => '0'
    );
empty_match_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEE0008"
    )
        port map (
      I0 => \word_count_reg_n_0_[0]\,
      I1 => depth_match_i_3_n_0,
      I2 => fifo_rd_i_reg,
      I3 => \^empty_match_reg_1\,
      I4 => \^empty_match_reg_0\,
      O => empty_match_i_1_n_0
    );
empty_match_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \word_count_reg_n_0_[2]\,
      I1 => \word_count_reg_n_0_[3]\,
      I2 => \word_count_reg_n_0_[1]\,
      I3 => \word_count_reg_n_0_[4]\,
      O => \^empty_match_reg_1\
    );
empty_match_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => empty_match_i_1_n_0,
      Q => \^empty_match_reg_0\,
      S => sclr
    );
mem1: entity work.design_1_v_cfa_0_0_dp_ram
     port map (
      D(3 downto 0) => addrb(3 downto 0),
      E(0) => wen,
      Q(3 downto 0) => \read_ptr_reg__0\(3 downto 0),
      aclk => aclk,
      aclken => aclken,
      da(9 downto 0) => da(9 downto 0),
      depth_match_reg => depth_match_reg_n_0,
      empty_match_reg => \^empty_match_reg_0\,
      eol_late_i_reg => eol_late_i_reg,
      fifo_rd_i_reg => fifo_rd_i_reg,
      \genr_control_regs[0]\(1 downto 0) => \genr_control_regs[0]\(1 downto 0),
      in_fifo_reset => in_fifo_reset,
      \read_ptr_reg[0]\ => mem1_n_4,
      reg_update => reg_update,
      resetn_out => resetn_out,
      s_axis_tready_int_reg => s_axis_tready_int_reg_0,
      s_axis_video_tvalid => s_axis_video_tvalid,
      sof_late_i_reg(9 downto 0) => Q(9 downto 0),
      \word_count_reg[4]\ => \^word_count_reg[4]_0\,
      \write_ptr_reg[3]\(3 downto 0) => addra(3 downto 0)
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => addrb(0),
      Q => \read_ptr_reg__0\(0),
      S => sclr
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => addrb(1),
      Q => \read_ptr_reg__0\(1),
      S => sclr
    );
\read_ptr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => addrb(2),
      Q => \read_ptr_reg__0\(2),
      S => sclr
    );
\read_ptr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => addrb(3),
      Q => \read_ptr_reg__0\(3),
      S => sclr
    );
s_axis_tready_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \word_count_reg_n_0_[4]\,
      I1 => \word_count_reg_n_0_[1]\,
      I2 => \word_count_reg_n_0_[3]\,
      I3 => \word_count_reg_n_0_[2]\,
      O => s_axis_tready_int_reg
    );
\word_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \word_count_reg_n_0_[0]\,
      O => \word_count[0]_i_1_n_0\
    );
\word_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \word_count_reg_n_0_[0]\,
      I1 => \word_count[4]_i_3_n_0\,
      I2 => \word_count_reg_n_0_[1]\,
      O => \word_count[1]_i_1_n_0\
    );
\word_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \word_count[4]_i_3_n_0\,
      I1 => \word_count_reg_n_0_[0]\,
      I2 => \word_count_reg_n_0_[1]\,
      I3 => \word_count_reg_n_0_[2]\,
      O => \word_count[2]_i_1_n_0\
    );
\word_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \word_count_reg_n_0_[0]\,
      I1 => \word_count_reg_n_0_[1]\,
      I2 => \word_count[4]_i_3_n_0\,
      I3 => \word_count_reg_n_0_[2]\,
      I4 => \word_count_reg_n_0_[3]\,
      O => \word_count[3]_i_1_n_0\
    );
\word_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => s_axis_video_tvalid,
      I1 => s_axis_tready_int_reg_0,
      I2 => \^word_count_reg[4]_0\,
      I3 => depth_match_reg_n_0,
      I4 => mem1_n_4,
      O => \word_count[4]_i_1_n_0\
    );
\word_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \word_count_reg_n_0_[4]\,
      I1 => \word_count_reg_n_0_[3]\,
      I2 => \word_count_reg_n_0_[0]\,
      I3 => \word_count_reg_n_0_[1]\,
      I4 => \word_count[4]_i_3_n_0\,
      I5 => \word_count_reg_n_0_[2]\,
      O => \word_count[4]_i_2_n_0\
    );
\word_count[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axis_video_tvalid,
      I1 => s_axis_tready_int_reg_0,
      I2 => \^word_count_reg[4]_0\,
      I3 => resetn_out,
      I4 => depth_match_reg_n_0,
      I5 => mem1_n_4,
      O => \word_count[4]_i_3_n_0\
    );
\word_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[0]_i_1_n_0\,
      Q => \word_count_reg_n_0_[0]\,
      R => sclr
    );
\word_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[1]_i_1_n_0\,
      Q => \word_count_reg_n_0_[1]\,
      R => sclr
    );
\word_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[2]_i_1_n_0\,
      Q => \word_count_reg_n_0_[2]\,
      R => sclr
    );
\word_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[3]_i_1_n_0\,
      Q => \word_count_reg_n_0_[3]\,
      R => sclr
    );
\word_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \word_count[4]_i_1_n_0\,
      D => \word_count[4]_i_2_n_0\,
      Q => \word_count_reg_n_0_[4]\,
      R => sclr
    );
\write_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(0),
      O => \plusOp__0\(0)
    );
\write_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      O => \plusOp__0\(1)
    );
\write_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => \plusOp__0\(2)
    );
\write_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => addra(3),
      I1 => addra(1),
      I2 => addra(0),
      I3 => addra(2),
      O => \plusOp__0\(3)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => wen,
      D => \plusOp__0\(0),
      Q => addra(0),
      R => sclr
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => wen,
      D => \plusOp__0\(1),
      Q => addra(1),
      R => sclr
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => wen,
      D => \plusOp__0\(2),
      Q => addra(2),
      R => sclr
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => wen,
      D => \plusOp__0\(3),
      Q => addra(3),
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_synch_fifo_fallthru is
  port (
    \write_ptr_int_reg[0]_0\ : out STD_LOGIC;
    pixel_cnt_tc_reg : out STD_LOGIC;
    fifo_rd_i_reg : out STD_LOGIC;
    active_delay_i : out STD_LOGIC;
    col_cnt : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    O52 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sclr : in STD_LOGIC;
    aclk : in STD_LOGIC;
    wen : in STD_LOGIC;
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_tready : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    aclken_0 : in STD_LOGIC;
    empty_match_reg : in STD_LOGIC;
    empty_match_reg_0 : in STD_LOGIC;
    \col_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_cnt_reg[12]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wr_i : in STD_LOGIC;
    core_d_out : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    da : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_synch_fifo_fallthru : entity is "synch_fifo_fallthru";
end design_1_v_cfa_0_0_synch_fifo_fallthru;

architecture STRUCTURE of design_1_v_cfa_0_0_synch_fifo_fallthru is
  signal L : STD_LOGIC_VECTOR ( 1 to 4 );
  signal axi_fifo_empty : STD_LOGIC;
  signal \col_cnt[12]_i_11_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_12_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_14_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \col_cnt[12]_i_7_n_0\ : STD_LOGIC;
  signal empty_int_i_1_n_0 : STD_LOGIC;
  signal empty_int_i_2_n_0 : STD_LOGIC;
  signal empty_int_i_3_n_0 : STD_LOGIC;
  signal empty_int_i_4_n_0 : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal \^fifo_rd_i_reg\ : STD_LOGIC;
  signal full_int_i_2_n_0 : STD_LOGIC;
  signal full_int_i_3_n_0 : STD_LOGIC;
  signal full_int_i_4_n_0 : STD_LOGIC;
  signal mem1_n_0 : STD_LOGIC;
  signal mem1_n_1 : STD_LOGIC;
  signal mem1_n_2 : STD_LOGIC;
  signal mem1_n_3 : STD_LOGIC;
  signal mem1_n_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal \read_ptr_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_ptr_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \read_ptr_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \read_ptr_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_ptr_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_ptr_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_ptr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \write_ptr_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \^write_ptr_int_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col_cnt[12]_i_12\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of empty_int_i_4 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of fifo_rd_i_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of full_int_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of line_cnt_tc_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of m_axis_video_tvalid_INST_0 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \read_ptr_int[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \write_ptr_int[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \write_ptr_int[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \write_ptr_int[3]_i_1\ : label is "soft_lutpair27";
begin
  fifo_rd_i_reg <= \^fifo_rd_i_reg\;
  \write_ptr_int_reg[0]_0\ <= \^write_ptr_int_reg[0]_0\;
\col_cnt[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FDFF40FD"
    )
        port map (
      I0 => \read_ptr_int_reg_n_0_[0]\,
      I1 => wen,
      I2 => L(4),
      I3 => \read_ptr_int_reg_n_0_[1]\,
      I4 => L(3),
      I5 => full_int_i_4_n_0,
      O => \col_cnt[12]_i_11_n_0\
    );
\col_cnt[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      O => \col_cnt[12]_i_12_n_0\
    );
\col_cnt[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAB7FEA57FED57F"
    )
        port map (
      I0 => full_int_i_4_n_0,
      I1 => L(4),
      I2 => wen,
      I3 => L(3),
      I4 => \read_ptr_int_reg_n_0_[0]\,
      I5 => \read_ptr_int_reg_n_0_[1]\,
      O => \col_cnt[12]_i_14_n_0\
    );
\col_cnt[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004555500040004"
    )
        port map (
      I0 => aclken_0,
      I1 => \col_cnt[12]_i_5_n_0\,
      I2 => empty_match_reg,
      I3 => \col_cnt[12]_i_7_n_0\,
      I4 => empty_match_reg_0,
      I5 => \col_cnt_reg[7]\(0),
      O => col_cnt
    );
\col_cnt[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45BA20DFDF2045BA"
    )
        port map (
      I0 => \col_cnt[12]_i_11_n_0\,
      I1 => \read_ptr_int_reg_n_0_[2]\,
      I2 => L(2),
      I3 => \col_cnt[12]_i_12_n_0\,
      I4 => \read_ptr_int_reg_n_0_[3]\,
      I5 => L(1),
      O => \col_cnt[12]_i_5_n_0\
    );
\col_cnt[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002DD2D22D"
    )
        port map (
      I0 => L(2),
      I1 => \read_ptr_int_reg_n_0_[2]\,
      I2 => L(1),
      I3 => \read_ptr_int_reg_n_0_[3]\,
      I4 => \col_cnt[12]_i_11_n_0\,
      I5 => \col_cnt[12]_i_14_n_0\,
      O => \col_cnt[12]_i_7_n_0\
    );
empty_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0221100010000221"
    )
        port map (
      I0 => L(1),
      I1 => empty_int_i_2_n_0,
      I2 => \read_ptr_int_reg_n_0_[3]\,
      I3 => empty_int_i_3_n_0,
      I4 => p_0_in,
      I5 => p_1_in1_in,
      O => empty_int_i_1_n_0
    );
empty_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7DBEFFBEFFFFBE"
    )
        port map (
      I0 => full_int_i_4_n_0,
      I1 => L(4),
      I2 => mem1_n_4,
      I3 => L(3),
      I4 => \read_ptr_int_reg_n_0_[1]\,
      I5 => empty_int_i_4_n_0,
      O => empty_int_i_2_n_0
    );
empty_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \read_ptr_int_reg_n_0_[2]\,
      I1 => \read_ptr_int_reg_n_0_[1]\,
      I2 => axi_fifo_empty,
      I3 => m_axis_video_tready,
      I4 => aclken_0,
      I5 => \read_ptr_int_reg_n_0_[0]\,
      O => empty_int_i_3_n_0
    );
empty_int_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => axi_fifo_empty,
      I1 => m_axis_video_tready,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      I4 => \read_ptr_int_reg_n_0_[0]\,
      O => empty_int_i_4_n_0
    );
empty_int_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => empty_int_i_1_n_0,
      Q => axi_fifo_empty,
      S => sclr
    );
fifo_rd_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => resetn_out,
      I1 => \^fifo_rd_i_reg\,
      I2 => \genr_control_regs[0]\(0),
      I3 => aclken,
      O => active_delay_i
    );
full_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006090006000006"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      I2 => full_int_i_2_n_0,
      I3 => L(1),
      I4 => \read_ptr_int_reg_n_0_[3]\,
      I5 => full_int_i_3_n_0,
      O => eqOp0_out
    );
full_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFF77BBDDE"
    )
        port map (
      I0 => \read_ptr_int_reg_n_0_[0]\,
      I1 => \read_ptr_int_reg_n_0_[1]\,
      I2 => L(4),
      I3 => wen,
      I4 => L(3),
      I5 => full_int_i_4_n_0,
      O => full_int_i_2_n_0
    );
full_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => L(2),
      I1 => L(4),
      I2 => wen,
      I3 => L(3),
      O => full_int_i_3_n_0
    );
full_int_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_ptr_int_reg_n_0_[2]\,
      I1 => L(2),
      O => full_int_i_4_n_0
    );
full_int_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => eqOp0_out,
      Q => \^write_ptr_int_reg[0]_0\,
      R => sclr
    );
line_cnt_tc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \genr_control_regs[0]\(0),
      I1 => aclken,
      I2 => resetn_out,
      I3 => \^fifo_rd_i_reg\,
      O => pixel_cnt_tc_reg
    );
line_cnt_tc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF44CF45FF55FF55"
    )
        port map (
      I0 => \col_cnt_reg[7]\(0),
      I1 => \col_cnt[12]_i_7_n_0\,
      I2 => \row_cnt_reg[12]\,
      I3 => empty_match_reg_0,
      I4 => CO(0),
      I5 => \col_cnt[12]_i_5_n_0\,
      O => \^fifo_rd_i_reg\
    );
m_axis_video_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_fifo_empty,
      O => m_axis_video_tvalid
    );
mem1: entity work.\design_1_v_cfa_0_0_dp_ram__parameterized0\
     port map (
      ADDRA(3) => mem1_n_1,
      ADDRA(2) => mem1_n_2,
      ADDRA(1) => mem1_n_3,
      ADDRA(0) => mem1_n_4,
      O52(25 downto 0) => O52(25 downto 0),
      Q(3) => \read_ptr_int_reg_n_0_[3]\,
      Q(2) => \read_ptr_int_reg_n_0_[2]\,
      Q(1) => \read_ptr_int_reg_n_0_[1]\,
      Q(0) => \read_ptr_int_reg_n_0_[0]\,
      aclk => aclk,
      aclken => aclken,
      aclken_0 => aclken_0,
      axi_fifo_empty => axi_fifo_empty,
      da(25 downto 0) => da(25 downto 0),
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      m_axis_video_tready => m_axis_video_tready,
      \read_ptr_int_reg[3]\ => mem1_n_0,
      wen => wen,
      \write_ptr_int_reg[3]\(3) => L(1),
      \write_ptr_int_reg[3]\(2) => L(2),
      \write_ptr_int_reg[3]\(1) => L(3),
      \write_ptr_int_reg[3]\(0) => L(4)
    );
\read_ptr_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_0_in,
      I1 => \read_ptr_int_reg_n_0_[2]\,
      I2 => mem1_n_0,
      I3 => \read_ptr_int_reg_n_0_[3]\,
      O => p_0_in0_in
    );
\read_ptr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mem1_n_4,
      Q => \read_ptr_int_reg_n_0_[0]\,
      R => sclr
    );
\read_ptr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mem1_n_3,
      Q => \read_ptr_int_reg_n_0_[1]\,
      R => sclr
    );
\read_ptr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mem1_n_2,
      Q => \read_ptr_int_reg_n_0_[2]\,
      R => sclr
    );
\read_ptr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => mem1_n_1,
      Q => \read_ptr_int_reg_n_0_[3]\,
      R => sclr
    );
\read_ptr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_0_in0_in,
      Q => p_0_in,
      R => sclr
    );
\write_ptr_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA6"
    )
        port map (
      I0 => L(4),
      I1 => fifo_wr_i,
      I2 => \^write_ptr_int_reg[0]_0\,
      I3 => core_d_out,
      I4 => intc_if(0),
      I5 => aclken_0,
      O => \write_ptr_int[0]_i_1_n_0\
    );
\write_ptr_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => L(3),
      I1 => wen,
      I2 => L(4),
      O => \write_ptr_int[1]_i_1_n_0\
    );
\write_ptr_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => L(2),
      I1 => L(4),
      I2 => wen,
      I3 => L(3),
      O => \write_ptr_int[2]_i_1_n_0\
    );
\write_ptr_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => L(1),
      I1 => L(3),
      I2 => wen,
      I3 => L(4),
      I4 => L(2),
      O => \write_ptr_int[3]_i_1_n_0\
    );
\write_ptr_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => L(2),
      I2 => L(4),
      I3 => wen,
      I4 => L(3),
      I5 => L(1),
      O => p_1_in
    );
\write_ptr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \write_ptr_int[0]_i_1_n_0\,
      Q => L(4),
      R => sclr
    );
\write_ptr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \write_ptr_int[1]_i_1_n_0\,
      Q => L(3),
      R => sclr
    );
\write_ptr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \write_ptr_int[2]_i_1_n_0\,
      Q => L(2),
      R => sclr
    );
\write_ptr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \write_ptr_int[3]_i_1_n_0\,
      Q => L(1),
      R => sclr
    );
\write_ptr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => p_1_in,
      Q => p_1_in1_in,
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_axis_input_buffer is
  port (
    s_axis_video_tready : out STD_LOGIC;
    vid_empty : out STD_LOGIC;
    empty_match_reg : out STD_LOGIC;
    \col_cnt_reg[12]\ : out STD_LOGIC;
    \word_count_reg[4]\ : out STD_LOGIC;
    eol_late_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    reg_update : out STD_LOGIC;
    sclr : in STD_LOGIC;
    master_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    fifo_rd_i_reg : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_fifo_reset : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_axis_input_buffer : entity is "axis_input_buffer";
end design_1_v_cfa_0_0_axis_input_buffer;

architecture STRUCTURE of design_1_v_cfa_0_0_axis_input_buffer is
  signal U_AXIS_SYNC_FIFO_n_2 : STD_LOGIC;
  signal \^s_axis_video_tready\ : STD_LOGIC;
begin
  s_axis_video_tready <= \^s_axis_video_tready\;
U_AXIS_SYNC_FIFO: entity work.design_1_v_cfa_0_0_synch_fifo
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      aclk => aclk,
      aclken => aclken,
      \col_cnt_reg[12]\ => \col_cnt_reg[12]\,
      da(9 downto 0) => da(9 downto 0),
      empty_match_reg_0 => vid_empty,
      empty_match_reg_1 => empty_match_reg,
      eol_late_i_reg => eol_late_i_reg,
      fifo_rd_i_reg => fifo_rd_i_reg,
      \genr_control_regs[0]\(1 downto 0) => \genr_control_regs[0]\(1 downto 0),
      in_fifo_reset => in_fifo_reset,
      reg_update => reg_update,
      resetn_out => resetn_out,
      s_axis_tready_int_reg => U_AXIS_SYNC_FIFO_n_2,
      s_axis_tready_int_reg_0 => \^s_axis_video_tready\,
      s_axis_video_tvalid => s_axis_video_tvalid,
      sclr => sclr,
      \word_count_reg[4]_0\ => \word_count_reg[4]\
    );
s_axis_tready_int_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => master_en,
      D => U_AXIS_SYNC_FIFO_n_2,
      Q => \^s_axis_video_tready\,
      R => sclr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_axis_output_buffer is
  port (
    \write_ptr_int_reg[0]\ : out STD_LOGIC;
    pixel_cnt_tc_reg : out STD_LOGIC;
    fifo_rd_i_reg : out STD_LOGIC;
    active_delay_i : out STD_LOGIC;
    col_cnt : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    O52 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sclr : in STD_LOGIC;
    aclk : in STD_LOGIC;
    wen : in STD_LOGIC;
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_tready : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    aclken_0 : in STD_LOGIC;
    empty_match_reg : in STD_LOGIC;
    empty_match_reg_0 : in STD_LOGIC;
    \col_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_cnt_reg[12]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wr_i : in STD_LOGIC;
    core_d_out : in STD_LOGIC;
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    da : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_axis_output_buffer : entity is "axis_output_buffer";
end design_1_v_cfa_0_0_axis_output_buffer;

architecture STRUCTURE of design_1_v_cfa_0_0_axis_output_buffer is
begin
UOSD_AXIS_SYNC_FIFO: entity work.design_1_v_cfa_0_0_synch_fifo_fallthru
     port map (
      CO(0) => CO(0),
      O52(25 downto 0) => O52(25 downto 0),
      aclk => aclk,
      aclken => aclken,
      aclken_0 => aclken_0,
      active_delay_i => active_delay_i,
      col_cnt => col_cnt,
      \col_cnt_reg[7]\(0) => \col_cnt_reg[7]\(0),
      core_d_out => core_d_out,
      da(25 downto 0) => da(25 downto 0),
      empty_match_reg => empty_match_reg,
      empty_match_reg_0 => empty_match_reg_0,
      fifo_rd_i_reg => fifo_rd_i_reg,
      fifo_wr_i => fifo_wr_i,
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      intc_if(0) => intc_if(0),
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tvalid => m_axis_video_tvalid,
      pixel_cnt_tc_reg => pixel_cnt_tc_reg,
      resetn_out => resetn_out,
      \row_cnt_reg[12]\ => \row_cnt_reg[12]\,
      sclr => sclr,
      wen => wen,
      \write_ptr_int_reg[0]_0\ => \write_ptr_int_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_interpolate_RB_at_BR is
  port (
    \addr_rd_reg[9]\ : out STD_LOGIC;
    active_rb_pix_mat : out STD_LOGIC;
    c : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eqOp_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    en : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][1]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][2]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][3]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][4]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][6]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[2][7]\ : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sync_active_to_RB_at_BR : in STD_LOGIC;
    eqOp0_out : in STD_LOGIC;
    line_len_changed : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    core_en_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[28][7]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][7]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][6]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][6]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][5]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][5]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][4]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][4]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][3]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][3]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][2]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][2]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][1]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][1]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[28][0]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[26][0]__0\ : in STD_LOGIC;
    RB_BR_g_bl : in STD_LOGIC_VECTOR ( 7 downto 0 );
    G_nhood : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RB_BR_g_al : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RB_BR_g_ar : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_interpolate_RB_at_BR : entity is "interpolate_RB_at_BR";
end design_1_v_cfa_0_0_interpolate_RB_at_BR;

architecture STRUCTURE of design_1_v_cfa_0_0_interpolate_RB_at_BR is
  signal active_rb : STD_LOGIC;
  signal active_rb_i_10_n_0 : STD_LOGIC;
  signal active_rb_i_11_n_0 : STD_LOGIC;
  signal active_rb_i_12_n_0 : STD_LOGIC;
  signal active_rb_i_13_n_0 : STD_LOGIC;
  signal active_rb_i_14_n_0 : STD_LOGIC;
  signal active_rb_i_15_n_0 : STD_LOGIC;
  signal active_rb_i_16_n_0 : STD_LOGIC;
  signal active_rb_i_1_n_0 : STD_LOGIC;
  signal active_rb_i_4_n_0 : STD_LOGIC;
  signal active_rb_i_5_n_0 : STD_LOGIC;
  signal active_rb_i_6_n_0 : STD_LOGIC;
  signal active_rb_i_7_n_0 : STD_LOGIC;
  signal active_rb_i_8_n_0 : STD_LOGIC;
  signal active_rb_i_9_n_0 : STD_LOGIC;
  signal \^active_rb_pix_mat\ : STD_LOGIC;
  signal active_rb_reg_i_3_n_5 : STD_LOGIC;
  signal active_rb_reg_i_3_n_6 : STD_LOGIC;
  signal active_rb_reg_i_3_n_7 : STD_LOGIC;
  signal \^addr_rd_reg[9]\ : STD_LOGIC;
  signal \^c\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \col[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \col[9]_i_3_n_0\ : STD_LOGIC;
  signal col_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \col_reg__0__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal delay_match_g_center_n_0 : STD_LOGIC;
  signal delay_match_g_center_n_1 : STD_LOGIC;
  signal delay_match_g_center_n_10 : STD_LOGIC;
  signal delay_match_g_center_n_11 : STD_LOGIC;
  signal delay_match_g_center_n_12 : STD_LOGIC;
  signal delay_match_g_center_n_13 : STD_LOGIC;
  signal delay_match_g_center_n_14 : STD_LOGIC;
  signal delay_match_g_center_n_15 : STD_LOGIC;
  signal delay_match_g_center_n_2 : STD_LOGIC;
  signal delay_match_g_center_n_3 : STD_LOGIC;
  signal delay_match_g_center_n_4 : STD_LOGIC;
  signal delay_match_g_center_n_5 : STD_LOGIC;
  signal delay_match_g_center_n_6 : STD_LOGIC;
  signal delay_match_g_center_n_7 : STD_LOGIC;
  signal delay_match_g_center_n_8 : STD_LOGIC;
  signal delay_match_g_center_n_9 : STD_LOGIC;
  signal delay_match_m_bl_n_10 : STD_LOGIC;
  signal delay_match_m_bl_n_11 : STD_LOGIC;
  signal delay_match_m_bl_n_12 : STD_LOGIC;
  signal delay_match_m_bl_n_13 : STD_LOGIC;
  signal delay_match_m_bl_n_14 : STD_LOGIC;
  signal delay_match_m_bl_n_15 : STD_LOGIC;
  signal delay_match_m_bl_n_8 : STD_LOGIC;
  signal delay_match_m_bl_n_9 : STD_LOGIC;
  signal delay_match_m_br_n_0 : STD_LOGIC;
  signal delay_match_m_br_n_1 : STD_LOGIC;
  signal delay_match_m_br_n_2 : STD_LOGIC;
  signal delay_match_m_br_n_3 : STD_LOGIC;
  signal delay_match_m_br_n_4 : STD_LOGIC;
  signal delay_match_m_br_n_5 : STD_LOGIC;
  signal delay_match_m_br_n_6 : STD_LOGIC;
  signal delay_match_m_br_n_7 : STD_LOGIC;
  signal \^eqop_0\ : STD_LOGIC;
  signal g_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gtOp : STD_LOGIC;
  signal i_al : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_ar : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_bl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_br : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal leqOp : STD_LOGIC;
  signal m_al : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_ar : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_bl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_br : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal row_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \row_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \row_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \row_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \row_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \row_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \row_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \row_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \row_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \row_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \row_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \row_reg__0__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \valid_ablr[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_2_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_4_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[1]_i_2_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_10_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_11_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_12_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_13_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_14_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_15_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_3_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_4_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_5_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_6_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_7_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_8_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_9_n_0\ : STD_LOGIC;
  signal \valid_ablr[3]_i_3_n_0\ : STD_LOGIC;
  signal \valid_ablr[3]_i_4_n_0\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_active_rb_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_active_rb_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_row_reg[12]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_row_reg[12]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_row_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_valid_ablr_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_ablr_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_valid_ablr_reg[2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_ablr_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col[1]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \col[2]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \col[3]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \col[4]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \col[6]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \col[7]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \col[8]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \col[9]_i_2__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1\ : label is "soft_lutpair168";
begin
  active_rb_pix_mat <= \^active_rb_pix_mat\;
  \addr_rd_reg[9]\ <= \^addr_rd_reg[9]\;
  c(7 downto 0) <= \^c\(7 downto 0);
  eqOp_0 <= \^eqop_0\;
active_rb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDAAA8"
    )
        port map (
      I0 => intc_if(0),
      I1 => \^eqop_0\,
      I2 => sync_active_to_RB_at_BR,
      I3 => leqOp,
      I4 => active_rb,
      O => active_rb_i_1_n_0
    );
active_rb_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_reg__0__0\(2),
      I2 => \col_reg__0__0\(3),
      I3 => \time_control_regs[0]\(3),
      O => active_rb_i_10_n_0
    );
active_rb_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => col_reg(0),
      I2 => \col_reg__0__0\(1),
      I3 => \time_control_regs[0]\(1),
      O => active_rb_i_11_n_0
    );
active_rb_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_reg__0__0\(8),
      I2 => \time_control_regs[0]\(9),
      I3 => \col_reg__0__0\(9),
      O => active_rb_i_12_n_0
    );
active_rb_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_reg__0__0\(6),
      I2 => \time_control_regs[0]\(7),
      I3 => \col_reg__0__0\(7),
      O => active_rb_i_13_n_0
    );
active_rb_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_reg__0__0\(4),
      I2 => \time_control_regs[0]\(5),
      I3 => \col_reg__0__0\(5),
      O => active_rb_i_14_n_0
    );
active_rb_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_reg__0__0\(2),
      I2 => \time_control_regs[0]\(3),
      I3 => \col_reg__0__0\(3),
      O => active_rb_i_15_n_0
    );
active_rb_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => col_reg(0),
      I2 => \time_control_regs[0]\(1),
      I3 => \col_reg__0__0\(1),
      O => active_rb_i_16_n_0
    );
active_rb_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => active_rb_i_4_n_0,
      I1 => Q(9),
      I2 => \col_reg__0__0\(9),
      I3 => active_rb_i_5_n_0,
      I4 => active_rb_i_6_n_0,
      O => \^eqop_0\
    );
active_rb_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => col_reg(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \col_reg__0__0\(2),
      I4 => Q(1),
      I5 => \col_reg__0__0\(1),
      O => active_rb_i_4_n_0
    );
active_rb_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_reg__0__0\(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \col_reg__0__0\(8),
      I4 => Q(7),
      I5 => \col_reg__0__0\(7),
      O => active_rb_i_5_n_0
    );
active_rb_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_reg__0__0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \col_reg__0__0\(5),
      I4 => Q(4),
      I5 => \col_reg__0__0\(4),
      O => active_rb_i_6_n_0
    );
active_rb_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_reg__0__0\(8),
      I2 => \col_reg__0__0\(9),
      I3 => \time_control_regs[0]\(9),
      O => active_rb_i_7_n_0
    );
active_rb_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_reg__0__0\(6),
      I2 => \col_reg__0__0\(7),
      I3 => \time_control_regs[0]\(7),
      O => active_rb_i_8_n_0
    );
active_rb_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_reg__0__0\(4),
      I2 => \col_reg__0__0\(5),
      I3 => \time_control_regs[0]\(5),
      O => active_rb_i_9_n_0
    );
active_rb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => active_rb_i_1_n_0,
      Q => active_rb,
      R => aresetn
    );
active_rb_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_active_rb_reg_i_3_CO_UNCONNECTED(7 downto 5),
      CO(4) => leqOp,
      CO(3) => NLW_active_rb_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => active_rb_reg_i_3_n_5,
      CO(1) => active_rb_reg_i_3_n_6,
      CO(0) => active_rb_reg_i_3_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => active_rb_i_7_n_0,
      DI(3) => active_rb_i_8_n_0,
      DI(2) => active_rb_i_9_n_0,
      DI(1) => active_rb_i_10_n_0,
      DI(0) => active_rb_i_11_n_0,
      O(7 downto 0) => NLW_active_rb_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => active_rb_i_12_n_0,
      S(3) => active_rb_i_13_n_0,
      S(2) => active_rb_i_14_n_0,
      S(1) => active_rb_i_15_n_0,
      S(0) => active_rb_i_16_n_0
    );
\col[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_reg(0),
      O => \plusOp__0\(0)
    );
\col[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => col_reg(0),
      I1 => \col_reg__0__0\(1),
      O => \plusOp__0\(1)
    );
\col[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => col_reg(0),
      I1 => \col_reg__0__0\(1),
      I2 => \col_reg__0__0\(2),
      O => \plusOp__0\(2)
    );
\col[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_reg__0__0\(1),
      I1 => col_reg(0),
      I2 => \col_reg__0__0\(2),
      I3 => \col_reg__0__0\(3),
      O => \plusOp__0\(3)
    );
\col[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_reg__0__0\(2),
      I1 => col_reg(0),
      I2 => \col_reg__0__0\(1),
      I3 => \col_reg__0__0\(3),
      I4 => \col_reg__0__0\(4),
      O => \plusOp__0\(4)
    );
\col[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \col_reg__0__0\(3),
      I1 => \col_reg__0__0\(1),
      I2 => col_reg(0),
      I3 => \col_reg__0__0\(2),
      I4 => \col_reg__0__0\(4),
      I5 => \col_reg__0__0\(5),
      O => \plusOp__0\(5)
    );
\col[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col[9]_i_3_n_0\,
      I1 => \col_reg__0__0\(6),
      O => \plusOp__0\(6)
    );
\col[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col[9]_i_3_n_0\,
      I1 => \col_reg__0__0\(6),
      I2 => \col_reg__0__0\(7),
      O => \plusOp__0\(7)
    );
\col[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_reg__0__0\(6),
      I1 => \col[9]_i_3_n_0\,
      I2 => \col_reg__0__0\(7),
      I3 => \col_reg__0__0\(8),
      O => \plusOp__0\(8)
    );
\col[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => intc_if(0),
      I1 => \^eqop_0\,
      I2 => sync_active_to_RB_at_BR,
      I3 => resetn_out,
      O => \col[9]_i_1__1_n_0\
    );
\col[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_reg__0__0\(7),
      I1 => \col[9]_i_3_n_0\,
      I2 => \col_reg__0__0\(6),
      I3 => \col_reg__0__0\(8),
      I4 => \col_reg__0__0\(9),
      O => \plusOp__0\(9)
    );
\col[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \col_reg__0__0\(5),
      I1 => \col_reg__0__0\(3),
      I2 => \col_reg__0__0\(1),
      I3 => col_reg(0),
      I4 => \col_reg__0__0\(2),
      I5 => \col_reg__0__0\(4),
      O => \col[9]_i_3_n_0\
    );
\col_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(0),
      Q => col_reg(0),
      S => \col[9]_i_1__1_n_0\
    );
\col_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(1),
      Q => \col_reg__0__0\(1),
      R => \col[9]_i_1__1_n_0\
    );
\col_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(2),
      Q => \col_reg__0__0\(2),
      R => \col[9]_i_1__1_n_0\
    );
\col_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(3),
      Q => \col_reg__0__0\(3),
      R => \col[9]_i_1__1_n_0\
    );
\col_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(4),
      Q => \col_reg__0__0\(4),
      R => \col[9]_i_1__1_n_0\
    );
\col_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(5),
      Q => \col_reg__0__0\(5),
      R => \col[9]_i_1__1_n_0\
    );
\col_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(6),
      Q => \col_reg__0__0\(6),
      R => \col[9]_i_1__1_n_0\
    );
\col_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(7),
      Q => \col_reg__0__0\(7),
      R => \col[9]_i_1__1_n_0\
    );
\col_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(8),
      Q => \col_reg__0__0\(8),
      R => \col[9]_i_1__1_n_0\
    );
\col_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(9),
      Q => \col_reg__0__0\(9),
      R => \col[9]_i_1__1_n_0\
    );
delay_active_rb: entity work.\design_1_v_cfa_0_0_DELAY__parameterized19\
     port map (
      SR(0) => SR(0),
      aclk => aclk,
      active_rb => active_rb,
      \addr_rd_reg[9]\ => \^active_rb_pix_mat\,
      en => en,
      eqOp0_out => eqOp0_out,
      intc_if(0) => intc_if(0),
      line_len_changed => line_len_changed,
      \needs_delay.shift_register_reg[17][0]__0_0\ => \^addr_rd_reg[9]\,
      resetn_out => resetn_out
    );
delay_ce_rb: entity work.\design_1_v_cfa_0_0_DELAY__parameterized19_26\
     port map (
      E(0) => E(0),
      Q(0) => row_reg(0),
      aclk => aclk,
      active_rb_pix_mat => \^active_rb_pix_mat\,
      \addr_rd_reg[9]\ => \^addr_rd_reg[9]\,
      \col_reg[0]\(0) => col_reg(0),
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      intc_if(0) => intc_if(0)
    );
delay_match_g_center: entity work.\design_1_v_cfa_0_0_delay_sclr__parameterized3\
     port map (
      D(7) => delay_match_g_center_n_0,
      D(6) => delay_match_g_center_n_1,
      D(5) => delay_match_g_center_n_2,
      D(4) => delay_match_g_center_n_3,
      D(3) => delay_match_g_center_n_4,
      D(2) => delay_match_g_center_n_5,
      D(1) => delay_match_g_center_n_6,
      D(0) => delay_match_g_center_n_7,
      Q(7) => delay_match_g_center_n_8,
      Q(6) => delay_match_g_center_n_9,
      Q(5) => delay_match_g_center_n_10,
      Q(4) => delay_match_g_center_n_11,
      Q(3) => delay_match_g_center_n_12,
      Q(2) => delay_match_g_center_n_13,
      Q(1) => delay_match_g_center_n_14,
      Q(0) => delay_match_g_center_n_15,
      aclk => aclk,
      aresetn => aresetn,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      \g_d2_reg[7]\(7 downto 0) => g_d2(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][7]_0\(7 downto 0) => D(7 downto 0),
      \row_reg[0]\(0) => row_reg(0),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0)
    );
delay_match_m_bl: entity work.\design_1_v_cfa_0_0_DELAY__parameterized18\
     port map (
      Q(7) => delay_match_m_bl_n_8,
      Q(6) => delay_match_m_bl_n_9,
      Q(5) => delay_match_m_bl_n_10,
      Q(4) => delay_match_m_bl_n_11,
      Q(3) => delay_match_m_bl_n_12,
      Q(2) => delay_match_m_bl_n_13,
      Q(1) => delay_match_m_bl_n_14,
      Q(0) => delay_match_m_bl_n_15,
      aclk => aclk,
      c(7 downto 0) => \^c\(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[28][0]__0\ => delay_match_m_br_n_0,
      \needs_delay.shift_register_reg[28][1]__0\ => delay_match_m_br_n_1,
      \needs_delay.shift_register_reg[28][2]__0\ => delay_match_m_br_n_2,
      \needs_delay.shift_register_reg[28][3]__0\ => delay_match_m_br_n_3,
      \needs_delay.shift_register_reg[28][4]__0\ => delay_match_m_br_n_4,
      \needs_delay.shift_register_reg[28][5]__0\ => delay_match_m_br_n_5,
      \needs_delay.shift_register_reg[28][6]__0\ => delay_match_m_br_n_6,
      \needs_delay.shift_register_reg[28][7]__0\ => delay_match_m_br_n_7,
      \needs_delay.shift_register_reg[2][0]\ => \needs_delay.shift_register_reg[2][0]\,
      \needs_delay.shift_register_reg[2][1]\ => \needs_delay.shift_register_reg[2][1]\,
      \needs_delay.shift_register_reg[2][2]\ => \needs_delay.shift_register_reg[2][2]\,
      \needs_delay.shift_register_reg[2][3]\ => \needs_delay.shift_register_reg[2][3]\,
      \needs_delay.shift_register_reg[2][4]\ => \needs_delay.shift_register_reg[2][4]\,
      \needs_delay.shift_register_reg[2][5]\ => \needs_delay.shift_register_reg[2][5]\,
      \needs_delay.shift_register_reg[2][6]\ => \needs_delay.shift_register_reg[2][6]\,
      \needs_delay.shift_register_reg[2][7]\ => \needs_delay.shift_register_reg[2][7]\
    );
delay_match_m_br: entity work.\design_1_v_cfa_0_0_DELAY__parameterized18_27\
     port map (
      aclk => aclk,
      c(7 downto 0) => \^c\(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[27][0]\ => delay_match_m_br_n_0,
      \needs_delay.shift_register_reg[27][1]\ => delay_match_m_br_n_1,
      \needs_delay.shift_register_reg[27][2]\ => delay_match_m_br_n_2,
      \needs_delay.shift_register_reg[27][3]\ => delay_match_m_br_n_3,
      \needs_delay.shift_register_reg[27][4]\ => delay_match_m_br_n_4,
      \needs_delay.shift_register_reg[27][5]\ => delay_match_m_br_n_5,
      \needs_delay.shift_register_reg[27][6]\ => delay_match_m_br_n_6,
      \needs_delay.shift_register_reg[27][7]\ => delay_match_m_br_n_7
    );
delay_match_valid: entity work.\design_1_v_cfa_0_0_delay_sclr__parameterized4\
     port map (
      D(7 downto 0) => m_br(7 downto 0),
      G_nhood(15 downto 0) => G_nhood(15 downto 0),
      Q(7) => delay_match_m_bl_n_8,
      Q(6) => delay_match_m_bl_n_9,
      Q(5) => delay_match_m_bl_n_10,
      Q(4) => delay_match_m_bl_n_11,
      Q(3) => delay_match_m_bl_n_12,
      Q(2) => delay_match_m_bl_n_13,
      Q(1) => delay_match_m_bl_n_14,
      Q(0) => delay_match_m_bl_n_15,
      RB_BR_g_al(7 downto 0) => RB_BR_g_al(7 downto 0),
      RB_BR_g_ar(7 downto 0) => RB_BR_g_ar(7 downto 0),
      RB_BR_g_bl(7 downto 0) => RB_BR_g_bl(7 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      \i_al_reg[7]\(7 downto 0) => i_al(7 downto 0),
      \i_ar_reg[7]\(7 downto 0) => i_ar(7 downto 0),
      \i_bl_reg[7]\(7 downto 0) => i_bl(7 downto 0),
      \i_br_reg[7]\(7 downto 0) => i_br(7 downto 0),
      intc_if(0) => intc_if(0),
      \m_al_reg[7]\(7 downto 0) => m_al(7 downto 0),
      \m_ar_reg[7]\(7 downto 0) => m_ar(7 downto 0),
      \m_bl_reg[7]\(7 downto 0) => m_bl(7 downto 0),
      \needs_delay.shift_register_reg[1][7]\(7 downto 0) => \needs_delay.shift_register_reg[1][7]\(7 downto 0),
      \needs_delay.shift_register_reg[26][0]__0\ => \needs_delay.shift_register_reg[26][0]__0\,
      \needs_delay.shift_register_reg[26][1]__0\ => \needs_delay.shift_register_reg[26][1]__0\,
      \needs_delay.shift_register_reg[26][2]__0\ => \needs_delay.shift_register_reg[26][2]__0\,
      \needs_delay.shift_register_reg[26][3]__0\ => \needs_delay.shift_register_reg[26][3]__0\,
      \needs_delay.shift_register_reg[26][4]__0\ => \needs_delay.shift_register_reg[26][4]__0\,
      \needs_delay.shift_register_reg[26][5]__0\ => \needs_delay.shift_register_reg[26][5]__0\,
      \needs_delay.shift_register_reg[26][6]__0\ => \needs_delay.shift_register_reg[26][6]__0\,
      \needs_delay.shift_register_reg[26][7]__0\ => \needs_delay.shift_register_reg[26][7]__0\,
      \needs_delay.shift_register_reg[28][0]\ => \needs_delay.shift_register_reg[28][0]\,
      \needs_delay.shift_register_reg[28][0]__0\ => delay_match_m_br_n_0,
      \needs_delay.shift_register_reg[28][1]\ => \needs_delay.shift_register_reg[28][1]\,
      \needs_delay.shift_register_reg[28][1]__0\ => delay_match_m_br_n_1,
      \needs_delay.shift_register_reg[28][2]\ => \needs_delay.shift_register_reg[28][2]\,
      \needs_delay.shift_register_reg[28][2]__0\ => delay_match_m_br_n_2,
      \needs_delay.shift_register_reg[28][3]\ => \needs_delay.shift_register_reg[28][3]\,
      \needs_delay.shift_register_reg[28][3]__0\ => delay_match_m_br_n_3,
      \needs_delay.shift_register_reg[28][4]\ => \needs_delay.shift_register_reg[28][4]\,
      \needs_delay.shift_register_reg[28][4]__0\ => delay_match_m_br_n_4,
      \needs_delay.shift_register_reg[28][5]\ => \needs_delay.shift_register_reg[28][5]\,
      \needs_delay.shift_register_reg[28][5]__0\ => delay_match_m_br_n_5,
      \needs_delay.shift_register_reg[28][6]\ => \needs_delay.shift_register_reg[28][6]\,
      \needs_delay.shift_register_reg[28][6]__0\ => delay_match_m_br_n_6,
      \needs_delay.shift_register_reg[28][7]\ => \needs_delay.shift_register_reg[28][7]\,
      \needs_delay.shift_register_reg[28][7]__0\ => delay_match_m_br_n_7,
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0),
      valid(3 downto 0) => valid(3 downto 0)
    );
\g_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_15,
      Q => g_d2(0),
      R => aresetn
    );
\g_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_14,
      Q => g_d2(1),
      R => aresetn
    );
\g_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_13,
      Q => g_d2(2),
      R => aresetn
    );
\g_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_12,
      Q => g_d2(3),
      R => aresetn
    );
\g_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_11,
      Q => g_d2(4),
      R => aresetn
    );
\g_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_10,
      Q => g_d2(5),
      R => aresetn
    );
\g_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_9,
      Q => g_d2(6),
      R => aresetn
    );
\g_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_8,
      Q => g_d2(7),
      R => aresetn
    );
\g_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_7,
      Q => g_d3(0),
      R => aresetn
    );
\g_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_6,
      Q => g_d3(1),
      R => aresetn
    );
\g_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_5,
      Q => g_d3(2),
      R => aresetn
    );
\g_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_4,
      Q => g_d3(3),
      R => aresetn
    );
\g_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_3,
      Q => g_d3(4),
      R => aresetn
    );
\g_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_2,
      Q => g_d3(5),
      R => aresetn
    );
\g_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_1,
      Q => g_d3(6),
      R => aresetn
    );
\g_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => delay_match_g_center_n_0,
      Q => g_d3(7),
      R => aresetn
    );
get_RB: entity work.design_1_v_cfa_0_0_bilinear_cross
     port map (
      D(7 downto 0) => m_bl(7 downto 0),
      Q(7 downto 0) => g_d3(7 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      core_en_i_reg(0) => core_en_i_reg(0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][7]\(7 downto 0) => i_al(7 downto 0),
      \needs_delay.shift_register_reg[1][7]_0\(7 downto 0) => i_br(7 downto 0),
      \needs_delay.shift_register_reg[28][7]\(7 downto 0) => m_br(7 downto 0),
      \needs_delay.shift_register_reg[28][7]_0\(7 downto 0) => m_al(7 downto 0),
      \needs_delay.shift_register_reg[5][2]\(7 downto 0) => m_ar(7 downto 0),
      \needs_delay.shift_register_reg[5][3]\(7 downto 0) => i_bl(7 downto 0),
      \needs_delay.shift_register_reg[5][3]_0\(7 downto 0) => i_ar(7 downto 0),
      ram_reg_bram_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      resetn_out => resetn_out
    );
\needs_delay.shift_register_reg[3][0]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in,
      I1 => \valid_ablr_reg_n_0_[0]\,
      O => valid(0)
    );
\needs_delay.shift_register_reg[3][1]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      O => valid(1)
    );
\needs_delay.shift_register_reg[3][2]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_3_in,
      I1 => \valid_ablr_reg_n_0_[0]\,
      O => valid(2)
    );
\needs_delay.shift_register_reg[3][3]_srl3___cfa_top_inst_intcore_var_min_cfa_instance_get_RB_at_BR_delay_match_valid_needs_delay.shift_register_reg_r_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      O => valid(3)
    );
\row[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_reg(0),
      O => \plusOp__1\(0)
    );
\row_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(0),
      Q => row_reg(0),
      R => SS(0)
    );
\row_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(10),
      Q => \row_reg__0__0\(10),
      R => SS(0)
    );
\row_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(11),
      Q => \row_reg__0__0\(11),
      R => SS(0)
    );
\row_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(12),
      Q => \row_reg__0__0\(12),
      R => SS(0)
    );
\row_reg[12]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \row_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_row_reg[12]_i_2__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \row_reg[12]_i_2__0_n_5\,
      CO(1) => \row_reg[12]_i_2__0_n_6\,
      CO(0) => \row_reg[12]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_row_reg[12]_i_2__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \plusOp__1\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \row_reg__0__0\(12 downto 9)
    );
\row_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(1),
      Q => \row_reg__0__0\(1),
      R => SS(0)
    );
\row_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(2),
      Q => \row_reg__0__0\(2),
      R => SS(0)
    );
\row_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(3),
      Q => \row_reg__0__0\(3),
      R => SS(0)
    );
\row_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(4),
      Q => \row_reg__0__0\(4),
      R => SS(0)
    );
\row_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(5),
      Q => \row_reg__0__0\(5),
      R => SS(0)
    );
\row_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(6),
      Q => \row_reg__0__0\(6),
      R => SS(0)
    );
\row_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(7),
      Q => \row_reg__0__0\(7),
      R => SS(0)
    );
\row_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(8),
      Q => \row_reg__0__0\(8),
      R => SS(0)
    );
\row_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => row_reg(0),
      CI_TOP => '0',
      CO(7) => \row_reg[8]_i_1__0_n_0\,
      CO(6) => \row_reg[8]_i_1__0_n_1\,
      CO(5) => \row_reg[8]_i_1__0_n_2\,
      CO(4) => \row_reg[8]_i_1__0_n_3\,
      CO(3) => \NLW_row_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \row_reg[8]_i_1__0_n_5\,
      CO(1) => \row_reg[8]_i_1__0_n_6\,
      CO(0) => \row_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__1\(8 downto 1),
      S(7 downto 0) => \row_reg__0__0\(8 downto 1)
    );
\row_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \plusOp__1\(9),
      Q => \row_reg__0__0\(9),
      R => SS(0)
    );
\valid_ablr[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_reg__0__0\(2),
      I2 => \time_control_regs[0]\(3),
      I3 => \col_reg__0__0\(3),
      O => \valid_ablr[0]_i_10__0_n_0\
    );
\valid_ablr[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => col_reg(0),
      I2 => \time_control_regs[0]\(1),
      I3 => \col_reg__0__0\(1),
      O => \valid_ablr[0]_i_11__0_n_0\
    );
\valid_ablr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_reg__0__0\(8),
      I2 => \col_reg__0__0\(9),
      I3 => \time_control_regs[0]\(9),
      O => \valid_ablr[0]_i_2_n_0\
    );
\valid_ablr[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_reg__0__0\(6),
      I2 => \col_reg__0__0\(7),
      I3 => \time_control_regs[0]\(7),
      O => \valid_ablr[0]_i_3__0_n_0\
    );
\valid_ablr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_reg__0__0\(4),
      I2 => \col_reg__0__0\(5),
      I3 => \time_control_regs[0]\(5),
      O => \valid_ablr[0]_i_4_n_0\
    );
\valid_ablr[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_reg__0__0\(2),
      I2 => \col_reg__0__0\(3),
      I3 => \time_control_regs[0]\(3),
      O => \valid_ablr[0]_i_5__0_n_0\
    );
\valid_ablr[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => col_reg(0),
      I2 => \col_reg__0__0\(1),
      I3 => \time_control_regs[0]\(1),
      O => \valid_ablr[0]_i_6__0_n_0\
    );
\valid_ablr[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_reg__0__0\(8),
      I2 => \time_control_regs[0]\(9),
      I3 => \col_reg__0__0\(9),
      O => \valid_ablr[0]_i_7__0_n_0\
    );
\valid_ablr[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_reg__0__0\(6),
      I2 => \time_control_regs[0]\(7),
      I3 => \col_reg__0__0\(7),
      O => \valid_ablr[0]_i_8__0_n_0\
    );
\valid_ablr[0]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_reg__0__0\(4),
      I2 => \time_control_regs[0]\(5),
      I3 => \col_reg__0__0\(5),
      O => \valid_ablr[0]_i_9__0_n_0\
    );
\valid_ablr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \valid_ablr[1]_i_2_n_0\,
      I1 => \col_reg__0__0\(6),
      I2 => \col_reg__0__0\(7),
      I3 => \col_reg__0__0\(9),
      I4 => \col_reg__0__0\(8),
      O => \valid_ablr[1]_i_1__0_n_0\
    );
\valid_ablr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \col_reg__0__0\(5),
      I1 => \col_reg__0__0\(4),
      I2 => \col_reg__0__0\(1),
      I3 => \col_reg__0__0\(2),
      I4 => \col_reg__0__0\(3),
      O => \valid_ablr[1]_i_2_n_0\
    );
\valid_ablr[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(20),
      I1 => \row_reg__0__0\(10),
      I2 => \time_control_regs[0]\(21),
      I3 => \row_reg__0__0\(11),
      O => \valid_ablr[2]_i_10_n_0\
    );
\valid_ablr[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(18),
      I1 => \row_reg__0__0\(8),
      I2 => \time_control_regs[0]\(19),
      I3 => \row_reg__0__0\(9),
      O => \valid_ablr[2]_i_11_n_0\
    );
\valid_ablr[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(16),
      I1 => \row_reg__0__0\(6),
      I2 => \time_control_regs[0]\(17),
      I3 => \row_reg__0__0\(7),
      O => \valid_ablr[2]_i_12_n_0\
    );
\valid_ablr[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(14),
      I1 => \row_reg__0__0\(4),
      I2 => \time_control_regs[0]\(15),
      I3 => \row_reg__0__0\(5),
      O => \valid_ablr[2]_i_13_n_0\
    );
\valid_ablr[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \row_reg__0__0\(2),
      I2 => \time_control_regs[0]\(13),
      I3 => \row_reg__0__0\(3),
      O => \valid_ablr[2]_i_14_n_0\
    );
\valid_ablr[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(10),
      I1 => row_reg(0),
      I2 => \time_control_regs[0]\(11),
      I3 => \row_reg__0__0\(1),
      O => \valid_ablr[2]_i_15_n_0\
    );
\valid_ablr[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_control_regs[0]\(22),
      I1 => \row_reg__0__0\(12),
      O => \valid_ablr[2]_i_2__0_n_0\
    );
\valid_ablr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(20),
      I1 => \row_reg__0__0\(10),
      I2 => \row_reg__0__0\(11),
      I3 => \time_control_regs[0]\(21),
      O => \valid_ablr[2]_i_3_n_0\
    );
\valid_ablr[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(18),
      I1 => \row_reg__0__0\(8),
      I2 => \row_reg__0__0\(9),
      I3 => \time_control_regs[0]\(19),
      O => \valid_ablr[2]_i_4_n_0\
    );
\valid_ablr[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(16),
      I1 => \row_reg__0__0\(6),
      I2 => \row_reg__0__0\(7),
      I3 => \time_control_regs[0]\(17),
      O => \valid_ablr[2]_i_5_n_0\
    );
\valid_ablr[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(14),
      I1 => \row_reg__0__0\(4),
      I2 => \row_reg__0__0\(5),
      I3 => \time_control_regs[0]\(15),
      O => \valid_ablr[2]_i_6_n_0\
    );
\valid_ablr[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \row_reg__0__0\(2),
      I2 => \row_reg__0__0\(3),
      I3 => \time_control_regs[0]\(13),
      O => \valid_ablr[2]_i_7_n_0\
    );
\valid_ablr[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(10),
      I1 => row_reg(0),
      I2 => \row_reg__0__0\(1),
      I3 => \time_control_regs[0]\(11),
      O => \valid_ablr[2]_i_8_n_0\
    );
\valid_ablr[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_reg__0__0\(12),
      I1 => \time_control_regs[0]\(22),
      O => \valid_ablr[2]_i_9_n_0\
    );
\valid_ablr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \valid_ablr[3]_i_3_n_0\,
      I1 => \valid_ablr[3]_i_4_n_0\,
      O => gtOp
    );
\valid_ablr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \row_reg__0__0\(6),
      I1 => \row_reg__0__0\(4),
      I2 => \row_reg__0__0\(5),
      I3 => \row_reg__0__0\(1),
      I4 => \row_reg__0__0\(2),
      I5 => \row_reg__0__0\(3),
      O => \valid_ablr[3]_i_3_n_0\
    );
\valid_ablr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \row_reg__0__0\(11),
      I1 => \row_reg__0__0\(10),
      I2 => \row_reg__0__0\(12),
      I3 => \row_reg__0__0\(7),
      I4 => \row_reg__0__0\(8),
      I5 => \row_reg__0__0\(9),
      O => \valid_ablr[3]_i_4_n_0\
    );
\valid_ablr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr_reg[0]_i_1_n_3\,
      Q => \valid_ablr_reg_n_0_[0]\,
      S => SS(0)
    );
\valid_ablr_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_valid_ablr_reg[0]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \valid_ablr_reg[0]_i_1_n_3\,
      CO(3) => \NLW_valid_ablr_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \valid_ablr_reg[0]_i_1_n_5\,
      CO(1) => \valid_ablr_reg[0]_i_1_n_6\,
      CO(0) => \valid_ablr_reg[0]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \valid_ablr[0]_i_2_n_0\,
      DI(3) => \valid_ablr[0]_i_3__0_n_0\,
      DI(2) => \valid_ablr[0]_i_4_n_0\,
      DI(1) => \valid_ablr[0]_i_5__0_n_0\,
      DI(0) => \valid_ablr[0]_i_6__0_n_0\,
      O(7 downto 0) => \NLW_valid_ablr_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \valid_ablr[0]_i_7__0_n_0\,
      S(3) => \valid_ablr[0]_i_8__0_n_0\,
      S(2) => \valid_ablr[0]_i_9__0_n_0\,
      S(1) => \valid_ablr[0]_i_10__0_n_0\,
      S(0) => \valid_ablr[0]_i_11__0_n_0\
    );
\valid_ablr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr[1]_i_1__0_n_0\,
      Q => p_2_in,
      R => SS(0)
    );
\valid_ablr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr_reg[2]_i_1_n_1\,
      Q => p_1_in,
      S => SS(0)
    );
\valid_ablr_reg[2]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_valid_ablr_reg[2]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \valid_ablr_reg[2]_i_1_n_1\,
      CO(5) => \valid_ablr_reg[2]_i_1_n_2\,
      CO(4) => \valid_ablr_reg[2]_i_1_n_3\,
      CO(3) => \NLW_valid_ablr_reg[2]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \valid_ablr_reg[2]_i_1_n_5\,
      CO(1) => \valid_ablr_reg[2]_i_1_n_6\,
      CO(0) => \valid_ablr_reg[2]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \valid_ablr[2]_i_2__0_n_0\,
      DI(5) => \valid_ablr[2]_i_3_n_0\,
      DI(4) => \valid_ablr[2]_i_4_n_0\,
      DI(3) => \valid_ablr[2]_i_5_n_0\,
      DI(2) => \valid_ablr[2]_i_6_n_0\,
      DI(1) => \valid_ablr[2]_i_7_n_0\,
      DI(0) => \valid_ablr[2]_i_8_n_0\,
      O(7 downto 0) => \NLW_valid_ablr_reg[2]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \valid_ablr[2]_i_9_n_0\,
      S(5) => \valid_ablr[2]_i_10_n_0\,
      S(4) => \valid_ablr[2]_i_11_n_0\,
      S(3) => \valid_ablr[2]_i_12_n_0\,
      S(2) => \valid_ablr[2]_i_13_n_0\,
      S(1) => \valid_ablr[2]_i_14_n_0\,
      S(0) => \valid_ablr[2]_i_15_n_0\
    );
\valid_ablr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => gtOp,
      Q => p_3_in,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_interpolate_RB_at_G is
  port (
    \needs_delay.shift_register_reg[1][38]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \muxed_br_b_reg[7]_0\ : out STD_LOGIC;
    \valid_dm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[5][7]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][47]__0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][46]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][45]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][44]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][43]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][42]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][41]__0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][40]__0\ : in STD_LOGIC;
    nhood : in STD_LOGIC_VECTOR ( 14 downto 0 );
    g_select_ce : in STD_LOGIC;
    G_r4c2_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RB_G_g_intp_b_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RB_G_g_intp_l_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    G_r3c1_d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rb_select_ce : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    sync_active_to_RB_at_G : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    RB_nhood : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \needs_delay.shift_register_reg[1][15]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][14]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][12]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][10]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][8]\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][10]_0\ : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][8]_0\ : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_en_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[37][7]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[38][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \raw_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_interpolate_RB_at_G : entity is "interpolate_RB_at_G";
end design_1_v_cfa_0_0_interpolate_RB_at_G;

architecture STRUCTURE of design_1_v_cfa_0_0_interpolate_RB_at_G is
  signal \col[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \col[9]_i_3__0_n_0\ : STD_LOGIC;
  signal col_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \col_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal delay_match_g_intp_b_n_0 : STD_LOGIC;
  signal delay_match_g_intp_b_n_1 : STD_LOGIC;
  signal delay_match_g_intp_b_n_2 : STD_LOGIC;
  signal delay_match_g_intp_b_n_3 : STD_LOGIC;
  signal delay_match_g_intp_b_n_4 : STD_LOGIC;
  signal delay_match_g_intp_b_n_5 : STD_LOGIC;
  signal delay_match_g_intp_b_n_6 : STD_LOGIC;
  signal delay_match_g_intp_b_n_7 : STD_LOGIC;
  signal delay_match_g_intp_l_n_0 : STD_LOGIC;
  signal delay_match_g_intp_l_n_1 : STD_LOGIC;
  signal delay_match_g_intp_l_n_2 : STD_LOGIC;
  signal delay_match_g_intp_l_n_3 : STD_LOGIC;
  signal delay_match_g_intp_l_n_4 : STD_LOGIC;
  signal delay_match_g_intp_l_n_5 : STD_LOGIC;
  signal delay_match_g_intp_l_n_6 : STD_LOGIC;
  signal delay_match_g_intp_l_n_7 : STD_LOGIC;
  signal delay_match_g_intp_r_n_0 : STD_LOGIC;
  signal delay_match_g_intp_r_n_1 : STD_LOGIC;
  signal delay_match_g_intp_r_n_2 : STD_LOGIC;
  signal delay_match_g_intp_r_n_3 : STD_LOGIC;
  signal delay_match_g_intp_r_n_4 : STD_LOGIC;
  signal delay_match_g_intp_r_n_5 : STD_LOGIC;
  signal delay_match_g_intp_r_n_6 : STD_LOGIC;
  signal delay_match_g_intp_r_n_7 : STD_LOGIC;
  signal delay_match_rb_orig_b_n_0 : STD_LOGIC;
  signal delay_match_rb_orig_b_n_1 : STD_LOGIC;
  signal delay_match_rb_orig_b_n_2 : STD_LOGIC;
  signal delay_match_rb_orig_b_n_3 : STD_LOGIC;
  signal delay_match_rb_orig_b_n_4 : STD_LOGIC;
  signal delay_match_rb_orig_b_n_5 : STD_LOGIC;
  signal delay_match_rb_orig_b_n_6 : STD_LOGIC;
  signal delay_match_rb_orig_b_n_7 : STD_LOGIC;
  signal delay_valid_n_5 : STD_LOGIC;
  signal delay_valid_n_6 : STD_LOGIC;
  signal delay_valid_n_7 : STD_LOGIC;
  signal delay_valid_n_8 : STD_LOGIC;
  signal g_intp_a_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_intp_a_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_intp_b_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_intp_l_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_intp_l_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_intp_r_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_intp_r_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_orig_c_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_orig_c_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gtOp : STD_LOGIC;
  signal muxed_br_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_br_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_a[0]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_a[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_a[1]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_a[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_a[2]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_a[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_a[3]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_a[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_a[4]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_a[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_a[5]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_a[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_a[6]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_a[6]_i_3_n_0\ : STD_LOGIC;
  signal \muxed_br_a[7]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_a[7]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_a[7]_i_3_n_0\ : STD_LOGIC;
  signal muxed_br_b : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_br_b[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_b[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_b[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_b[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_b[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_b[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_b[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_b[7]_i_1_n_0\ : STD_LOGIC;
  signal \^muxed_br_b_reg[7]_0\ : STD_LOGIC;
  signal muxed_br_l : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_br_l[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_l[0]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_l[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_l[1]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_l[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_l[2]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_l[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_l[3]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_l[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_l[4]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_l[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_l[5]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_l[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_l[6]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_l[7]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_l[7]_i_2_n_0\ : STD_LOGIC;
  signal muxed_br_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_br_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_br_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_br_r[7]_i_2_n_0\ : STD_LOGIC;
  signal muxed_g_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_g_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_a[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_a[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_a[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_a[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_a[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_a[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_a[7]_i_1_n_0\ : STD_LOGIC;
  signal muxed_g_b : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal muxed_g_c : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_g_c[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_c[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_c[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_c[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_c[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_c[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_c[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_c[7]_i_1_n_0\ : STD_LOGIC;
  signal muxed_g_l : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_g_l[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_l[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_l[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_l[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_l[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_l[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_l[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_l[7]_i_1_n_0\ : STD_LOGIC;
  signal muxed_g_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_g_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_g_r[7]_i_1_n_0\ : STD_LOGIC;
  signal muxed_rb_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_rb_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[0]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[1]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[2]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[3]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[4]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[5]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[6]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[7]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_a[7]_i_2_n_0\ : STD_LOGIC;
  signal muxed_rb_b : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_rb_b[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[0]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[1]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[2]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[3]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[4]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[5]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[6]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[7]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_b[7]_i_2_n_0\ : STD_LOGIC;
  signal muxed_rb_l : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_rb_l[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[0]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[1]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[2]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[3]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[4]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[5]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[6]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[7]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_l[7]_i_2_n_0\ : STD_LOGIC;
  signal muxed_rb_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \muxed_rb_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \muxed_rb_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[41]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg[4]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \rb_intp_a_d2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rb_intp_a_d2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rb_intp_a_d2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rb_intp_a_d2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rb_intp_a_d2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rb_intp_a_d2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rb_intp_a_d2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rb_intp_a_d2_reg_n_0_[7]\ : STD_LOGIC;
  signal rb_intp_a_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_intp_b_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_intp_b_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_intp_l_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_intp_l_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_intp_r_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_intp_r_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rb_orig_a_d2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rb_orig_a_d2_reg_n_0_[1]\ : STD_LOGIC;
  signal \rb_orig_a_d2_reg_n_0_[2]\ : STD_LOGIC;
  signal \rb_orig_a_d2_reg_n_0_[3]\ : STD_LOGIC;
  signal \rb_orig_a_d2_reg_n_0_[4]\ : STD_LOGIC;
  signal \rb_orig_a_d2_reg_n_0_[5]\ : STD_LOGIC;
  signal \rb_orig_a_d2_reg_n_0_[6]\ : STD_LOGIC;
  signal \rb_orig_a_d2_reg_n_0_[7]\ : STD_LOGIC;
  signal rb_orig_a_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_orig_b_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_orig_b_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_orig_l_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_orig_l_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_orig_r_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_orig_r_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row : STD_LOGIC;
  signal \row[12]_i_3_n_0\ : STD_LOGIC;
  signal \row[12]_i_4_n_0\ : STD_LOGIC;
  signal \row[12]_i_5_n_0\ : STD_LOGIC;
  signal \row_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \row_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \row_reg[12]_i_2__1_n_7\ : STD_LOGIC;
  signal \row_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \row_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \row_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \row_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \row_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \row_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \row_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \row_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal v_a : STD_LOGIC;
  signal v_b : STD_LOGIC;
  signal v_l : STD_LOGIC;
  signal \valid_ablr[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_15__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_2_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \valid_ablr[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1__0_n_6\ : STD_LOGIC;
  signal \valid_ablr_reg[2]_i_1__0_n_7\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[0]\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[1]\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[2]\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[3]\ : STD_LOGIC;
  signal valid_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal valid_d2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^valid_dm_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \valid_dm_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_row_reg[12]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_row_reg[12]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_row_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_valid_ablr_reg[0]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_ablr_reg[0]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_valid_ablr_reg[2]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_ablr_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col[2]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \col[3]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \col[4]_i_1__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \col[7]_i_1__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \col[8]_i_1__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \col[9]_i_3__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \muxed_br_l[0]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \muxed_br_l[4]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \muxed_br_l[6]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \muxed_br_l[7]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \muxed_br_r[0]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \muxed_br_r[2]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \muxed_br_r[4]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \muxed_g_a[0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \muxed_g_a[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \muxed_g_a[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \muxed_g_a[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \muxed_g_a[4]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \muxed_g_a[5]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \muxed_g_a[6]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \muxed_g_a[7]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \muxed_rb_r[1]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \muxed_rb_r[4]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \row[0]_i_1__1\ : label is "soft_lutpair249";
begin
  \muxed_br_b_reg[7]_0\ <= \^muxed_br_b_reg[7]_0\;
  \valid_dm_reg[3]_0\(0) <= \^valid_dm_reg[3]_0\(0);
\col[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_reg(0),
      O => \plusOp__0\(0)
    );
\col[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_reg__0\(1),
      I1 => col_reg(0),
      O => \plusOp__0\(1)
    );
\col[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \col_reg__0\(2),
      I1 => \col_reg__0\(1),
      I2 => col_reg(0),
      O => \plusOp__0\(2)
    );
\col[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \col_reg__0\(3),
      I1 => col_reg(0),
      I2 => \col_reg__0\(1),
      I3 => \col_reg__0\(2),
      O => \plusOp__0\(3)
    );
\col[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_reg__0\(2),
      I1 => \col_reg__0\(1),
      I2 => col_reg(0),
      I3 => \col_reg__0\(3),
      I4 => \col_reg__0\(4),
      O => \plusOp__0\(4)
    );
\col[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \col_reg__0\(5),
      I1 => \col_reg__0\(2),
      I2 => \col_reg__0\(1),
      I3 => col_reg(0),
      I4 => \col_reg__0\(3),
      I5 => \col_reg__0\(4),
      O => \plusOp__0\(5)
    );
\col[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \col_reg__0\(6),
      I1 => \col[9]_i_3__0_n_0\,
      I2 => \col_reg__0\(5),
      O => \plusOp__0\(6)
    );
\col[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \col_reg__0\(7),
      I1 => \col_reg__0\(5),
      I2 => \col[9]_i_3__0_n_0\,
      I3 => \col_reg__0\(6),
      O => \plusOp__0\(7)
    );
\col[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \col_reg__0\(8),
      I1 => \col_reg__0\(6),
      I2 => \col[9]_i_3__0_n_0\,
      I3 => \col_reg__0\(5),
      I4 => \col_reg__0\(7),
      O => \plusOp__0\(8)
    );
\col[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => row,
      I1 => resetn_out,
      I2 => intc_if(0),
      I3 => sync_active_to_RB_at_G,
      O => \col[9]_i_1__0_n_0\
    );
\col[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \col_reg__0\(9),
      I1 => \col_reg__0\(7),
      I2 => \col_reg__0\(5),
      I3 => \col[9]_i_3__0_n_0\,
      I4 => \col_reg__0\(6),
      I5 => \col_reg__0\(8),
      O => \plusOp__0\(9)
    );
\col[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \col_reg__0\(4),
      I1 => \col_reg__0\(3),
      I2 => col_reg(0),
      I3 => \col_reg__0\(1),
      I4 => \col_reg__0\(2),
      O => \col[9]_i_3__0_n_0\
    );
\col_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(0),
      Q => col_reg(0),
      S => \col[9]_i_1__0_n_0\
    );
\col_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(1),
      Q => \col_reg__0\(1),
      R => \col[9]_i_1__0_n_0\
    );
\col_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(2),
      Q => \col_reg__0\(2),
      R => \col[9]_i_1__0_n_0\
    );
\col_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(3),
      Q => \col_reg__0\(3),
      R => \col[9]_i_1__0_n_0\
    );
\col_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(4),
      Q => \col_reg__0\(4),
      R => \col[9]_i_1__0_n_0\
    );
\col_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(5),
      Q => \col_reg__0\(5),
      R => \col[9]_i_1__0_n_0\
    );
\col_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(6),
      Q => \col_reg__0\(6),
      R => \col[9]_i_1__0_n_0\
    );
\col_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(7),
      Q => \col_reg__0\(7),
      R => \col[9]_i_1__0_n_0\
    );
\col_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(8),
      Q => \col_reg__0\(8),
      R => \col[9]_i_1__0_n_0\
    );
\col_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(9),
      Q => \col_reg__0\(9),
      R => \col[9]_i_1__0_n_0\
    );
delay_match_g_intp_a: entity work.\design_1_v_cfa_0_0_DELAY__parameterized16_17\
     port map (
      D(7 downto 0) => \needs_delay.shift_register_reg[4]_3\(7 downto 0),
      G_r4c2_d(7 downto 0) => G_r4c2_d(7 downto 0),
      aclk => aclk,
      g_select_ce => g_select_ce
    );
delay_match_g_intp_b: entity work.\design_1_v_cfa_0_0_DELAY__parameterized16_18\
     port map (
      D(7) => delay_match_g_intp_b_n_0,
      D(6) => delay_match_g_intp_b_n_1,
      D(5) => delay_match_g_intp_b_n_2,
      D(4) => delay_match_g_intp_b_n_3,
      D(3) => delay_match_g_intp_b_n_4,
      D(2) => delay_match_g_intp_b_n_5,
      D(1) => delay_match_g_intp_b_n_6,
      D(0) => delay_match_g_intp_b_n_7,
      RB_G_g_intp_b_d(7 downto 0) => RB_G_g_intp_b_d(7 downto 0),
      aclk => aclk,
      g_select_ce => g_select_ce
    );
delay_match_g_intp_l: entity work.\design_1_v_cfa_0_0_DELAY__parameterized16_19\
     port map (
      D(7) => delay_match_g_intp_l_n_0,
      D(6) => delay_match_g_intp_l_n_1,
      D(5) => delay_match_g_intp_l_n_2,
      D(4) => delay_match_g_intp_l_n_3,
      D(3) => delay_match_g_intp_l_n_4,
      D(2) => delay_match_g_intp_l_n_5,
      D(1) => delay_match_g_intp_l_n_6,
      D(0) => delay_match_g_intp_l_n_7,
      RB_G_g_intp_l_d(7 downto 0) => RB_G_g_intp_l_d(7 downto 0),
      aclk => aclk,
      g_select_ce => g_select_ce
    );
delay_match_g_intp_r: entity work.\design_1_v_cfa_0_0_DELAY__parameterized16_20\
     port map (
      D(7) => delay_match_g_intp_r_n_0,
      D(6) => delay_match_g_intp_r_n_1,
      D(5) => delay_match_g_intp_r_n_2,
      D(4) => delay_match_g_intp_r_n_3,
      D(3) => delay_match_g_intp_r_n_4,
      D(2) => delay_match_g_intp_r_n_5,
      D(1) => delay_match_g_intp_r_n_6,
      D(0) => delay_match_g_intp_r_n_7,
      G_r3c1_d(7 downto 0) => G_r3c1_d(7 downto 0),
      aclk => aclk,
      g_select_ce => g_select_ce
    );
delay_match_g_orig_c: entity work.\design_1_v_cfa_0_0_DELAY__parameterized23\
     port map (
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][38]\(6 downto 0) => \needs_delay.shift_register_reg[1][38]\(6 downto 0),
      nhood(6 downto 0) => nhood(6 downto 0)
    );
delay_match_rb_orig_a: entity work.\design_1_v_cfa_0_0_DELAY__parameterized23_21\
     port map (
      D(7 downto 0) => \needs_delay.shift_register_reg[41]_2\(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][40]__0\ => \needs_delay.shift_register_reg[1][40]__0\,
      \needs_delay.shift_register_reg[1][41]__0\ => \needs_delay.shift_register_reg[1][41]__0\,
      \needs_delay.shift_register_reg[1][42]__0\ => \needs_delay.shift_register_reg[1][42]__0\,
      \needs_delay.shift_register_reg[1][43]__0\ => \needs_delay.shift_register_reg[1][43]__0\,
      \needs_delay.shift_register_reg[1][44]__0\ => \needs_delay.shift_register_reg[1][44]__0\,
      \needs_delay.shift_register_reg[1][45]__0\ => \needs_delay.shift_register_reg[1][45]__0\,
      \needs_delay.shift_register_reg[1][46]__0\ => \needs_delay.shift_register_reg[1][46]__0\,
      \needs_delay.shift_register_reg[1][47]__0\ => \needs_delay.shift_register_reg[1][47]__0\
    );
delay_match_rb_orig_b: entity work.\design_1_v_cfa_0_0_DELAY__parameterized23_22\
     port map (
      D(7) => delay_match_rb_orig_b_n_0,
      D(6) => delay_match_rb_orig_b_n_1,
      D(5) => delay_match_rb_orig_b_n_2,
      D(4) => delay_match_rb_orig_b_n_3,
      D(3) => delay_match_rb_orig_b_n_4,
      D(2) => delay_match_rb_orig_b_n_5,
      D(1) => delay_match_rb_orig_b_n_6,
      D(0) => delay_match_rb_orig_b_n_7,
      aclk => aclk,
      intc_if(0) => intc_if(0),
      nhood(7 downto 0) => nhood(14 downto 7)
    );
delay_valid: entity work.\design_1_v_cfa_0_0_DELAY__parameterized24\
     port map (
      D(3 downto 0) => valid_d(3 downto 0),
      Q(3) => \valid_ablr_reg_n_0_[3]\,
      Q(2) => \valid_ablr_reg_n_0_[2]\,
      Q(1) => \valid_ablr_reg_n_0_[1]\,
      Q(0) => \valid_ablr_reg_n_0_[0]\,
      aclk => aclk,
      \col_reg[0]\(0) => col_reg(0),
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      \muxed_br_b_reg[7]\ => \^muxed_br_b_reg[7]_0\,
      rb_select_ce => rb_select_ce,
      \row_reg[0]\(0) => \^valid_dm_reg[3]_0\(0),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0),
      \valid_d2_reg[3]\(3 downto 0) => valid_d2(3 downto 0),
      \valid_dm_reg[3]\(3) => delay_valid_n_5,
      \valid_dm_reg[3]\(2) => delay_valid_n_6,
      \valid_dm_reg[3]\(1) => delay_valid_n_7,
      \valid_dm_reg[3]\(0) => delay_valid_n_8
    );
\g_intp_a_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[4]_3\(0),
      Q => g_intp_a_d2(0),
      R => '0'
    );
\g_intp_a_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[4]_3\(1),
      Q => g_intp_a_d2(1),
      R => '0'
    );
\g_intp_a_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[4]_3\(2),
      Q => g_intp_a_d2(2),
      R => '0'
    );
\g_intp_a_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[4]_3\(3),
      Q => g_intp_a_d2(3),
      R => '0'
    );
\g_intp_a_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[4]_3\(4),
      Q => g_intp_a_d2(4),
      R => '0'
    );
\g_intp_a_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[4]_3\(5),
      Q => g_intp_a_d2(5),
      R => '0'
    );
\g_intp_a_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[4]_3\(6),
      Q => g_intp_a_d2(6),
      R => '0'
    );
\g_intp_a_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[4]_3\(7),
      Q => g_intp_a_d2(7),
      R => '0'
    );
\g_intp_a_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_a_d2(0),
      Q => g_intp_a_d3(0),
      R => '0'
    );
\g_intp_a_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_a_d2(1),
      Q => g_intp_a_d3(1),
      R => '0'
    );
\g_intp_a_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_a_d2(2),
      Q => g_intp_a_d3(2),
      R => '0'
    );
\g_intp_a_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_a_d2(3),
      Q => g_intp_a_d3(3),
      R => '0'
    );
\g_intp_a_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_a_d2(4),
      Q => g_intp_a_d3(4),
      R => '0'
    );
\g_intp_a_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_a_d2(5),
      Q => g_intp_a_d3(5),
      R => '0'
    );
\g_intp_a_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_a_d2(6),
      Q => g_intp_a_d3(6),
      R => '0'
    );
\g_intp_a_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_a_d2(7),
      Q => g_intp_a_d3(7),
      R => '0'
    );
\g_intp_b_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_b_n_7,
      Q => g_intp_b_d2(0),
      R => '0'
    );
\g_intp_b_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_b_n_6,
      Q => g_intp_b_d2(1),
      R => '0'
    );
\g_intp_b_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_b_n_5,
      Q => g_intp_b_d2(2),
      R => '0'
    );
\g_intp_b_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_b_n_4,
      Q => g_intp_b_d2(3),
      R => '0'
    );
\g_intp_b_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_b_n_3,
      Q => g_intp_b_d2(4),
      R => '0'
    );
\g_intp_b_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_b_n_2,
      Q => g_intp_b_d2(5),
      R => '0'
    );
\g_intp_b_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_b_n_1,
      Q => g_intp_b_d2(6),
      R => '0'
    );
\g_intp_b_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_b_n_0,
      Q => g_intp_b_d2(7),
      R => '0'
    );
\g_intp_l_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_l_n_7,
      Q => g_intp_l_d2(0),
      R => '0'
    );
\g_intp_l_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_l_n_6,
      Q => g_intp_l_d2(1),
      R => '0'
    );
\g_intp_l_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_l_n_5,
      Q => g_intp_l_d2(2),
      R => '0'
    );
\g_intp_l_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_l_n_4,
      Q => g_intp_l_d2(3),
      R => '0'
    );
\g_intp_l_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_l_n_3,
      Q => g_intp_l_d2(4),
      R => '0'
    );
\g_intp_l_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_l_n_2,
      Q => g_intp_l_d2(5),
      R => '0'
    );
\g_intp_l_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_l_n_1,
      Q => g_intp_l_d2(6),
      R => '0'
    );
\g_intp_l_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_l_n_0,
      Q => g_intp_l_d2(7),
      R => '0'
    );
\g_intp_l_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_l_d2(0),
      Q => g_intp_l_d3(0),
      R => '0'
    );
\g_intp_l_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_l_d2(1),
      Q => g_intp_l_d3(1),
      R => '0'
    );
\g_intp_l_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_l_d2(2),
      Q => g_intp_l_d3(2),
      R => '0'
    );
\g_intp_l_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_l_d2(3),
      Q => g_intp_l_d3(3),
      R => '0'
    );
\g_intp_l_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_l_d2(4),
      Q => g_intp_l_d3(4),
      R => '0'
    );
\g_intp_l_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_l_d2(5),
      Q => g_intp_l_d3(5),
      R => '0'
    );
\g_intp_l_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_l_d2(6),
      Q => g_intp_l_d3(6),
      R => '0'
    );
\g_intp_l_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_l_d2(7),
      Q => g_intp_l_d3(7),
      R => '0'
    );
\g_intp_r_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_r_n_7,
      Q => g_intp_r_d2(0),
      R => '0'
    );
\g_intp_r_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_r_n_6,
      Q => g_intp_r_d2(1),
      R => '0'
    );
\g_intp_r_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_r_n_5,
      Q => g_intp_r_d2(2),
      R => '0'
    );
\g_intp_r_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_r_n_4,
      Q => g_intp_r_d2(3),
      R => '0'
    );
\g_intp_r_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_r_n_3,
      Q => g_intp_r_d2(4),
      R => '0'
    );
\g_intp_r_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_r_n_2,
      Q => g_intp_r_d2(5),
      R => '0'
    );
\g_intp_r_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_r_n_1,
      Q => g_intp_r_d2(6),
      R => '0'
    );
\g_intp_r_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_g_intp_r_n_0,
      Q => g_intp_r_d2(7),
      R => '0'
    );
\g_intp_r_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_r_d2(0),
      Q => g_intp_r_d3(0),
      R => '0'
    );
\g_intp_r_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_r_d2(1),
      Q => g_intp_r_d3(1),
      R => '0'
    );
\g_intp_r_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_r_d2(2),
      Q => g_intp_r_d3(2),
      R => '0'
    );
\g_intp_r_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_r_d2(3),
      Q => g_intp_r_d3(3),
      R => '0'
    );
\g_intp_r_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_r_d2(4),
      Q => g_intp_r_d3(4),
      R => '0'
    );
\g_intp_r_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_r_d2(5),
      Q => g_intp_r_d3(5),
      R => '0'
    );
\g_intp_r_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_r_d2(6),
      Q => g_intp_r_d3(6),
      R => '0'
    );
\g_intp_r_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_intp_r_d2(7),
      Q => g_intp_r_d3(7),
      R => '0'
    );
\g_orig_c_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[38][7]\(0),
      Q => g_orig_c_d2(0),
      R => '0'
    );
\g_orig_c_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[38][7]\(1),
      Q => g_orig_c_d2(1),
      R => '0'
    );
\g_orig_c_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[38][7]\(2),
      Q => g_orig_c_d2(2),
      R => '0'
    );
\g_orig_c_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[38][7]\(3),
      Q => g_orig_c_d2(3),
      R => '0'
    );
\g_orig_c_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[38][7]\(4),
      Q => g_orig_c_d2(4),
      R => '0'
    );
\g_orig_c_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[38][7]\(5),
      Q => g_orig_c_d2(5),
      R => '0'
    );
\g_orig_c_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[38][7]\(6),
      Q => g_orig_c_d2(6),
      R => '0'
    );
\g_orig_c_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[38][7]\(7),
      Q => g_orig_c_d2(7),
      R => '0'
    );
\g_orig_c_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_orig_c_d2(0),
      Q => g_orig_c_d3(0),
      R => '0'
    );
\g_orig_c_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_orig_c_d2(1),
      Q => g_orig_c_d3(1),
      R => '0'
    );
\g_orig_c_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_orig_c_d2(2),
      Q => g_orig_c_d3(2),
      R => '0'
    );
\g_orig_c_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_orig_c_d2(3),
      Q => g_orig_c_d3(3),
      R => '0'
    );
\g_orig_c_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_orig_c_d2(4),
      Q => g_orig_c_d3(4),
      R => '0'
    );
\g_orig_c_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_orig_c_d2(5),
      Q => g_orig_c_d3(5),
      R => '0'
    );
\g_orig_c_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_orig_c_d2(6),
      Q => g_orig_c_d3(6),
      R => '0'
    );
\g_orig_c_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => g_orig_c_d2(7),
      Q => g_orig_c_d3(7),
      R => '0'
    );
get_RB: entity work.design_1_v_cfa_0_0_bilinear_join_ed
     port map (
      Q(7 downto 0) => muxed_g_c(7 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      core_en_i_reg => core_en_i_reg_1,
      intc_if(0) => intc_if(0),
      \muxed_br_a_reg[7]\(7 downto 0) => muxed_br_a(7 downto 0),
      \muxed_br_b_reg[7]\(7 downto 0) => muxed_br_b(7 downto 0),
      \muxed_br_l_reg[7]\(7 downto 0) => muxed_br_l(7 downto 0),
      \muxed_br_r_reg[7]\(7 downto 0) => muxed_br_r(7 downto 0),
      \muxed_g_a_reg[7]\(7 downto 0) => muxed_g_a(7 downto 0),
      \muxed_g_b_reg[7]\(7 downto 0) => muxed_g_b(7 downto 0),
      \muxed_g_l_reg[7]\(7 downto 0) => muxed_g_l(7 downto 0),
      \muxed_g_r_reg[7]\(7 downto 0) => muxed_g_r(7 downto 0),
      \muxed_rb_a_reg[7]\(7 downto 0) => muxed_rb_a(7 downto 0),
      \muxed_rb_b_reg[7]\(7 downto 0) => muxed_rb_b(7 downto 0),
      \muxed_rb_l_reg[7]\(7 downto 0) => muxed_rb_l(7 downto 0),
      \muxed_rb_r_reg[7]\(7 downto 0) => muxed_rb_r(7 downto 0),
      \needs_delay.shift_register_reg[5][7]__0\(7 downto 0) => \needs_delay.shift_register_reg[5][7]__0\(7 downto 0),
      \q_reg[0]_0\(0) => \q_reg[0]\(0),
      \raw_reg[10]_0\(0) => \raw_reg[10]\(0),
      \valid_dm_reg[3]\(3) => v_a,
      \valid_dm_reg[3]\(2) => v_b,
      \valid_dm_reg[3]\(1) => v_l,
      \valid_dm_reg[3]\(0) => \valid_dm_reg_n_0_[0]\
    );
\muxed_br_a[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \muxed_br_a[7]_i_3_n_0\,
      I1 => rb_intp_a_d3(0),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => rb_orig_a_d3(0),
      I4 => \muxed_br_a[0]_i_2_n_0\,
      O => \muxed_br_a[0]_i_1_n_0\
    );
\muxed_br_a[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00088CC8800"
    )
        port map (
      I0 => RB_nhood(24),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => rb_intp_a_d3(0),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \rb_orig_a_d2_reg_n_0_[0]\,
      I5 => \time_control_regs[0]\(0),
      O => \muxed_br_a[0]_i_2_n_0\
    );
\muxed_br_a[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rb_intp_a_d3(1),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \rb_orig_a_d2_reg_n_0_[1]\,
      I3 => \time_control_regs[0]\(0),
      I4 => \muxed_br_a[1]_i_2_n_0\,
      O => \muxed_br_a[1]_i_1_n_0\
    );
\muxed_br_a[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RB_nhood(25),
      I1 => \rb_orig_a_d2_reg_n_0_[1]\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_intp_a_d3(1),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_a_d3(1),
      O => \muxed_br_a[1]_i_2_n_0\
    );
\muxed_br_a[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \muxed_br_a[7]_i_3_n_0\,
      I1 => rb_intp_a_d3(2),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => rb_orig_a_d3(2),
      I4 => \muxed_br_a[2]_i_2_n_0\,
      O => \muxed_br_a[2]_i_1_n_0\
    );
\muxed_br_a[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00088CC8800"
    )
        port map (
      I0 => RB_nhood(26),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => rb_intp_a_d3(2),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \rb_orig_a_d2_reg_n_0_[2]\,
      I5 => \time_control_regs[0]\(0),
      O => \muxed_br_a[2]_i_2_n_0\
    );
\muxed_br_a[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \muxed_br_a[7]_i_3_n_0\,
      I1 => rb_intp_a_d3(3),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => rb_orig_a_d3(3),
      I4 => \muxed_br_a[3]_i_2_n_0\,
      O => \muxed_br_a[3]_i_1_n_0\
    );
\muxed_br_a[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00088CC8800"
    )
        port map (
      I0 => RB_nhood(27),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => rb_intp_a_d3(3),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \rb_orig_a_d2_reg_n_0_[3]\,
      I5 => \time_control_regs[0]\(0),
      O => \muxed_br_a[3]_i_2_n_0\
    );
\muxed_br_a[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rb_intp_a_d3(4),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \rb_orig_a_d2_reg_n_0_[4]\,
      I3 => \time_control_regs[0]\(0),
      I4 => \muxed_br_a[4]_i_2_n_0\,
      O => \muxed_br_a[4]_i_1_n_0\
    );
\muxed_br_a[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RB_nhood(28),
      I1 => \rb_orig_a_d2_reg_n_0_[4]\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_intp_a_d3(4),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_a_d3(4),
      O => \muxed_br_a[4]_i_2_n_0\
    );
\muxed_br_a[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => RB_nhood(29),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \rb_orig_a_d2_reg_n_0_[5]\,
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => \muxed_br_a[5]_i_2_n_0\,
      O => \muxed_br_a[5]_i_1_n_0\
    );
\muxed_br_a[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF04450445044"
    )
        port map (
      I0 => \muxed_br_a[7]_i_3_n_0\,
      I1 => rb_orig_a_d3(5),
      I2 => rb_intp_a_d3(5),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \rb_orig_a_d2_reg_n_0_[5]\,
      I5 => \time_control_regs[0]\(0),
      O => \muxed_br_a[5]_i_2_n_0\
    );
\muxed_br_a[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => RB_nhood(30),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \rb_orig_a_d2_reg_n_0_[6]\,
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => \muxed_br_a[6]_i_3_n_0\,
      O => \muxed_br_a[6]_i_1_n_0\
    );
\muxed_br_a[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^valid_dm_reg[3]_0\(0),
      I1 => \core_control_regs[0]\(1),
      I2 => \core_control_regs[0]\(0),
      O => \muxed_br_a[6]_i_2_n_0\
    );
\muxed_br_a[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF008F8FCF008888"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[6]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_intp_a_d3(6),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_a_d3(6),
      O => \muxed_br_a[6]_i_3_n_0\
    );
\muxed_br_a[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88A88"
    )
        port map (
      I0 => \muxed_br_a[7]_i_2_n_0\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_a_d3(7),
      I4 => \rb_orig_a_d2_reg_n_0_[7]\,
      O => \muxed_br_a[7]_i_1_n_0\
    );
\muxed_br_a[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3BBBB"
    )
        port map (
      I0 => rb_intp_a_d3(7),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(31),
      I3 => \time_control_regs[0]\(0),
      I4 => \muxed_br_a[6]_i_2_n_0\,
      O => \muxed_br_a[7]_i_2_n_0\
    );
\muxed_br_a[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \muxed_br_a[7]_i_3_n_0\
    );
\muxed_br_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_a[0]_i_1_n_0\,
      Q => muxed_br_a(0),
      R => '0'
    );
\muxed_br_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_a[1]_i_1_n_0\,
      Q => muxed_br_a(1),
      R => '0'
    );
\muxed_br_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_a[2]_i_1_n_0\,
      Q => muxed_br_a(2),
      R => '0'
    );
\muxed_br_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_a[3]_i_1_n_0\,
      Q => muxed_br_a(3),
      R => '0'
    );
\muxed_br_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_a[4]_i_1_n_0\,
      Q => muxed_br_a(4),
      R => '0'
    );
\muxed_br_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_a[5]_i_1_n_0\,
      Q => muxed_br_a(5),
      R => '0'
    );
\muxed_br_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_a[6]_i_1_n_0\,
      Q => muxed_br_a(6),
      R => '0'
    );
\muxed_br_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_a[7]_i_1_n_0\,
      Q => muxed_br_a(7),
      R => '0'
    );
\muxed_br_b[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => rb_orig_b_d3(0),
      I1 => rb_intp_b_d3(0),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d2(0),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(0),
      O => \muxed_br_b[0]_i_1_n_0\
    );
\muxed_br_b[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => rb_orig_b_d3(1),
      I1 => rb_intp_b_d3(1),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d2(1),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(1),
      O => \muxed_br_b[1]_i_1_n_0\
    );
\muxed_br_b[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => rb_orig_b_d3(2),
      I1 => rb_intp_b_d3(2),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d2(2),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(2),
      O => \muxed_br_b[2]_i_1_n_0\
    );
\muxed_br_b[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => rb_orig_b_d3(3),
      I1 => rb_intp_b_d3(3),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d2(3),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(3),
      O => \muxed_br_b[3]_i_1_n_0\
    );
\muxed_br_b[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => rb_orig_b_d3(4),
      I1 => rb_intp_b_d3(4),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d2(4),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(4),
      O => \muxed_br_b[4]_i_1_n_0\
    );
\muxed_br_b[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => rb_orig_b_d3(5),
      I1 => rb_intp_b_d3(5),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d2(5),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(5),
      O => \muxed_br_b[5]_i_1_n_0\
    );
\muxed_br_b[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => rb_orig_b_d3(6),
      I1 => rb_intp_b_d3(6),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d2(6),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(6),
      O => \muxed_br_b[6]_i_1_n_0\
    );
\muxed_br_b[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0A0C0CFA0A"
    )
        port map (
      I0 => rb_orig_b_d3(7),
      I1 => rb_intp_b_d3(7),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d2(7),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(7),
      O => \muxed_br_b[7]_i_1_n_0\
    );
\muxed_br_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_b[0]_i_1_n_0\,
      Q => muxed_br_b(0),
      R => '0'
    );
\muxed_br_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_b[1]_i_1_n_0\,
      Q => muxed_br_b(1),
      R => '0'
    );
\muxed_br_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_b[2]_i_1_n_0\,
      Q => muxed_br_b(2),
      R => '0'
    );
\muxed_br_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_b[3]_i_1_n_0\,
      Q => muxed_br_b(3),
      R => '0'
    );
\muxed_br_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_b[4]_i_1_n_0\,
      Q => muxed_br_b(4),
      R => '0'
    );
\muxed_br_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_b[5]_i_1_n_0\,
      Q => muxed_br_b(5),
      R => '0'
    );
\muxed_br_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_b[6]_i_1_n_0\,
      Q => muxed_br_b(6),
      R => '0'
    );
\muxed_br_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_b[7]_i_1_n_0\,
      Q => muxed_br_b(7),
      R => '0'
    );
\muxed_br_l[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000EEEE"
    )
        port map (
      I0 => \muxed_br_l[0]_i_2_n_0\,
      I1 => \needs_delay.shift_register_reg[1][8]\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_l_d2(0),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_l_d3(0),
      O => \muxed_br_l[0]_i_1_n_0\
    );
\muxed_br_l[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => rb_intp_l_d3(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \muxed_br_l[0]_i_2_n_0\
    );
\muxed_br_l[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rb_orig_l_d2(1),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(17),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \muxed_br_l[1]_i_2_n_0\,
      O => \muxed_br_l[1]_i_1_n_0\
    );
\muxed_br_l[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFCAC0C"
    )
        port map (
      I0 => rb_orig_l_d2(1),
      I1 => rb_intp_l_d3(1),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => \time_control_regs[0]\(0),
      I4 => rb_orig_l_d3(1),
      O => \muxed_br_l[1]_i_2_n_0\
    );
\muxed_br_l[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000EEEE"
    )
        port map (
      I0 => \muxed_br_l[2]_i_2_n_0\,
      I1 => \needs_delay.shift_register_reg[1][10]\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_l_d2(2),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_l_d3(2),
      O => \muxed_br_l[2]_i_1_n_0\
    );
\muxed_br_l[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => rb_intp_l_d3(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \muxed_br_l[2]_i_2_n_0\
    );
\muxed_br_l[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \muxed_br_l[3]_i_2_n_0\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(19),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => rb_intp_l_d3(3),
      O => \muxed_br_l[3]_i_1_n_0\
    );
\muxed_br_l[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555541147DD7"
    )
        port map (
      I0 => rb_orig_l_d2(3),
      I1 => \^valid_dm_reg[3]_0\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \core_control_regs[0]\(0),
      I4 => rb_orig_l_d3(3),
      I5 => \time_control_regs[0]\(0),
      O => \muxed_br_l[3]_i_2_n_0\
    );
\muxed_br_l[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000EEEE"
    )
        port map (
      I0 => \muxed_br_l[4]_i_2_n_0\,
      I1 => \needs_delay.shift_register_reg[1][12]\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_l_d2(4),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_l_d3(4),
      O => \muxed_br_l[4]_i_1_n_0\
    );
\muxed_br_l[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => rb_intp_l_d3(4),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \muxed_br_l[4]_i_2_n_0\
    );
\muxed_br_l[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => rb_intp_l_d3(5),
      I3 => RB_nhood(21),
      I4 => \muxed_br_l[5]_i_2_n_0\,
      O => \muxed_br_l[5]_i_1_n_0\
    );
\muxed_br_l[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888088808880"
    )
        port map (
      I0 => rb_orig_l_d2(5),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => \time_control_regs[0]\(0),
      I4 => rb_orig_l_d3(5),
      I5 => col_reg(0),
      O => \muxed_br_l[5]_i_2_n_0\
    );
\muxed_br_l[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000EEEE"
    )
        port map (
      I0 => \muxed_br_l[6]_i_2_n_0\,
      I1 => \needs_delay.shift_register_reg[1][14]\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_l_d2(6),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_l_d3(6),
      O => \muxed_br_l[6]_i_1_n_0\
    );
\muxed_br_l[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => rb_intp_l_d3(6),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \muxed_br_l[6]_i_2_n_0\
    );
\muxed_br_l[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000EEEE"
    )
        port map (
      I0 => \muxed_br_l[7]_i_2_n_0\,
      I1 => \needs_delay.shift_register_reg[1][15]\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_l_d2(7),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_l_d3(7),
      O => \muxed_br_l[7]_i_1_n_0\
    );
\muxed_br_l[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => rb_intp_l_d3(7),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \muxed_br_l[7]_i_2_n_0\
    );
\muxed_br_l_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_l[0]_i_1_n_0\,
      Q => muxed_br_l(0),
      R => '0'
    );
\muxed_br_l_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_l[1]_i_1_n_0\,
      Q => muxed_br_l(1),
      R => '0'
    );
\muxed_br_l_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_l[2]_i_1_n_0\,
      Q => muxed_br_l(2),
      R => '0'
    );
\muxed_br_l_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_l[3]_i_1_n_0\,
      Q => muxed_br_l(3),
      R => '0'
    );
\muxed_br_l_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_l[4]_i_1_n_0\,
      Q => muxed_br_l(4),
      R => '0'
    );
\muxed_br_l_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_l[5]_i_1_n_0\,
      Q => muxed_br_l(5),
      R => '0'
    );
\muxed_br_l_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_l[6]_i_1_n_0\,
      Q => muxed_br_l(6),
      R => '0'
    );
\muxed_br_l_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_l[7]_i_1_n_0\,
      Q => muxed_br_l(7),
      R => '0'
    );
\muxed_br_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000EEEE"
    )
        port map (
      I0 => \muxed_br_r[0]_i_2_n_0\,
      I1 => \needs_delay.shift_register_reg[1][8]_0\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_r_d2(0),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_r_d3(0),
      O => \muxed_br_r[0]_i_1_n_0\
    );
\muxed_br_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => rb_intp_r_d3(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \muxed_br_r[0]_i_2_n_0\
    );
\muxed_br_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rb_orig_r_d2(1),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(9),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \muxed_br_r[1]_i_2_n_0\,
      O => \muxed_br_r[1]_i_1_n_0\
    );
\muxed_br_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFCAC0C"
    )
        port map (
      I0 => rb_orig_r_d2(1),
      I1 => rb_intp_r_d3(1),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => \time_control_regs[0]\(0),
      I4 => rb_orig_r_d3(1),
      O => \muxed_br_r[1]_i_2_n_0\
    );
\muxed_br_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000EEEE"
    )
        port map (
      I0 => \muxed_br_r[2]_i_2_n_0\,
      I1 => \needs_delay.shift_register_reg[1][10]_0\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_r_d2(2),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_r_d3(2),
      O => \muxed_br_r[2]_i_1_n_0\
    );
\muxed_br_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => rb_intp_r_d3(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \muxed_br_r[2]_i_2_n_0\
    );
\muxed_br_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \muxed_br_r[3]_i_2_n_0\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(11),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => rb_intp_r_d3(3),
      O => \muxed_br_r[3]_i_1_n_0\
    );
\muxed_br_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555541147DD7"
    )
        port map (
      I0 => rb_orig_r_d2(3),
      I1 => \^valid_dm_reg[3]_0\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \core_control_regs[0]\(0),
      I4 => rb_orig_r_d3(3),
      I5 => \time_control_regs[0]\(0),
      O => \muxed_br_r[3]_i_2_n_0\
    );
\muxed_br_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rb_orig_r_d2(4),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(12),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \muxed_br_r[4]_i_2_n_0\,
      O => \muxed_br_r[4]_i_1_n_0\
    );
\muxed_br_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFCAC0C"
    )
        port map (
      I0 => rb_orig_r_d2(4),
      I1 => rb_intp_r_d3(4),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => \time_control_regs[0]\(0),
      I4 => rb_orig_r_d3(4),
      O => \muxed_br_r[4]_i_2_n_0\
    );
\muxed_br_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => rb_intp_r_d3(5),
      I3 => RB_nhood(13),
      I4 => \muxed_br_r[5]_i_2_n_0\,
      O => \muxed_br_r[5]_i_1_n_0\
    );
\muxed_br_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888088808880"
    )
        port map (
      I0 => rb_orig_r_d2(5),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => \time_control_regs[0]\(0),
      I4 => rb_orig_r_d3(5),
      I5 => col_reg(0),
      O => \muxed_br_r[5]_i_2_n_0\
    );
\muxed_br_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => rb_intp_r_d3(6),
      I3 => RB_nhood(14),
      I4 => \muxed_br_r[6]_i_2_n_0\,
      O => \muxed_br_r[6]_i_1_n_0\
    );
\muxed_br_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888088808880"
    )
        port map (
      I0 => rb_orig_r_d2(6),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => \time_control_regs[0]\(0),
      I4 => rb_orig_r_d3(6),
      I5 => col_reg(0),
      O => \muxed_br_r[6]_i_2_n_0\
    );
\muxed_br_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F800F088F8"
    )
        port map (
      I0 => rb_orig_r_d3(7),
      I1 => col_reg(0),
      I2 => \muxed_br_r[7]_i_2_n_0\,
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \muxed_br_a[7]_i_3_n_0\,
      I5 => rb_orig_r_d2(7),
      O => \muxed_br_r[7]_i_1_n_0\
    );
\muxed_br_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEB8228"
    )
        port map (
      I0 => RB_nhood(15),
      I1 => \^valid_dm_reg[3]_0\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \core_control_regs[0]\(0),
      I4 => rb_intp_r_d3(7),
      O => \muxed_br_r[7]_i_2_n_0\
    );
\muxed_br_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_r[0]_i_1_n_0\,
      Q => muxed_br_r(0),
      R => '0'
    );
\muxed_br_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_r[1]_i_1_n_0\,
      Q => muxed_br_r(1),
      R => '0'
    );
\muxed_br_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_r[2]_i_1_n_0\,
      Q => muxed_br_r(2),
      R => '0'
    );
\muxed_br_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_r[3]_i_1_n_0\,
      Q => muxed_br_r(3),
      R => '0'
    );
\muxed_br_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_r[4]_i_1_n_0\,
      Q => muxed_br_r(4),
      R => '0'
    );
\muxed_br_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_r[5]_i_1_n_0\,
      Q => muxed_br_r(5),
      R => '0'
    );
\muxed_br_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_r[6]_i_1_n_0\,
      Q => muxed_br_r(6),
      R => '0'
    );
\muxed_br_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_br_r[7]_i_1_n_0\,
      Q => muxed_br_r(7),
      R => '0'
    );
\muxed_g_a[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_intp_a_d3(0),
      I1 => \time_control_regs[0]\(0),
      I2 => g_intp_a_d2(0),
      O => \muxed_g_a[0]_i_1_n_0\
    );
\muxed_g_a[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_intp_a_d3(1),
      I1 => \time_control_regs[0]\(0),
      I2 => g_intp_a_d2(1),
      O => \muxed_g_a[1]_i_1_n_0\
    );
\muxed_g_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_intp_a_d3(2),
      I1 => \time_control_regs[0]\(0),
      I2 => g_intp_a_d2(2),
      O => \muxed_g_a[2]_i_1_n_0\
    );
\muxed_g_a[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_intp_a_d3(3),
      I1 => \time_control_regs[0]\(0),
      I2 => g_intp_a_d2(3),
      O => \muxed_g_a[3]_i_1_n_0\
    );
\muxed_g_a[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_intp_a_d3(4),
      I1 => \time_control_regs[0]\(0),
      I2 => g_intp_a_d2(4),
      O => \muxed_g_a[4]_i_1_n_0\
    );
\muxed_g_a[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_intp_a_d3(5),
      I1 => \time_control_regs[0]\(0),
      I2 => g_intp_a_d2(5),
      O => \muxed_g_a[5]_i_1_n_0\
    );
\muxed_g_a[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_intp_a_d3(6),
      I1 => \time_control_regs[0]\(0),
      I2 => g_intp_a_d2(6),
      O => \muxed_g_a[6]_i_1_n_0\
    );
\muxed_g_a[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_intp_a_d3(7),
      I1 => \time_control_regs[0]\(0),
      I2 => g_intp_a_d2(7),
      O => \muxed_g_a[7]_i_1_n_0\
    );
\muxed_g_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_a[0]_i_1_n_0\,
      Q => muxed_g_a(0),
      R => '0'
    );
\muxed_g_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_a[1]_i_1_n_0\,
      Q => muxed_g_a(1),
      R => '0'
    );
\muxed_g_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_a[2]_i_1_n_0\,
      Q => muxed_g_a(2),
      R => '0'
    );
\muxed_g_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_a[3]_i_1_n_0\,
      Q => muxed_g_a(3),
      R => '0'
    );
\muxed_g_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_a[4]_i_1_n_0\,
      Q => muxed_g_a(4),
      R => '0'
    );
\muxed_g_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_a[5]_i_1_n_0\,
      Q => muxed_g_a(5),
      R => '0'
    );
\muxed_g_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_a[6]_i_1_n_0\,
      Q => muxed_g_a(6),
      R => '0'
    );
\muxed_g_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_a[7]_i_1_n_0\,
      Q => muxed_g_a(7),
      R => '0'
    );
\muxed_g_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => g_intp_b_d2(0),
      Q => muxed_g_b(0),
      R => '0'
    );
\muxed_g_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => g_intp_b_d2(1),
      Q => muxed_g_b(1),
      R => '0'
    );
\muxed_g_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => g_intp_b_d2(2),
      Q => muxed_g_b(2),
      R => '0'
    );
\muxed_g_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => g_intp_b_d2(3),
      Q => muxed_g_b(3),
      R => '0'
    );
\muxed_g_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => g_intp_b_d2(4),
      Q => muxed_g_b(4),
      R => '0'
    );
\muxed_g_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => g_intp_b_d2(5),
      Q => muxed_g_b(5),
      R => '0'
    );
\muxed_g_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => g_intp_b_d2(6),
      Q => muxed_g_b(6),
      R => '0'
    );
\muxed_g_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => g_intp_b_d2(7),
      Q => muxed_g_b(7),
      R => '0'
    );
\muxed_g_c[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABAABA88A8AA8"
    )
        port map (
      I0 => g_orig_c_d2(0),
      I1 => \time_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \^valid_dm_reg[3]_0\(0),
      I5 => g_orig_c_d3(0),
      O => \muxed_g_c[0]_i_1_n_0\
    );
\muxed_g_c[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABAABA88A8AA8"
    )
        port map (
      I0 => g_orig_c_d2(1),
      I1 => \time_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \^valid_dm_reg[3]_0\(0),
      I5 => g_orig_c_d3(1),
      O => \muxed_g_c[1]_i_1_n_0\
    );
\muxed_g_c[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABAABA88A8AA8"
    )
        port map (
      I0 => g_orig_c_d2(2),
      I1 => \time_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \^valid_dm_reg[3]_0\(0),
      I5 => g_orig_c_d3(2),
      O => \muxed_g_c[2]_i_1_n_0\
    );
\muxed_g_c[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABAABA88A8AA8"
    )
        port map (
      I0 => g_orig_c_d2(3),
      I1 => \time_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \^valid_dm_reg[3]_0\(0),
      I5 => g_orig_c_d3(3),
      O => \muxed_g_c[3]_i_1_n_0\
    );
\muxed_g_c[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABAABA88A8AA8"
    )
        port map (
      I0 => g_orig_c_d2(4),
      I1 => \time_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \^valid_dm_reg[3]_0\(0),
      I5 => g_orig_c_d3(4),
      O => \muxed_g_c[4]_i_1_n_0\
    );
\muxed_g_c[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABAABA88A8AA8"
    )
        port map (
      I0 => g_orig_c_d2(5),
      I1 => \time_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \^valid_dm_reg[3]_0\(0),
      I5 => g_orig_c_d3(5),
      O => \muxed_g_c[5]_i_1_n_0\
    );
\muxed_g_c[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABAABA88A8AA8"
    )
        port map (
      I0 => g_orig_c_d2(6),
      I1 => \time_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \^valid_dm_reg[3]_0\(0),
      I5 => g_orig_c_d3(6),
      O => \muxed_g_c[6]_i_1_n_0\
    );
\muxed_g_c[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBABAABA88A8AA8"
    )
        port map (
      I0 => g_orig_c_d2(7),
      I1 => \time_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \^valid_dm_reg[3]_0\(0),
      I5 => g_orig_c_d3(7),
      O => \muxed_g_c[7]_i_1_n_0\
    );
\muxed_g_c_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_c[0]_i_1_n_0\,
      Q => muxed_g_c(0),
      R => '0'
    );
\muxed_g_c_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_c[1]_i_1_n_0\,
      Q => muxed_g_c(1),
      R => '0'
    );
\muxed_g_c_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_c[2]_i_1_n_0\,
      Q => muxed_g_c(2),
      R => '0'
    );
\muxed_g_c_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_c[3]_i_1_n_0\,
      Q => muxed_g_c(3),
      R => '0'
    );
\muxed_g_c_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_c[4]_i_1_n_0\,
      Q => muxed_g_c(4),
      R => '0'
    );
\muxed_g_c_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_c[5]_i_1_n_0\,
      Q => muxed_g_c(5),
      R => '0'
    );
\muxed_g_c_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_c[6]_i_1_n_0\,
      Q => muxed_g_c(6),
      R => '0'
    );
\muxed_g_c_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_c[7]_i_1_n_0\,
      Q => muxed_g_c(7),
      R => '0'
    );
\muxed_g_l[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_l_d2(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_l_d3(0),
      O => \muxed_g_l[0]_i_1_n_0\
    );
\muxed_g_l[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_l_d2(1),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_l_d3(1),
      O => \muxed_g_l[1]_i_1_n_0\
    );
\muxed_g_l[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_l_d2(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_l_d3(2),
      O => \muxed_g_l[2]_i_1_n_0\
    );
\muxed_g_l[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_l_d2(3),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_l_d3(3),
      O => \muxed_g_l[3]_i_1_n_0\
    );
\muxed_g_l[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_l_d2(4),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_l_d3(4),
      O => \muxed_g_l[4]_i_1_n_0\
    );
\muxed_g_l[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_l_d2(5),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_l_d3(5),
      O => \muxed_g_l[5]_i_1_n_0\
    );
\muxed_g_l[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_l_d2(6),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_l_d3(6),
      O => \muxed_g_l[6]_i_1_n_0\
    );
\muxed_g_l[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_l_d2(7),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_l_d3(7),
      O => \muxed_g_l[7]_i_1_n_0\
    );
\muxed_g_l_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_l[0]_i_1_n_0\,
      Q => muxed_g_l(0),
      R => '0'
    );
\muxed_g_l_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_l[1]_i_1_n_0\,
      Q => muxed_g_l(1),
      R => '0'
    );
\muxed_g_l_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_l[2]_i_1_n_0\,
      Q => muxed_g_l(2),
      R => '0'
    );
\muxed_g_l_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_l[3]_i_1_n_0\,
      Q => muxed_g_l(3),
      R => '0'
    );
\muxed_g_l_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_l[4]_i_1_n_0\,
      Q => muxed_g_l(4),
      R => '0'
    );
\muxed_g_l_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_l[5]_i_1_n_0\,
      Q => muxed_g_l(5),
      R => '0'
    );
\muxed_g_l_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_l[6]_i_1_n_0\,
      Q => muxed_g_l(6),
      R => '0'
    );
\muxed_g_l_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_l[7]_i_1_n_0\,
      Q => muxed_g_l(7),
      R => '0'
    );
\muxed_g_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_r_d2(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_r_d3(0),
      O => \muxed_g_r[0]_i_1_n_0\
    );
\muxed_g_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_r_d2(1),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_r_d3(1),
      O => \muxed_g_r[1]_i_1_n_0\
    );
\muxed_g_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_r_d2(2),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_r_d3(2),
      O => \muxed_g_r[2]_i_1_n_0\
    );
\muxed_g_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_r_d2(3),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_r_d3(3),
      O => \muxed_g_r[3]_i_1_n_0\
    );
\muxed_g_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_r_d2(4),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_r_d3(4),
      O => \muxed_g_r[4]_i_1_n_0\
    );
\muxed_g_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_r_d2(5),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_r_d3(5),
      O => \muxed_g_r[5]_i_1_n_0\
    );
\muxed_g_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_r_d2(6),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_r_d3(6),
      O => \muxed_g_r[6]_i_1_n_0\
    );
\muxed_g_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEEB00008228"
    )
        port map (
      I0 => g_intp_r_d2(7),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => g_intp_r_d3(7),
      O => \muxed_g_r[7]_i_1_n_0\
    );
\muxed_g_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_r[0]_i_1_n_0\,
      Q => muxed_g_r(0),
      R => '0'
    );
\muxed_g_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_r[1]_i_1_n_0\,
      Q => muxed_g_r(1),
      R => '0'
    );
\muxed_g_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_r[2]_i_1_n_0\,
      Q => muxed_g_r(2),
      R => '0'
    );
\muxed_g_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_r[3]_i_1_n_0\,
      Q => muxed_g_r(3),
      R => '0'
    );
\muxed_g_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_r[4]_i_1_n_0\,
      Q => muxed_g_r(4),
      R => '0'
    );
\muxed_g_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_r[5]_i_1_n_0\,
      Q => muxed_g_r(5),
      R => '0'
    );
\muxed_g_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_r[6]_i_1_n_0\,
      Q => muxed_g_r(6),
      R => '0'
    );
\muxed_g_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_g_r[7]_i_1_n_0\,
      Q => muxed_g_r(7),
      R => '0'
    );
\muxed_rb_a[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[0]\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(24),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => \muxed_rb_a[0]_i_2_n_0\,
      O => \muxed_rb_a[0]_i_1_n_0\
    );
\muxed_rb_a[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88CFCF8F880000"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[0]\,
      I1 => \time_control_regs[0]\(0),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_a_d3(0),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_intp_a_d3(0),
      O => \muxed_rb_a[0]_i_2_n_0\
    );
\muxed_rb_a[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[1]\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => rb_intp_a_d3(1),
      I3 => \time_control_regs[0]\(0),
      I4 => \muxed_rb_a[1]_i_2_n_0\,
      O => \muxed_rb_a[1]_i_1_n_0\
    );
\muxed_rb_a[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[1]\,
      I1 => RB_nhood(25),
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_a_d3(1),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_intp_a_d3(1),
      O => \muxed_rb_a[1]_i_2_n_0\
    );
\muxed_rb_a[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[2]\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(26),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => \muxed_rb_a[2]_i_2_n_0\,
      O => \muxed_rb_a[2]_i_1_n_0\
    );
\muxed_rb_a[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF40044554400"
    )
        port map (
      I0 => \muxed_br_a[7]_i_3_n_0\,
      I1 => rb_orig_a_d3(2),
      I2 => \rb_orig_a_d2_reg_n_0_[2]\,
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => rb_intp_a_d3(2),
      I5 => \time_control_regs[0]\(0),
      O => \muxed_rb_a[2]_i_2_n_0\
    );
\muxed_rb_a[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \muxed_br_a[7]_i_3_n_0\,
      I1 => rb_orig_a_d3(3),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => rb_intp_a_d3(3),
      I4 => \muxed_rb_a[3]_i_2_n_0\,
      O => \muxed_rb_a[3]_i_1_n_0\
    );
\muxed_rb_a[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACFC00000"
    )
        port map (
      I0 => rb_intp_a_d3(3),
      I1 => \rb_orig_a_d2_reg_n_0_[3]\,
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => RB_nhood(27),
      I4 => \muxed_br_a[6]_i_2_n_0\,
      I5 => \time_control_regs[0]\(0),
      O => \muxed_rb_a[3]_i_2_n_0\
    );
\muxed_rb_a[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[4]\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => rb_intp_a_d3(4),
      I3 => \time_control_regs[0]\(0),
      I4 => \muxed_rb_a[4]_i_2_n_0\,
      O => \muxed_rb_a[4]_i_1_n_0\
    );
\muxed_rb_a[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[4]\,
      I1 => RB_nhood(28),
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_a_d3(4),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_intp_a_d3(4),
      O => \muxed_rb_a[4]_i_2_n_0\
    );
\muxed_rb_a[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \muxed_br_a[7]_i_3_n_0\,
      I1 => rb_orig_a_d3(5),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => rb_intp_a_d3(5),
      I4 => \muxed_rb_a[5]_i_2_n_0\,
      O => \muxed_rb_a[5]_i_1_n_0\
    );
\muxed_rb_a[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACFC00000"
    )
        port map (
      I0 => rb_intp_a_d3(5),
      I1 => \rb_orig_a_d2_reg_n_0_[5]\,
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => RB_nhood(29),
      I4 => \muxed_br_a[6]_i_2_n_0\,
      I5 => \time_control_regs[0]\(0),
      O => \muxed_rb_a[5]_i_2_n_0\
    );
\muxed_rb_a[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[6]\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(30),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => \muxed_rb_a[6]_i_2_n_0\,
      O => \muxed_rb_a[6]_i_1_n_0\
    );
\muxed_rb_a[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF40044554400"
    )
        port map (
      I0 => \muxed_br_a[7]_i_3_n_0\,
      I1 => rb_orig_a_d3(6),
      I2 => \rb_orig_a_d2_reg_n_0_[6]\,
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => rb_intp_a_d3(6),
      I5 => \time_control_regs[0]\(0),
      O => \muxed_rb_a[6]_i_2_n_0\
    );
\muxed_rb_a[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[7]\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => RB_nhood(31),
      I3 => \muxed_br_a[6]_i_2_n_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => \muxed_rb_a[7]_i_2_n_0\,
      O => \muxed_rb_a[7]_i_1_n_0\
    );
\muxed_rb_a[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AACCF000F0F0"
    )
        port map (
      I0 => \rb_orig_a_d2_reg_n_0_[7]\,
      I1 => rb_orig_a_d3(7),
      I2 => rb_intp_a_d3(7),
      I3 => \time_control_regs[0]\(0),
      I4 => \muxed_br_a[6]_i_2_n_0\,
      I5 => \^muxed_br_b_reg[7]_0\,
      O => \muxed_rb_a[7]_i_2_n_0\
    );
\muxed_rb_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_a[0]_i_1_n_0\,
      Q => muxed_rb_a(0),
      R => '0'
    );
\muxed_rb_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_a[1]_i_1_n_0\,
      Q => muxed_rb_a(1),
      R => '0'
    );
\muxed_rb_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_a[2]_i_1_n_0\,
      Q => muxed_rb_a(2),
      R => '0'
    );
\muxed_rb_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_a[3]_i_1_n_0\,
      Q => muxed_rb_a(3),
      R => '0'
    );
\muxed_rb_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_a[4]_i_1_n_0\,
      Q => muxed_rb_a(4),
      R => '0'
    );
\muxed_rb_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_a[5]_i_1_n_0\,
      Q => muxed_rb_a(5),
      R => '0'
    );
\muxed_rb_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_a[6]_i_1_n_0\,
      Q => muxed_rb_a(6),
      R => '0'
    );
\muxed_rb_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_a[7]_i_1_n_0\,
      Q => muxed_rb_a(7),
      R => '0'
    );
\muxed_rb_b[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5FD0D0505FD0D"
    )
        port map (
      I0 => \muxed_rb_b[0]_i_2_n_0\,
      I1 => rb_intp_b_d3(0),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => rb_orig_b_d3(0),
      I4 => \muxed_br_a[7]_i_3_n_0\,
      I5 => rb_orig_b_d2(0),
      O => \muxed_rb_b[0]_i_1_n_0\
    );
\muxed_rb_b[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41147DD77DD77DD7"
    )
        port map (
      I0 => RB_nhood(0),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => rb_intp_b_d2(0),
      O => \muxed_rb_b[0]_i_2_n_0\
    );
\muxed_rb_b[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_b_d2(1),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d3(1),
      I4 => \muxed_rb_b[1]_i_2_n_0\,
      O => \muxed_rb_b[1]_i_1_n_0\
    );
\muxed_rb_b[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0131013100300333"
    )
        port map (
      I0 => rb_intp_b_d2(1),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => RB_nhood(1),
      I4 => rb_intp_b_d3(1),
      I5 => \time_control_regs[0]\(0),
      O => \muxed_rb_b[1]_i_2_n_0\
    );
\muxed_rb_b[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCEEF000CCEE"
    )
        port map (
      I0 => rb_intp_b_d3(2),
      I1 => \muxed_rb_b[2]_i_2_n_0\,
      I2 => rb_orig_b_d2(2),
      I3 => \muxed_br_a[7]_i_3_n_0\,
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => rb_orig_b_d3(2),
      O => \muxed_rb_b[2]_i_1_n_0\
    );
\muxed_rb_b[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF808808008"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => rb_intp_b_d2(2),
      I2 => \^valid_dm_reg[3]_0\(0),
      I3 => \core_control_regs[0]\(1),
      I4 => \core_control_regs[0]\(0),
      I5 => RB_nhood(2),
      O => \muxed_rb_b[2]_i_2_n_0\
    );
\muxed_rb_b[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_b_d2(3),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d3(3),
      I4 => \muxed_rb_b[3]_i_2_n_0\,
      O => \muxed_rb_b[3]_i_1_n_0\
    );
\muxed_rb_b[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0131013100300333"
    )
        port map (
      I0 => rb_intp_b_d2(3),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => RB_nhood(3),
      I4 => rb_intp_b_d3(3),
      I5 => \time_control_regs[0]\(0),
      O => \muxed_rb_b[3]_i_2_n_0\
    );
\muxed_rb_b[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_b_d2(4),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d3(4),
      I4 => \muxed_rb_b[4]_i_2_n_0\,
      O => \muxed_rb_b[4]_i_1_n_0\
    );
\muxed_rb_b[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0131013100300333"
    )
        port map (
      I0 => rb_intp_b_d2(4),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => RB_nhood(4),
      I4 => rb_intp_b_d3(4),
      I5 => \time_control_regs[0]\(0),
      O => \muxed_rb_b[4]_i_2_n_0\
    );
\muxed_rb_b[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF55C055"
    )
        port map (
      I0 => \muxed_rb_b[5]_i_2_n_0\,
      I1 => rb_orig_b_d2(5),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => rb_orig_b_d3(5),
      O => \muxed_rb_b[5]_i_1_n_0\
    );
\muxed_rb_b[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3535303F"
    )
        port map (
      I0 => rb_intp_b_d2(5),
      I1 => RB_nhood(5),
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_intp_b_d3(5),
      I4 => \time_control_regs[0]\(0),
      O => \muxed_rb_b[5]_i_2_n_0\
    );
\muxed_rb_b[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5FD0D0505FD0D"
    )
        port map (
      I0 => \muxed_rb_b[6]_i_2_n_0\,
      I1 => rb_intp_b_d3(6),
      I2 => \^muxed_br_b_reg[7]_0\,
      I3 => rb_orig_b_d3(6),
      I4 => \muxed_br_a[7]_i_3_n_0\,
      I5 => rb_orig_b_d2(6),
      O => \muxed_rb_b[6]_i_1_n_0\
    );
\muxed_rb_b[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41147DD77DD77DD7"
    )
        port map (
      I0 => RB_nhood(6),
      I1 => \core_control_regs[0]\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \^valid_dm_reg[3]_0\(0),
      I4 => \time_control_regs[0]\(0),
      I5 => rb_intp_b_d2(6),
      O => \muxed_rb_b[6]_i_2_n_0\
    );
\muxed_rb_b[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_b_d2(7),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_b_d3(7),
      I4 => \muxed_rb_b[7]_i_2_n_0\,
      O => \muxed_rb_b[7]_i_1_n_0\
    );
\muxed_rb_b[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030033301310131"
    )
        port map (
      I0 => rb_intp_b_d3(7),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => RB_nhood(7),
      I4 => rb_intp_b_d2(7),
      I5 => \time_control_regs[0]\(0),
      O => \muxed_rb_b[7]_i_2_n_0\
    );
\muxed_rb_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_b[0]_i_1_n_0\,
      Q => muxed_rb_b(0),
      R => '0'
    );
\muxed_rb_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_b[1]_i_1_n_0\,
      Q => muxed_rb_b(1),
      R => '0'
    );
\muxed_rb_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_b[2]_i_1_n_0\,
      Q => muxed_rb_b(2),
      R => '0'
    );
\muxed_rb_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_b[3]_i_1_n_0\,
      Q => muxed_rb_b(3),
      R => '0'
    );
\muxed_rb_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_b[4]_i_1_n_0\,
      Q => muxed_rb_b(4),
      R => '0'
    );
\muxed_rb_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_b[5]_i_1_n_0\,
      Q => muxed_rb_b(5),
      R => '0'
    );
\muxed_rb_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_b[6]_i_1_n_0\,
      Q => muxed_rb_b(6),
      R => '0'
    );
\muxed_rb_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_b[7]_i_1_n_0\,
      Q => muxed_rb_b(7),
      R => '0'
    );
\muxed_rb_l[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_l_d2(0),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => \muxed_rb_l[0]_i_2_n_0\,
      O => \muxed_rb_l[0]_i_1_n_0\
    );
\muxed_rb_l[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E233E200E200"
    )
        port map (
      I0 => rb_intp_l_d3(0),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => RB_nhood(16),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_l_d3(0),
      O => \muxed_rb_l[0]_i_2_n_0\
    );
\muxed_rb_l[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB888888B88"
    )
        port map (
      I0 => \muxed_rb_l[1]_i_2_n_0\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_l_d3(1),
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_l_d2(1),
      O => \muxed_rb_l[1]_i_1_n_0\
    );
\muxed_rb_l[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEB8228"
    )
        port map (
      I0 => RB_nhood(17),
      I1 => \^valid_dm_reg[3]_0\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \core_control_regs[0]\(0),
      I4 => rb_intp_l_d3(1),
      O => \muxed_rb_l[1]_i_2_n_0\
    );
\muxed_rb_l[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_l_d2(2),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => \muxed_rb_l[2]_i_2_n_0\,
      O => \muxed_rb_l[2]_i_1_n_0\
    );
\muxed_rb_l[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E233E200E200"
    )
        port map (
      I0 => rb_intp_l_d3(2),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => RB_nhood(18),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_l_d3(2),
      O => \muxed_rb_l[2]_i_2_n_0\
    );
\muxed_rb_l[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFE0C0C0CFE0C"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \muxed_rb_l[3]_i_2_n_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_l_d2(3),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(19),
      O => \muxed_rb_l[3]_i_1_n_0\
    );
\muxed_rb_l[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => rb_intp_l_d3(3),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => rb_orig_l_d3(3),
      I3 => \time_control_regs[0]\(0),
      O => \muxed_rb_l[3]_i_2_n_0\
    );
\muxed_rb_l[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_l_d2(4),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => \muxed_rb_l[4]_i_2_n_0\,
      O => \muxed_rb_l[4]_i_1_n_0\
    );
\muxed_rb_l[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E233E200E200"
    )
        port map (
      I0 => rb_intp_l_d3(4),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => RB_nhood(20),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_l_d3(4),
      O => \muxed_rb_l[4]_i_2_n_0\
    );
\muxed_rb_l[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFE0C0C0CFE0C"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \muxed_rb_l[5]_i_2_n_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_l_d2(5),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(21),
      O => \muxed_rb_l[5]_i_1_n_0\
    );
\muxed_rb_l[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => rb_intp_l_d3(5),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => rb_orig_l_d3(5),
      I3 => \time_control_regs[0]\(0),
      O => \muxed_rb_l[5]_i_2_n_0\
    );
\muxed_rb_l[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_l_d2(6),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => \muxed_rb_l[6]_i_2_n_0\,
      O => \muxed_rb_l[6]_i_1_n_0\
    );
\muxed_rb_l[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E233E200E200"
    )
        port map (
      I0 => rb_intp_l_d3(6),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => RB_nhood(22),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_l_d3(6),
      O => \muxed_rb_l[6]_i_2_n_0\
    );
\muxed_rb_l[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_l_d2(7),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => \muxed_rb_l[7]_i_2_n_0\,
      O => \muxed_rb_l[7]_i_1_n_0\
    );
\muxed_rb_l[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E233E200E200"
    )
        port map (
      I0 => rb_intp_l_d3(7),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => RB_nhood(23),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_l_d3(7),
      O => \muxed_rb_l[7]_i_2_n_0\
    );
\muxed_rb_l_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_l[0]_i_1_n_0\,
      Q => muxed_rb_l(0),
      R => '0'
    );
\muxed_rb_l_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_l[1]_i_1_n_0\,
      Q => muxed_rb_l(1),
      R => '0'
    );
\muxed_rb_l_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_l[2]_i_1_n_0\,
      Q => muxed_rb_l(2),
      R => '0'
    );
\muxed_rb_l_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_l[3]_i_1_n_0\,
      Q => muxed_rb_l(3),
      R => '0'
    );
\muxed_rb_l_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_l[4]_i_1_n_0\,
      Q => muxed_rb_l(4),
      R => '0'
    );
\muxed_rb_l_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_l[5]_i_1_n_0\,
      Q => muxed_rb_l(5),
      R => '0'
    );
\muxed_rb_l_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_l[6]_i_1_n_0\,
      Q => muxed_rb_l(6),
      R => '0'
    );
\muxed_rb_l_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_l[7]_i_1_n_0\,
      Q => muxed_rb_l(7),
      R => '0'
    );
\muxed_rb_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_r_d2(0),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => \muxed_rb_r[0]_i_2_n_0\,
      O => \muxed_rb_r[0]_i_1_n_0\
    );
\muxed_rb_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E233E200E200"
    )
        port map (
      I0 => rb_intp_r_d3(0),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => RB_nhood(8),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_r_d3(0),
      O => \muxed_rb_r[0]_i_2_n_0\
    );
\muxed_rb_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB888888B88"
    )
        port map (
      I0 => \muxed_rb_r[1]_i_2_n_0\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_r_d3(1),
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_r_d2(1),
      O => \muxed_rb_r[1]_i_1_n_0\
    );
\muxed_rb_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEB8228"
    )
        port map (
      I0 => RB_nhood(9),
      I1 => \^valid_dm_reg[3]_0\(0),
      I2 => \core_control_regs[0]\(1),
      I3 => \core_control_regs[0]\(0),
      I4 => rb_intp_r_d3(1),
      O => \muxed_rb_r[1]_i_2_n_0\
    );
\muxed_rb_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^muxed_br_b_reg[7]_0\,
      I1 => rb_orig_r_d2(2),
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => \muxed_rb_r[2]_i_2_n_0\,
      O => \muxed_rb_r[2]_i_1_n_0\
    );
\muxed_rb_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E233E200E200"
    )
        port map (
      I0 => rb_intp_r_d3(2),
      I1 => \muxed_br_a[6]_i_2_n_0\,
      I2 => RB_nhood(10),
      I3 => \^muxed_br_b_reg[7]_0\,
      I4 => \time_control_regs[0]\(0),
      I5 => rb_orig_r_d3(2),
      O => \muxed_rb_r[2]_i_2_n_0\
    );
\muxed_rb_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFE0C0C0CFE0C"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \muxed_rb_r[3]_i_2_n_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_r_d2(3),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(11),
      O => \muxed_rb_r[3]_i_1_n_0\
    );
\muxed_rb_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => rb_intp_r_d3(3),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => rb_orig_r_d3(3),
      I3 => \time_control_regs[0]\(0),
      O => \muxed_rb_r[3]_i_2_n_0\
    );
\muxed_rb_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFE0C0C0CFE0C"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \muxed_rb_r[4]_i_2_n_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_r_d2(4),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(12),
      O => \muxed_rb_r[4]_i_1_n_0\
    );
\muxed_rb_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => rb_intp_r_d3(4),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => rb_orig_r_d3(4),
      I3 => \time_control_regs[0]\(0),
      O => \muxed_rb_r[4]_i_2_n_0\
    );
\muxed_rb_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFE0C0C0CFE0C"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \muxed_rb_r[5]_i_2_n_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_r_d2(5),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(13),
      O => \muxed_rb_r[5]_i_1_n_0\
    );
\muxed_rb_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => rb_intp_r_d3(5),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => rb_orig_r_d3(5),
      I3 => \time_control_regs[0]\(0),
      O => \muxed_rb_r[5]_i_2_n_0\
    );
\muxed_rb_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFE0C0C0CFE0C"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \muxed_rb_r[6]_i_2_n_0\,
      I2 => \muxed_br_a[6]_i_2_n_0\,
      I3 => rb_orig_r_d2(6),
      I4 => \^muxed_br_b_reg[7]_0\,
      I5 => RB_nhood(14),
      O => \muxed_rb_r[6]_i_1_n_0\
    );
\muxed_rb_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => rb_intp_r_d3(6),
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => rb_orig_r_d3(6),
      I3 => \time_control_regs[0]\(0),
      O => \muxed_rb_r[6]_i_2_n_0\
    );
\muxed_rb_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => \muxed_br_r[7]_i_2_n_0\,
      I1 => \^muxed_br_b_reg[7]_0\,
      I2 => \muxed_br_a[7]_i_3_n_0\,
      I3 => rb_orig_r_d2(7),
      I4 => rb_orig_r_d3(7),
      O => \muxed_rb_r[7]_i_1_n_0\
    );
\muxed_rb_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_r[0]_i_1_n_0\,
      Q => muxed_rb_r(0),
      R => '0'
    );
\muxed_rb_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_r[1]_i_1_n_0\,
      Q => muxed_rb_r(1),
      R => '0'
    );
\muxed_rb_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_r[2]_i_1_n_0\,
      Q => muxed_rb_r(2),
      R => '0'
    );
\muxed_rb_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_r[3]_i_1_n_0\,
      Q => muxed_rb_r(3),
      R => '0'
    );
\muxed_rb_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_r[4]_i_1_n_0\,
      Q => muxed_rb_r(4),
      R => '0'
    );
\muxed_rb_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_r[5]_i_1_n_0\,
      Q => muxed_rb_r(5),
      R => '0'
    );
\muxed_rb_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_r[6]_i_1_n_0\,
      Q => muxed_rb_r(6),
      R => '0'
    );
\muxed_rb_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \muxed_rb_r[7]_i_1_n_0\,
      Q => muxed_rb_r(7),
      R => '0'
    );
\rb_intp_a_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(24),
      Q => \rb_intp_a_d2_reg_n_0_[0]\,
      R => '0'
    );
\rb_intp_a_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(25),
      Q => \rb_intp_a_d2_reg_n_0_[1]\,
      R => '0'
    );
\rb_intp_a_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(26),
      Q => \rb_intp_a_d2_reg_n_0_[2]\,
      R => '0'
    );
\rb_intp_a_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(27),
      Q => \rb_intp_a_d2_reg_n_0_[3]\,
      R => '0'
    );
\rb_intp_a_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(28),
      Q => \rb_intp_a_d2_reg_n_0_[4]\,
      R => '0'
    );
\rb_intp_a_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(29),
      Q => \rb_intp_a_d2_reg_n_0_[5]\,
      R => '0'
    );
\rb_intp_a_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(30),
      Q => \rb_intp_a_d2_reg_n_0_[6]\,
      R => '0'
    );
\rb_intp_a_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(31),
      Q => \rb_intp_a_d2_reg_n_0_[7]\,
      R => '0'
    );
\rb_intp_a_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \rb_intp_a_d2_reg_n_0_[0]\,
      Q => rb_intp_a_d3(0),
      R => '0'
    );
\rb_intp_a_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \rb_intp_a_d2_reg_n_0_[1]\,
      Q => rb_intp_a_d3(1),
      R => '0'
    );
\rb_intp_a_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \rb_intp_a_d2_reg_n_0_[2]\,
      Q => rb_intp_a_d3(2),
      R => '0'
    );
\rb_intp_a_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \rb_intp_a_d2_reg_n_0_[3]\,
      Q => rb_intp_a_d3(3),
      R => '0'
    );
\rb_intp_a_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \rb_intp_a_d2_reg_n_0_[4]\,
      Q => rb_intp_a_d3(4),
      R => '0'
    );
\rb_intp_a_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \rb_intp_a_d2_reg_n_0_[5]\,
      Q => rb_intp_a_d3(5),
      R => '0'
    );
\rb_intp_a_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \rb_intp_a_d2_reg_n_0_[6]\,
      Q => rb_intp_a_d3(6),
      R => '0'
    );
\rb_intp_a_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \rb_intp_a_d2_reg_n_0_[7]\,
      Q => rb_intp_a_d3(7),
      R => '0'
    );
\rb_intp_b_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(0),
      Q => rb_intp_b_d2(0),
      R => '0'
    );
\rb_intp_b_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(1),
      Q => rb_intp_b_d2(1),
      R => '0'
    );
\rb_intp_b_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(2),
      Q => rb_intp_b_d2(2),
      R => '0'
    );
\rb_intp_b_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(3),
      Q => rb_intp_b_d2(3),
      R => '0'
    );
\rb_intp_b_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(4),
      Q => rb_intp_b_d2(4),
      R => '0'
    );
\rb_intp_b_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(5),
      Q => rb_intp_b_d2(5),
      R => '0'
    );
\rb_intp_b_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(6),
      Q => rb_intp_b_d2(6),
      R => '0'
    );
\rb_intp_b_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(7),
      Q => rb_intp_b_d2(7),
      R => '0'
    );
\rb_intp_b_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_b_d2(0),
      Q => rb_intp_b_d3(0),
      R => '0'
    );
\rb_intp_b_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_b_d2(1),
      Q => rb_intp_b_d3(1),
      R => '0'
    );
\rb_intp_b_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_b_d2(2),
      Q => rb_intp_b_d3(2),
      R => '0'
    );
\rb_intp_b_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_b_d2(3),
      Q => rb_intp_b_d3(3),
      R => '0'
    );
\rb_intp_b_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_b_d2(4),
      Q => rb_intp_b_d3(4),
      R => '0'
    );
\rb_intp_b_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_b_d2(5),
      Q => rb_intp_b_d3(5),
      R => '0'
    );
\rb_intp_b_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_b_d2(6),
      Q => rb_intp_b_d3(6),
      R => '0'
    );
\rb_intp_b_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_b_d2(7),
      Q => rb_intp_b_d3(7),
      R => '0'
    );
\rb_intp_l_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(16),
      Q => rb_intp_l_d2(0),
      R => '0'
    );
\rb_intp_l_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(17),
      Q => rb_intp_l_d2(1),
      R => '0'
    );
\rb_intp_l_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(18),
      Q => rb_intp_l_d2(2),
      R => '0'
    );
\rb_intp_l_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(19),
      Q => rb_intp_l_d2(3),
      R => '0'
    );
\rb_intp_l_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(20),
      Q => rb_intp_l_d2(4),
      R => '0'
    );
\rb_intp_l_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(21),
      Q => rb_intp_l_d2(5),
      R => '0'
    );
\rb_intp_l_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(22),
      Q => rb_intp_l_d2(6),
      R => '0'
    );
\rb_intp_l_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(23),
      Q => rb_intp_l_d2(7),
      R => '0'
    );
\rb_intp_l_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_l_d2(0),
      Q => rb_intp_l_d3(0),
      R => '0'
    );
\rb_intp_l_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_l_d2(1),
      Q => rb_intp_l_d3(1),
      R => '0'
    );
\rb_intp_l_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_l_d2(2),
      Q => rb_intp_l_d3(2),
      R => '0'
    );
\rb_intp_l_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_l_d2(3),
      Q => rb_intp_l_d3(3),
      R => '0'
    );
\rb_intp_l_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_l_d2(4),
      Q => rb_intp_l_d3(4),
      R => '0'
    );
\rb_intp_l_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_l_d2(5),
      Q => rb_intp_l_d3(5),
      R => '0'
    );
\rb_intp_l_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_l_d2(6),
      Q => rb_intp_l_d3(6),
      R => '0'
    );
\rb_intp_l_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_l_d2(7),
      Q => rb_intp_l_d3(7),
      R => '0'
    );
\rb_intp_r_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(8),
      Q => rb_intp_r_d2(0),
      R => '0'
    );
\rb_intp_r_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(9),
      Q => rb_intp_r_d2(1),
      R => '0'
    );
\rb_intp_r_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(10),
      Q => rb_intp_r_d2(2),
      R => '0'
    );
\rb_intp_r_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(11),
      Q => rb_intp_r_d2(3),
      R => '0'
    );
\rb_intp_r_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(12),
      Q => rb_intp_r_d2(4),
      R => '0'
    );
\rb_intp_r_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(13),
      Q => rb_intp_r_d2(5),
      R => '0'
    );
\rb_intp_r_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(14),
      Q => rb_intp_r_d2(6),
      R => '0'
    );
\rb_intp_r_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => RB_nhood(15),
      Q => rb_intp_r_d2(7),
      R => '0'
    );
\rb_intp_r_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_r_d2(0),
      Q => rb_intp_r_d3(0),
      R => '0'
    );
\rb_intp_r_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_r_d2(1),
      Q => rb_intp_r_d3(1),
      R => '0'
    );
\rb_intp_r_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_r_d2(2),
      Q => rb_intp_r_d3(2),
      R => '0'
    );
\rb_intp_r_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_r_d2(3),
      Q => rb_intp_r_d3(3),
      R => '0'
    );
\rb_intp_r_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_r_d2(4),
      Q => rb_intp_r_d3(4),
      R => '0'
    );
\rb_intp_r_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_r_d2(5),
      Q => rb_intp_r_d3(5),
      R => '0'
    );
\rb_intp_r_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_r_d2(6),
      Q => rb_intp_r_d3(6),
      R => '0'
    );
\rb_intp_r_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => rb_intp_r_d2(7),
      Q => rb_intp_r_d3(7),
      R => '0'
    );
\rb_orig_a_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[41]_2\(0),
      Q => \rb_orig_a_d2_reg_n_0_[0]\,
      R => '0'
    );
\rb_orig_a_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[41]_2\(1),
      Q => \rb_orig_a_d2_reg_n_0_[1]\,
      R => '0'
    );
\rb_orig_a_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[41]_2\(2),
      Q => \rb_orig_a_d2_reg_n_0_[2]\,
      R => '0'
    );
\rb_orig_a_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[41]_2\(3),
      Q => \rb_orig_a_d2_reg_n_0_[3]\,
      R => '0'
    );
\rb_orig_a_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[41]_2\(4),
      Q => \rb_orig_a_d2_reg_n_0_[4]\,
      R => '0'
    );
\rb_orig_a_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[41]_2\(5),
      Q => \rb_orig_a_d2_reg_n_0_[5]\,
      R => '0'
    );
\rb_orig_a_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[41]_2\(6),
      Q => \rb_orig_a_d2_reg_n_0_[6]\,
      R => '0'
    );
\rb_orig_a_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[41]_2\(7),
      Q => \rb_orig_a_d2_reg_n_0_[7]\,
      R => '0'
    );
\rb_orig_a_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_orig_a_d2_reg_n_0_[0]\,
      Q => rb_orig_a_d3(0),
      R => '0'
    );
\rb_orig_a_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_orig_a_d2_reg_n_0_[1]\,
      Q => rb_orig_a_d3(1),
      R => '0'
    );
\rb_orig_a_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_orig_a_d2_reg_n_0_[2]\,
      Q => rb_orig_a_d3(2),
      R => '0'
    );
\rb_orig_a_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_orig_a_d2_reg_n_0_[3]\,
      Q => rb_orig_a_d3(3),
      R => '0'
    );
\rb_orig_a_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_orig_a_d2_reg_n_0_[4]\,
      Q => rb_orig_a_d3(4),
      R => '0'
    );
\rb_orig_a_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_orig_a_d2_reg_n_0_[5]\,
      Q => rb_orig_a_d3(5),
      R => '0'
    );
\rb_orig_a_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_orig_a_d2_reg_n_0_[6]\,
      Q => rb_orig_a_d3(6),
      R => '0'
    );
\rb_orig_a_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_orig_a_d2_reg_n_0_[7]\,
      Q => rb_orig_a_d3(7),
      R => '0'
    );
\rb_orig_b_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_orig_b_n_7,
      Q => rb_orig_b_d2(0),
      R => '0'
    );
\rb_orig_b_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_orig_b_n_6,
      Q => rb_orig_b_d2(1),
      R => '0'
    );
\rb_orig_b_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_orig_b_n_5,
      Q => rb_orig_b_d2(2),
      R => '0'
    );
\rb_orig_b_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_orig_b_n_4,
      Q => rb_orig_b_d2(3),
      R => '0'
    );
\rb_orig_b_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_orig_b_n_3,
      Q => rb_orig_b_d2(4),
      R => '0'
    );
\rb_orig_b_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_orig_b_n_2,
      Q => rb_orig_b_d2(5),
      R => '0'
    );
\rb_orig_b_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_orig_b_n_1,
      Q => rb_orig_b_d2(6),
      R => '0'
    );
\rb_orig_b_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_orig_b_n_0,
      Q => rb_orig_b_d2(7),
      R => '0'
    );
\rb_orig_b_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_b_d2(0),
      Q => rb_orig_b_d3(0),
      R => '0'
    );
\rb_orig_b_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_b_d2(1),
      Q => rb_orig_b_d3(1),
      R => '0'
    );
\rb_orig_b_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_b_d2(2),
      Q => rb_orig_b_d3(2),
      R => '0'
    );
\rb_orig_b_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_b_d2(3),
      Q => rb_orig_b_d3(3),
      R => '0'
    );
\rb_orig_b_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_b_d2(4),
      Q => rb_orig_b_d3(4),
      R => '0'
    );
\rb_orig_b_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_b_d2(5),
      Q => rb_orig_b_d3(5),
      R => '0'
    );
\rb_orig_b_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_b_d2(6),
      Q => rb_orig_b_d3(6),
      R => '0'
    );
\rb_orig_b_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_b_d2(7),
      Q => rb_orig_b_d3(7),
      R => '0'
    );
\rb_orig_l_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => D(0),
      Q => rb_orig_l_d2(0),
      R => '0'
    );
\rb_orig_l_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => D(1),
      Q => rb_orig_l_d2(1),
      R => '0'
    );
\rb_orig_l_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => D(2),
      Q => rb_orig_l_d2(2),
      R => '0'
    );
\rb_orig_l_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => D(3),
      Q => rb_orig_l_d2(3),
      R => '0'
    );
\rb_orig_l_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => D(4),
      Q => rb_orig_l_d2(4),
      R => '0'
    );
\rb_orig_l_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => D(5),
      Q => rb_orig_l_d2(5),
      R => '0'
    );
\rb_orig_l_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => D(6),
      Q => rb_orig_l_d2(6),
      R => '0'
    );
\rb_orig_l_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => D(7),
      Q => rb_orig_l_d2(7),
      R => '0'
    );
\rb_orig_l_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_l_d2(0),
      Q => rb_orig_l_d3(0),
      R => '0'
    );
\rb_orig_l_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_l_d2(1),
      Q => rb_orig_l_d3(1),
      R => '0'
    );
\rb_orig_l_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_l_d2(2),
      Q => rb_orig_l_d3(2),
      R => '0'
    );
\rb_orig_l_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_l_d2(3),
      Q => rb_orig_l_d3(3),
      R => '0'
    );
\rb_orig_l_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_l_d2(4),
      Q => rb_orig_l_d3(4),
      R => '0'
    );
\rb_orig_l_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_l_d2(5),
      Q => rb_orig_l_d3(5),
      R => '0'
    );
\rb_orig_l_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_l_d2(6),
      Q => rb_orig_l_d3(6),
      R => '0'
    );
\rb_orig_l_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_l_d2(7),
      Q => rb_orig_l_d3(7),
      R => '0'
    );
\rb_orig_r_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[37][7]__0\(0),
      Q => rb_orig_r_d2(0),
      R => '0'
    );
\rb_orig_r_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[37][7]__0\(1),
      Q => rb_orig_r_d2(1),
      R => '0'
    );
\rb_orig_r_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[37][7]__0\(2),
      Q => rb_orig_r_d2(2),
      R => '0'
    );
\rb_orig_r_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[37][7]__0\(3),
      Q => rb_orig_r_d2(3),
      R => '0'
    );
\rb_orig_r_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[37][7]__0\(4),
      Q => rb_orig_r_d2(4),
      R => '0'
    );
\rb_orig_r_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[37][7]__0\(5),
      Q => rb_orig_r_d2(5),
      R => '0'
    );
\rb_orig_r_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[37][7]__0\(6),
      Q => rb_orig_r_d2(6),
      R => '0'
    );
\rb_orig_r_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \needs_delay.shift_register_reg[37][7]__0\(7),
      Q => rb_orig_r_d2(7),
      R => '0'
    );
\rb_orig_r_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_r_d2(0),
      Q => rb_orig_r_d3(0),
      R => '0'
    );
\rb_orig_r_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_r_d2(1),
      Q => rb_orig_r_d3(1),
      R => '0'
    );
\rb_orig_r_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_r_d2(2),
      Q => rb_orig_r_d3(2),
      R => '0'
    );
\rb_orig_r_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_r_d2(3),
      Q => rb_orig_r_d3(3),
      R => '0'
    );
\rb_orig_r_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_r_d2(4),
      Q => rb_orig_r_d3(4),
      R => '0'
    );
\rb_orig_r_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_r_d2(5),
      Q => rb_orig_r_d3(5),
      R => '0'
    );
\rb_orig_r_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_r_d2(6),
      Q => rb_orig_r_d3(6),
      R => '0'
    );
\rb_orig_r_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_orig_r_d2(7),
      Q => rb_orig_r_d3(7),
      R => '0'
    );
\row[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valid_dm_reg[3]_0\(0),
      O => \plusOp__1\(0)
    );
\row[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000082"
    )
        port map (
      I0 => intc_if(0),
      I1 => Q(9),
      I2 => \col_reg__0\(9),
      I3 => \row[12]_i_3_n_0\,
      I4 => \row[12]_i_4_n_0\,
      I5 => \row[12]_i_5_n_0\,
      O => row
    );
\row[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => col_reg(0),
      I2 => \col_reg__0\(2),
      I3 => Q(2),
      I4 => \col_reg__0\(1),
      I5 => Q(1),
      O => \row[12]_i_3_n_0\
    );
\row[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \col_reg__0\(6),
      I2 => \col_reg__0\(7),
      I3 => Q(7),
      I4 => \col_reg__0\(8),
      I5 => Q(8),
      O => \row[12]_i_4_n_0\
    );
\row[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \col_reg__0\(3),
      I2 => \col_reg__0\(4),
      I3 => Q(4),
      I4 => \col_reg__0\(5),
      I5 => Q(5),
      O => \row[12]_i_5_n_0\
    );
\row_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(0),
      Q => \^valid_dm_reg[3]_0\(0),
      S => SS(0)
    );
\row_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(10),
      Q => \row_reg__0\(10),
      R => SS(0)
    );
\row_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(11),
      Q => \row_reg__0\(11),
      R => SS(0)
    );
\row_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(12),
      Q => \row_reg__0\(12),
      R => SS(0)
    );
\row_reg[12]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \row_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_row_reg[12]_i_2__1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \row_reg[12]_i_2__1_n_5\,
      CO(1) => \row_reg[12]_i_2__1_n_6\,
      CO(0) => \row_reg[12]_i_2__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_row_reg[12]_i_2__1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \plusOp__1\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \row_reg__0\(12 downto 9)
    );
\row_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(1),
      Q => \row_reg__0\(1),
      R => SS(0)
    );
\row_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(2),
      Q => \row_reg__0\(2),
      R => SS(0)
    );
\row_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(3),
      Q => \row_reg__0\(3),
      R => SS(0)
    );
\row_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(4),
      Q => \row_reg__0\(4),
      R => SS(0)
    );
\row_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(5),
      Q => \row_reg__0\(5),
      R => SS(0)
    );
\row_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(6),
      Q => \row_reg__0\(6),
      R => SS(0)
    );
\row_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(7),
      Q => \row_reg__0\(7),
      R => SS(0)
    );
\row_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(8),
      Q => \row_reg__0\(8),
      R => SS(0)
    );
\row_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^valid_dm_reg[3]_0\(0),
      CI_TOP => '0',
      CO(7) => \row_reg[8]_i_1__1_n_0\,
      CO(6) => \row_reg[8]_i_1__1_n_1\,
      CO(5) => \row_reg[8]_i_1__1_n_2\,
      CO(4) => \row_reg[8]_i_1__1_n_3\,
      CO(3) => \NLW_row_reg[8]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \row_reg[8]_i_1__1_n_5\,
      CO(1) => \row_reg[8]_i_1__1_n_6\,
      CO(0) => \row_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__1\(8 downto 1),
      S(7 downto 0) => \row_reg__0\(8 downto 1)
    );
\row_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => row,
      D => \plusOp__1\(9),
      Q => \row_reg__0\(9),
      R => SS(0)
    );
\valid_ablr[0]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(3),
      I1 => \col_reg__0\(3),
      I2 => \time_control_regs[0]\(2),
      I3 => \col_reg__0\(2),
      O => \valid_ablr[0]_i_10__1_n_0\
    );
\valid_ablr[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(1),
      I1 => \col_reg__0\(1),
      I2 => \time_control_regs[0]\(0),
      I3 => col_reg(0),
      O => \valid_ablr[0]_i_11__1_n_0\
    );
\valid_ablr[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_reg__0\(9),
      I1 => \time_control_regs[0]\(9),
      I2 => \time_control_regs[0]\(8),
      I3 => \col_reg__0\(8),
      O => \valid_ablr[0]_i_2__0_n_0\
    );
\valid_ablr[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_reg__0\(7),
      I1 => \time_control_regs[0]\(7),
      I2 => \time_control_regs[0]\(6),
      I3 => \col_reg__0\(6),
      O => \valid_ablr[0]_i_3__1_n_0\
    );
\valid_ablr[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_reg__0\(5),
      I1 => \time_control_regs[0]\(5),
      I2 => \time_control_regs[0]\(4),
      I3 => \col_reg__0\(4),
      O => \valid_ablr[0]_i_4__0_n_0\
    );
\valid_ablr[0]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_reg__0\(3),
      I1 => \time_control_regs[0]\(3),
      I2 => \time_control_regs[0]\(2),
      I3 => \col_reg__0\(2),
      O => \valid_ablr[0]_i_5__1_n_0\
    );
\valid_ablr[0]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \col_reg__0\(1),
      I1 => \time_control_regs[0]\(1),
      I2 => \time_control_regs[0]\(0),
      I3 => col_reg(0),
      O => \valid_ablr[0]_i_6__1_n_0\
    );
\valid_ablr[0]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(9),
      I1 => \col_reg__0\(9),
      I2 => \time_control_regs[0]\(8),
      I3 => \col_reg__0\(8),
      O => \valid_ablr[0]_i_7__1_n_0\
    );
\valid_ablr[0]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(7),
      I1 => \col_reg__0\(7),
      I2 => \time_control_regs[0]\(6),
      I3 => \col_reg__0\(6),
      O => \valid_ablr[0]_i_8__1_n_0\
    );
\valid_ablr[0]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(5),
      I1 => \col_reg__0\(5),
      I2 => \time_control_regs[0]\(4),
      I3 => \col_reg__0\(4),
      O => \valid_ablr[0]_i_9__1_n_0\
    );
\valid_ablr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \col_reg__0\(5),
      I1 => \col_reg__0\(9),
      I2 => \col_reg__0\(2),
      I3 => \valid_ablr[1]_i_2__0_n_0\,
      O => \valid_ablr[1]_i_1__1_n_0\
    );
\valid_ablr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \col_reg__0\(8),
      I1 => \col_reg__0\(1),
      I2 => \col_reg__0\(3),
      I3 => \col_reg__0\(6),
      I4 => \col_reg__0\(4),
      I5 => \col_reg__0\(7),
      O => \valid_ablr[1]_i_2__0_n_0\
    );
\valid_ablr[2]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \row_reg__0\(11),
      I1 => \time_control_regs[0]\(21),
      I2 => \row_reg__0\(10),
      I3 => \time_control_regs[0]\(20),
      O => \valid_ablr[2]_i_10__0_n_0\
    );
\valid_ablr[2]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \row_reg__0\(9),
      I1 => \time_control_regs[0]\(19),
      I2 => \row_reg__0\(8),
      I3 => \time_control_regs[0]\(18),
      O => \valid_ablr[2]_i_11__0_n_0\
    );
\valid_ablr[2]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \row_reg__0\(7),
      I1 => \time_control_regs[0]\(17),
      I2 => \row_reg__0\(6),
      I3 => \time_control_regs[0]\(16),
      O => \valid_ablr[2]_i_12__0_n_0\
    );
\valid_ablr[2]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \row_reg__0\(5),
      I1 => \time_control_regs[0]\(15),
      I2 => \row_reg__0\(4),
      I3 => \time_control_regs[0]\(14),
      O => \valid_ablr[2]_i_13__0_n_0\
    );
\valid_ablr[2]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \row_reg__0\(3),
      I1 => \time_control_regs[0]\(13),
      I2 => \row_reg__0\(2),
      I3 => \time_control_regs[0]\(12),
      O => \valid_ablr[2]_i_14__0_n_0\
    );
\valid_ablr[2]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \row_reg__0\(1),
      I1 => \time_control_regs[0]\(11),
      I2 => \^valid_dm_reg[3]_0\(0),
      I3 => \time_control_regs[0]\(10),
      O => \valid_ablr[2]_i_15__0_n_0\
    );
\valid_ablr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_control_regs[0]\(22),
      I1 => \row_reg__0\(12),
      O => \valid_ablr[2]_i_2_n_0\
    );
\valid_ablr[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \time_control_regs[0]\(21),
      I1 => \row_reg__0\(11),
      I2 => \time_control_regs[0]\(20),
      I3 => \row_reg__0\(10),
      O => \valid_ablr[2]_i_3__0_n_0\
    );
\valid_ablr[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \time_control_regs[0]\(19),
      I1 => \row_reg__0\(9),
      I2 => \time_control_regs[0]\(18),
      I3 => \row_reg__0\(8),
      O => \valid_ablr[2]_i_4__0_n_0\
    );
\valid_ablr[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \time_control_regs[0]\(17),
      I1 => \row_reg__0\(7),
      I2 => \time_control_regs[0]\(16),
      I3 => \row_reg__0\(6),
      O => \valid_ablr[2]_i_5__0_n_0\
    );
\valid_ablr[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      I1 => \row_reg__0\(5),
      I2 => \time_control_regs[0]\(14),
      I3 => \row_reg__0\(4),
      O => \valid_ablr[2]_i_6__0_n_0\
    );
\valid_ablr[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \time_control_regs[0]\(13),
      I1 => \row_reg__0\(3),
      I2 => \time_control_regs[0]\(12),
      I3 => \row_reg__0\(2),
      O => \valid_ablr[2]_i_7__0_n_0\
    );
\valid_ablr[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \time_control_regs[0]\(11),
      I1 => \row_reg__0\(1),
      I2 => \time_control_regs[0]\(10),
      I3 => \^valid_dm_reg[3]_0\(0),
      O => \valid_ablr[2]_i_8__0_n_0\
    );
\valid_ablr[2]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_reg__0\(12),
      I1 => \time_control_regs[0]\(22),
      O => \valid_ablr[2]_i_9__0_n_0\
    );
\valid_ablr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \row_reg__0\(1),
      I1 => \row_reg__0\(6),
      I2 => \row_reg__0\(4),
      I3 => \row_reg__0\(5),
      I4 => \valid_ablr[3]_i_3__0_n_0\,
      I5 => \valid_ablr[3]_i_4__0_n_0\,
      O => gtOp
    );
\valid_ablr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_reg__0\(12),
      I1 => \row_reg__0\(10),
      I2 => \row_reg__0\(9),
      I3 => \row_reg__0\(3),
      O => \valid_ablr[3]_i_3__0_n_0\
    );
\valid_ablr[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_reg__0\(8),
      I1 => \row_reg__0\(7),
      I2 => \row_reg__0\(11),
      I3 => \row_reg__0\(2),
      O => \valid_ablr[3]_i_4__0_n_0\
    );
\valid_ablr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr_reg[0]_i_1__0_n_3\,
      Q => \valid_ablr_reg_n_0_[0]\,
      S => SS(0)
    );
\valid_ablr_reg[0]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_valid_ablr_reg[0]_i_1__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \valid_ablr_reg[0]_i_1__0_n_3\,
      CO(3) => \NLW_valid_ablr_reg[0]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \valid_ablr_reg[0]_i_1__0_n_5\,
      CO(1) => \valid_ablr_reg[0]_i_1__0_n_6\,
      CO(0) => \valid_ablr_reg[0]_i_1__0_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \valid_ablr[0]_i_2__0_n_0\,
      DI(3) => \valid_ablr[0]_i_3__1_n_0\,
      DI(2) => \valid_ablr[0]_i_4__0_n_0\,
      DI(1) => \valid_ablr[0]_i_5__1_n_0\,
      DI(0) => \valid_ablr[0]_i_6__1_n_0\,
      O(7 downto 0) => \NLW_valid_ablr_reg[0]_i_1__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \valid_ablr[0]_i_7__1_n_0\,
      S(3) => \valid_ablr[0]_i_8__1_n_0\,
      S(2) => \valid_ablr[0]_i_9__1_n_0\,
      S(1) => \valid_ablr[0]_i_10__1_n_0\,
      S(0) => \valid_ablr[0]_i_11__1_n_0\
    );
\valid_ablr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr[1]_i_1__1_n_0\,
      Q => \valid_ablr_reg_n_0_[1]\,
      R => SS(0)
    );
\valid_ablr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr_reg[2]_i_1__0_n_1\,
      Q => \valid_ablr_reg_n_0_[2]\,
      S => SS(0)
    );
\valid_ablr_reg[2]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_valid_ablr_reg[2]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \valid_ablr_reg[2]_i_1__0_n_1\,
      CO(5) => \valid_ablr_reg[2]_i_1__0_n_2\,
      CO(4) => \valid_ablr_reg[2]_i_1__0_n_3\,
      CO(3) => \NLW_valid_ablr_reg[2]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \valid_ablr_reg[2]_i_1__0_n_5\,
      CO(1) => \valid_ablr_reg[2]_i_1__0_n_6\,
      CO(0) => \valid_ablr_reg[2]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \valid_ablr[2]_i_2_n_0\,
      DI(5) => \valid_ablr[2]_i_3__0_n_0\,
      DI(4) => \valid_ablr[2]_i_4__0_n_0\,
      DI(3) => \valid_ablr[2]_i_5__0_n_0\,
      DI(2) => \valid_ablr[2]_i_6__0_n_0\,
      DI(1) => \valid_ablr[2]_i_7__0_n_0\,
      DI(0) => \valid_ablr[2]_i_8__0_n_0\,
      O(7 downto 0) => \NLW_valid_ablr_reg[2]_i_1__0_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \valid_ablr[2]_i_9__0_n_0\,
      S(5) => \valid_ablr[2]_i_10__0_n_0\,
      S(4) => \valid_ablr[2]_i_11__0_n_0\,
      S(3) => \valid_ablr[2]_i_12__0_n_0\,
      S(2) => \valid_ablr[2]_i_13__0_n_0\,
      S(1) => \valid_ablr[2]_i_14__0_n_0\,
      S(0) => \valid_ablr[2]_i_15__0_n_0\
    );
\valid_ablr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => gtOp,
      Q => \valid_ablr_reg_n_0_[3]\,
      R => SS(0)
    );
\valid_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => valid_d(0),
      Q => valid_d2(0),
      R => '0'
    );
\valid_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => valid_d(1),
      Q => valid_d2(1),
      R => '0'
    );
\valid_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => valid_d(2),
      Q => valid_d2(2),
      R => '0'
    );
\valid_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => valid_d(3),
      Q => valid_d2(3),
      R => '0'
    );
\valid_dm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => delay_valid_n_8,
      Q => \valid_dm_reg_n_0_[0]\,
      R => '0'
    );
\valid_dm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => delay_valid_n_7,
      Q => v_l,
      R => '0'
    );
\valid_dm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => delay_valid_n_6,
      Q => v_b,
      R => '0'
    );
\valid_dm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => delay_valid_n_5,
      Q => v_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_normalize_weights is
  port (
    p : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \needs_delay.shift_register_reg[1][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \needs_delay.shift_register_reg[3][9]__0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \block_ram.data_o_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \block_ram.data_o_reg_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_normalize_weights : entity is "normalize_weights";
end design_1_v_cfa_0_0_normalize_weights;

architecture STRUCTURE of design_1_v_cfa_0_0_normalize_weights is
  signal mac1_n_20 : STD_LOGIC;
  signal mac1_n_21 : STD_LOGIC;
  signal mac1_n_22 : STD_LOGIC;
  signal mac1_n_23 : STD_LOGIC;
  signal mac1_n_24 : STD_LOGIC;
  signal mac1_n_25 : STD_LOGIC;
  signal mac1_n_26 : STD_LOGIC;
  signal mac1_n_27 : STD_LOGIC;
  signal mac2_n_20 : STD_LOGIC;
  signal mac2_n_21 : STD_LOGIC;
  signal mac2_n_22 : STD_LOGIC;
  signal mac2_n_23 : STD_LOGIC;
  signal mac2_n_24 : STD_LOGIC;
  signal mac2_n_25 : STD_LOGIC;
  signal mac2_n_26 : STD_LOGIC;
  signal mac2_n_27 : STD_LOGIC;
  signal mac3_n_20 : STD_LOGIC;
  signal mac3_n_21 : STD_LOGIC;
  signal mac3_n_22 : STD_LOGIC;
  signal mac3_n_23 : STD_LOGIC;
  signal mac3_n_24 : STD_LOGIC;
  signal mac3_n_25 : STD_LOGIC;
  signal mac3_n_26 : STD_LOGIC;
  signal mac3_n_27 : STD_LOGIC;
  signal mac4_n_20 : STD_LOGIC;
  signal mac4_n_21 : STD_LOGIC;
  signal mac4_n_22 : STD_LOGIC;
  signal mac4_n_23 : STD_LOGIC;
  signal mac4_n_24 : STD_LOGIC;
  signal mac4_n_25 : STD_LOGIC;
  signal mac4_n_26 : STD_LOGIC;
  signal mac4_n_27 : STD_LOGIC;
  signal norm : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal norm_asy : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of norm_asy : signal is "true";
  signal w12 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal w1234 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of w1234 : signal is "true";
  signal w1_d : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal w2_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w34 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal w3_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w4_d : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mac1_p_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 18 );
  signal NLW_mac2_p_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 18 );
  signal NLW_mac3_p_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 18 );
  signal NLW_mac4_p_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 18 );
  attribute CREG : integer;
  attribute CREG of mac1 : label is 1;
  attribute HAS_C : integer;
  attribute HAS_C of mac1 : label is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of mac1 : label is 10;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of mac1 : label is 18;
  attribute OWIDTH : integer;
  attribute OWIDTH of mac1 : label is 28;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of mac1 : label is 0;
  attribute USE_DSP : string;
  attribute USE_DSP of mac1 : label is "yes";
  attribute mult_style : string;
  attribute mult_style of mac1 : label is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of mac1 : label is "yes";
  attribute CREG of mac2 : label is 1;
  attribute HAS_C of mac2 : label is 1;
  attribute IWIDTHA of mac2 : label is 10;
  attribute IWIDTHB of mac2 : label is 18;
  attribute OWIDTH of mac2 : label is 28;
  attribute ROUND_MODE of mac2 : label is 0;
  attribute USE_DSP of mac2 : label is "yes";
  attribute mult_style of mac2 : label is "pipe_block";
  attribute register_balancing of mac2 : label is "yes";
  attribute CREG of mac3 : label is 1;
  attribute HAS_C of mac3 : label is 1;
  attribute IWIDTHA of mac3 : label is 10;
  attribute IWIDTHB of mac3 : label is 18;
  attribute OWIDTH of mac3 : label is 28;
  attribute ROUND_MODE of mac3 : label is 0;
  attribute USE_DSP of mac3 : label is "yes";
  attribute mult_style of mac3 : label is "pipe_block";
  attribute register_balancing of mac3 : label is "yes";
  attribute CREG of mac4 : label is 1;
  attribute HAS_C of mac4 : label is 1;
  attribute IWIDTHA of mac4 : label is 10;
  attribute IWIDTHB of mac4 : label is 18;
  attribute OWIDTH of mac4 : label is 28;
  attribute ROUND_MODE of mac4 : label is 0;
  attribute USE_DSP of mac4 : label is "yes";
  attribute mult_style of mac4 : label is "pipe_block";
  attribute register_balancing of mac4 : label is "yes";
begin
add_w1234: entity work.\design_1_v_cfa_0_0_radd_sub_sclr_no__parameterized0\
     port map (
      SR(0) => SR(0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][9]\(9 downto 0) => w34(9 downto 0),
      \needs_delay.shift_register_reg[1][9]_0\(9 downto 0) => w12(9 downto 0),
      s(10 downto 0) => w1234(10 downto 0)
    );
add_w1_w2: entity work.design_1_v_cfa_0_0_radd_sub_sclr_no
     port map (
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      SR(0) => SR(0),
      a(8 downto 0) => a(8 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      s(9 downto 0) => w12(9 downto 0)
    );
add_w3_w4: entity work.design_1_v_cfa_0_0_radd_sub_sclr_no_41
     port map (
      SR(0) => SR(0),
      aclk => aclk,
      \block_ram.data_o_reg\(8 downto 0) => \block_ram.data_o_reg_0\(8 downto 0),
      \block_ram.data_o_reg_0\(7 downto 0) => \block_ram.data_o_reg\(7 downto 0),
      intc_if(0) => intc_if(0),
      s(9 downto 0) => w34(9 downto 0)
    );
mac1: entity work.\design_1_v_cfa_0_0_mac__1\
     port map (
      a(9) => '0',
      a(8 downto 0) => w1_d(8 downto 0),
      b(17 downto 0) => norm(17 downto 0),
      c(27 downto 0) => B"0000000000000000000010000000",
      ce => intc_if(0),
      clk => aclk,
      p(27 downto 18) => NLW_mac1_p_UNCONNECTED(27 downto 18),
      p(17 downto 8) => p(9 downto 0),
      p(7) => mac1_n_20,
      p(6) => mac1_n_21,
      p(5) => mac1_n_22,
      p(4) => mac1_n_23,
      p(3) => mac1_n_24,
      p(2) => mac1_n_25,
      p(1) => mac1_n_26,
      p(0) => mac1_n_27,
      sclr => SR(0)
    );
mac2: entity work.\design_1_v_cfa_0_0_mac__2\
     port map (
      a(9 downto 8) => B"00",
      a(7 downto 0) => w2_d(7 downto 0),
      b(17 downto 0) => norm(17 downto 0),
      c(27 downto 0) => B"0000000000000000000010000000",
      ce => intc_if(0),
      clk => aclk,
      p(27 downto 18) => NLW_mac2_p_UNCONNECTED(27 downto 18),
      p(17 downto 8) => D(9 downto 0),
      p(7) => mac2_n_20,
      p(6) => mac2_n_21,
      p(5) => mac2_n_22,
      p(4) => mac2_n_23,
      p(3) => mac2_n_24,
      p(2) => mac2_n_25,
      p(1) => mac2_n_26,
      p(0) => mac2_n_27,
      sclr => SR(0)
    );
mac3: entity work.\design_1_v_cfa_0_0_mac__3\
     port map (
      a(9 downto 8) => B"00",
      a(7 downto 0) => w3_d(7 downto 0),
      b(17 downto 0) => norm(17 downto 0),
      c(27 downto 0) => B"0000000000000000000010000000",
      ce => intc_if(0),
      clk => aclk,
      p(27 downto 18) => NLW_mac3_p_UNCONNECTED(27 downto 18),
      p(17 downto 8) => \needs_delay.shift_register_reg[1][9]\(9 downto 0),
      p(7) => mac3_n_20,
      p(6) => mac3_n_21,
      p(5) => mac3_n_22,
      p(4) => mac3_n_23,
      p(3) => mac3_n_24,
      p(2) => mac3_n_25,
      p(1) => mac3_n_26,
      p(0) => mac3_n_27,
      sclr => SR(0)
    );
mac4: entity work.design_1_v_cfa_0_0_mac
     port map (
      a(9) => '0',
      a(8 downto 0) => w4_d(8 downto 0),
      b(17 downto 0) => norm(17 downto 0),
      c(27 downto 0) => B"0000000000000000000010000000",
      ce => intc_if(0),
      clk => aclk,
      p(27 downto 18) => NLW_mac4_p_UNCONNECTED(27 downto 18),
      p(17 downto 8) => \needs_delay.shift_register_reg[3][9]__0\(9 downto 0),
      p(7) => mac4_n_20,
      p(6) => mac4_n_21,
      p(5) => mac4_n_22,
      p(4) => mac4_n_23,
      p(3) => mac4_n_24,
      p(2) => mac4_n_25,
      p(1) => mac4_n_26,
      p(0) => mac4_n_27,
      sclr => SR(0)
    );
one_over: entity work.\design_1_v_cfa_0_0_reciprocal__parameterized0\
     port map (
      Q(17 downto 0) => norm_asy(17 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \out\(10 downto 0) => w1234(10 downto 0)
    );
reg_normb: entity work.\design_1_v_cfa_0_0_delay_sclr__parameterized2\
     port map (
      D(17 downto 0) => norm_asy(17 downto 0),
      Q(17 downto 0) => norm(17 downto 0),
      SR(0) => SR(0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_w1d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized5\
     port map (
      \G13_reg[7]\(8 downto 0) => w1_d(8 downto 0),
      a(8 downto 0) => a(8 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_w2d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized5_42\
     port map (
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      a(7 downto 0) => w2_d(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_w3d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized5_43\
     port map (
      a(7 downto 0) => w3_d(7 downto 0),
      aclk => aclk,
      \block_ram.data_o_reg\(7 downto 0) => \block_ram.data_o_reg\(7 downto 0),
      intc_if(0) => intc_if(0)
    );
reg_w4d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized5_44\
     port map (
      a(8 downto 0) => w4_d(8 downto 0),
      aclk => aclk,
      \block_ram.data_o_reg\(8 downto 0) => \block_ram.data_o_reg_0\(8 downto 0),
      intc_if(0) => intc_if(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_var_min_interpolate_G is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    c : in STD_LOGIC_VECTOR ( 7 downto 0 );
    nhood : in STD_LOGIC_VECTOR ( 104 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetn_out : in STD_LOGIC;
    \needs_delay.shift_register_reg[1][23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][23]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_en_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][39]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][23]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[2][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_4\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][23]_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_var_min_interpolate_G : entity is "var_min_interpolate_G";
end design_1_v_cfa_0_0_var_min_interpolate_G;

architecture STRUCTURE of design_1_v_cfa_0_0_var_min_interpolate_G is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G13[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \G13[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \G13[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \G13[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \G13[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \G13[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \G13[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \G13[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \G13[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ave1d : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave2d : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave3d : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave4d : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal den1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \den1[10]_i_2_n_0\ : STD_LOGIC;
  signal \den1[7]_i_2_n_0\ : STD_LOGIC;
  signal \den1[7]_i_3_n_0\ : STD_LOGIC;
  signal \den1[7]_i_4_n_0\ : STD_LOGIC;
  signal \den1[7]_i_5_n_0\ : STD_LOGIC;
  signal \den1[7]_i_6_n_0\ : STD_LOGIC;
  signal \den1[7]_i_7_n_0\ : STD_LOGIC;
  signal \den1[7]_i_8_n_0\ : STD_LOGIC;
  signal \den1[7]_i_9_n_0\ : STD_LOGIC;
  signal den2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \den2[10]_i_2_n_0\ : STD_LOGIC;
  signal \den2[7]_i_2_n_0\ : STD_LOGIC;
  signal \den2[7]_i_3_n_0\ : STD_LOGIC;
  signal \den2[7]_i_4_n_0\ : STD_LOGIC;
  signal \den2[7]_i_5_n_0\ : STD_LOGIC;
  signal \den2[7]_i_6_n_0\ : STD_LOGIC;
  signal \den2[7]_i_7_n_0\ : STD_LOGIC;
  signal \den2[7]_i_8_n_0\ : STD_LOGIC;
  signal \den2[7]_i_9_n_0\ : STD_LOGIC;
  signal den3 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \den3[10]_i_2_n_0\ : STD_LOGIC;
  signal \den3[7]_i_2_n_0\ : STD_LOGIC;
  signal \den3[7]_i_3_n_0\ : STD_LOGIC;
  signal \den3[7]_i_4_n_0\ : STD_LOGIC;
  signal \den3[7]_i_5_n_0\ : STD_LOGIC;
  signal \den3[7]_i_6_n_0\ : STD_LOGIC;
  signal \den3[7]_i_7_n_0\ : STD_LOGIC;
  signal \den3[7]_i_8_n_0\ : STD_LOGIC;
  signal \den3[7]_i_9_n_0\ : STD_LOGIC;
  signal den4 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \den4[10]_i_2_n_0\ : STD_LOGIC;
  signal \den4[7]_i_2_n_0\ : STD_LOGIC;
  signal \den4[7]_i_3_n_0\ : STD_LOGIC;
  signal \den4[7]_i_4_n_0\ : STD_LOGIC;
  signal \den4[7]_i_5_n_0\ : STD_LOGIC;
  signal \den4[7]_i_6_n_0\ : STD_LOGIC;
  signal \den4[7]_i_7_n_0\ : STD_LOGIC;
  signal \den4[7]_i_8_n_0\ : STD_LOGIC;
  signal \den4[7]_i_9_n_0\ : STD_LOGIC;
  signal get_ave_var_SDs_n_0 : STD_LOGIC;
  signal get_ave_var_SDs_n_1 : STD_LOGIC;
  signal get_ave_var_SDs_n_105 : STD_LOGIC;
  signal get_ave_var_SDs_n_106 : STD_LOGIC;
  signal get_ave_var_SDs_n_107 : STD_LOGIC;
  signal get_ave_var_SDs_n_108 : STD_LOGIC;
  signal get_ave_var_SDs_n_109 : STD_LOGIC;
  signal get_ave_var_SDs_n_110 : STD_LOGIC;
  signal get_ave_var_SDs_n_111 : STD_LOGIC;
  signal get_ave_var_SDs_n_112 : STD_LOGIC;
  signal get_ave_var_SDs_n_113 : STD_LOGIC;
  signal get_ave_var_SDs_n_114 : STD_LOGIC;
  signal get_ave_var_SDs_n_124 : STD_LOGIC;
  signal get_ave_var_SDs_n_125 : STD_LOGIC;
  signal get_ave_var_SDs_n_126 : STD_LOGIC;
  signal get_ave_var_SDs_n_127 : STD_LOGIC;
  signal get_ave_var_SDs_n_128 : STD_LOGIC;
  signal get_ave_var_SDs_n_129 : STD_LOGIC;
  signal get_ave_var_SDs_n_130 : STD_LOGIC;
  signal get_ave_var_SDs_n_131 : STD_LOGIC;
  signal get_ave_var_SDs_n_132 : STD_LOGIC;
  signal get_ave_var_SDs_n_133 : STD_LOGIC;
  signal get_ave_var_SDs_n_143 : STD_LOGIC;
  signal get_ave_var_SDs_n_144 : STD_LOGIC;
  signal get_ave_var_SDs_n_145 : STD_LOGIC;
  signal get_ave_var_SDs_n_146 : STD_LOGIC;
  signal get_ave_var_SDs_n_147 : STD_LOGIC;
  signal get_ave_var_SDs_n_148 : STD_LOGIC;
  signal get_ave_var_SDs_n_149 : STD_LOGIC;
  signal get_ave_var_SDs_n_150 : STD_LOGIC;
  signal get_ave_var_SDs_n_2 : STD_LOGIC;
  signal get_ave_var_SDs_n_3 : STD_LOGIC;
  signal get_ave_var_SDs_n_4 : STD_LOGIC;
  signal get_ave_var_SDs_n_5 : STD_LOGIC;
  signal get_ave_var_SDs_n_6 : STD_LOGIC;
  signal get_ave_var_SDs_n_67 : STD_LOGIC;
  signal get_ave_var_SDs_n_68 : STD_LOGIC;
  signal get_ave_var_SDs_n_69 : STD_LOGIC;
  signal get_ave_var_SDs_n_7 : STD_LOGIC;
  signal get_ave_var_SDs_n_70 : STD_LOGIC;
  signal get_ave_var_SDs_n_71 : STD_LOGIC;
  signal get_ave_var_SDs_n_72 : STD_LOGIC;
  signal get_ave_var_SDs_n_73 : STD_LOGIC;
  signal get_ave_var_SDs_n_74 : STD_LOGIC;
  signal get_ave_var_SDs_n_75 : STD_LOGIC;
  signal get_ave_var_SDs_n_76 : STD_LOGIC;
  signal get_ave_var_SDs_n_8 : STD_LOGIC;
  signal get_ave_var_SDs_n_86 : STD_LOGIC;
  signal get_ave_var_SDs_n_87 : STD_LOGIC;
  signal get_ave_var_SDs_n_88 : STD_LOGIC;
  signal get_ave_var_SDs_n_89 : STD_LOGIC;
  signal get_ave_var_SDs_n_90 : STD_LOGIC;
  signal get_ave_var_SDs_n_91 : STD_LOGIC;
  signal get_ave_var_SDs_n_92 : STD_LOGIC;
  signal get_ave_var_SDs_n_93 : STD_LOGIC;
  signal get_ave_var_SDs_n_94 : STD_LOGIC;
  signal get_ave_var_SDs_n_95 : STD_LOGIC;
  signal mac1_pcout : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mac2_pcout : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mac3_pcout : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mac4_n_10 : STD_LOGIC;
  signal mac4_n_11 : STD_LOGIC;
  signal mac4_n_12 : STD_LOGIC;
  signal mac4_n_13 : STD_LOGIC;
  signal mac4_n_14 : STD_LOGIC;
  signal mac4_n_15 : STD_LOGIC;
  signal mac4_n_16 : STD_LOGIC;
  signal mac4_n_17 : STD_LOGIC;
  signal mac4_n_18 : STD_LOGIC;
  signal mac4_n_19 : STD_LOGIC;
  signal mac4_n_20 : STD_LOGIC;
  signal mac4_n_21 : STD_LOGIC;
  signal mac4_n_22 : STD_LOGIC;
  signal mac4_pcout : STD_LOGIC_VECTOR ( 22 downto 13 );
  signal \needs_delay.shift_register_reg[5]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal nw1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nw2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nw2d : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nw3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nw3d : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nw4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nw4d : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reg_center_pix_n_16 : STD_LOGIC;
  signal reg_center_pix_n_17 : STD_LOGIC;
  signal reg_center_pix_n_18 : STD_LOGIC;
  signal reg_center_pix_n_19 : STD_LOGIC;
  signal reg_center_pix_n_20 : STD_LOGIC;
  signal reg_center_pix_n_21 : STD_LOGIC;
  signal reg_center_pix_n_22 : STD_LOGIC;
  signal reg_center_pix_n_23 : STD_LOGIC;
  signal reg_center_pix_n_24 : STD_LOGIC;
  signal reg_center_pix_n_25 : STD_LOGIC;
  signal reg_center_pix_n_26 : STD_LOGIC;
  signal reg_center_pix_n_27 : STD_LOGIC;
  signal reg_center_pix_n_28 : STD_LOGIC;
  signal reg_center_pix_n_29 : STD_LOGIC;
  signal reg_center_pix_n_30 : STD_LOGIC;
  signal reg_center_pix_n_31 : STD_LOGIC;
  signal reg_center_pix_n_32 : STD_LOGIC;
  signal reg_center_pix_n_33 : STD_LOGIC;
  signal reg_center_pix_n_34 : STD_LOGIC;
  signal reg_center_pix_n_35 : STD_LOGIC;
  signal reg_center_pix_n_36 : STD_LOGIC;
  signal reg_center_pix_n_37 : STD_LOGIC;
  signal reg_center_pix_n_38 : STD_LOGIC;
  signal reg_center_pix_n_39 : STD_LOGIC;
  signal reg_center_pix_n_40 : STD_LOGIC;
  signal reg_center_pix_n_41 : STD_LOGIC;
  signal var1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal var2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal var3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal var4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal w1p : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal w2p : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal w3p : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal w4p : STD_LOGIC_VECTOR ( 9 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \G13[0]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \G13[1]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \G13[2]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \G13[3]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \G13[4]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \G13[5]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \G13[6]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \G13[7]_i_2__0\ : label is "soft_lutpair124";
  attribute CREG : integer;
  attribute CREG of mac1 : label is 1;
  attribute HAS_C : integer;
  attribute HAS_C of mac1 : label is 1;
  attribute IWIDTHA : integer;
  attribute IWIDTHA of mac1 : label is 12;
  attribute IWIDTHB : integer;
  attribute IWIDTHB of mac1 : label is 11;
  attribute OWIDTH : integer;
  attribute OWIDTH of mac1 : label is 23;
  attribute ROUND_MODE : integer;
  attribute ROUND_MODE of mac1 : label is 0;
  attribute USE_DSP : string;
  attribute USE_DSP of mac1 : label is "yes";
  attribute mult_style : string;
  attribute mult_style of mac1 : label is "pipe_block";
  attribute register_balancing : string;
  attribute register_balancing of mac1 : label is "yes";
  attribute CREG of mac2 : label is 0;
  attribute HAS_C of mac2 : label is 1;
  attribute IWIDTHA of mac2 : label is 12;
  attribute IWIDTHB of mac2 : label is 11;
  attribute OWIDTH of mac2 : label is 23;
  attribute ROUND_MODE of mac2 : label is 0;
  attribute USE_DSP of mac2 : label is "yes";
  attribute mult_style of mac2 : label is "pipe_block";
  attribute register_balancing of mac2 : label is "yes";
  attribute CREG of mac3 : label is 0;
  attribute HAS_C of mac3 : label is 1;
  attribute IWIDTHA of mac3 : label is 12;
  attribute IWIDTHB of mac3 : label is 11;
  attribute OWIDTH of mac3 : label is 23;
  attribute ROUND_MODE of mac3 : label is 0;
  attribute USE_DSP of mac3 : label is "yes";
  attribute mult_style of mac3 : label is "pipe_block";
  attribute register_balancing of mac3 : label is "yes";
  attribute CREG of mac4 : label is 0;
  attribute HAS_C of mac4 : label is 1;
  attribute IWIDTHA of mac4 : label is 12;
  attribute IWIDTHB of mac4 : label is 11;
  attribute OWIDTH of mac4 : label is 23;
  attribute ROUND_MODE of mac4 : label is 0;
  attribute USE_DSP of mac4 : label is "yes";
  attribute mult_style of mac4 : label is "pipe_block";
  attribute register_balancing of mac4 : label is "yes";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DI(7 downto 0) <= \^di\(7 downto 0);
  SR(0) <= \^sr\(0);
\G13[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mac4_pcout(13),
      I1 => mac4_pcout(21),
      O => \G13[0]_i_1__0_n_0\
    );
\G13[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mac4_pcout(14),
      I1 => mac4_pcout(21),
      O => \G13[1]_i_1__0_n_0\
    );
\G13[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mac4_pcout(15),
      I1 => mac4_pcout(21),
      O => \G13[2]_i_1__0_n_0\
    );
\G13[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mac4_pcout(16),
      I1 => mac4_pcout(21),
      O => \G13[3]_i_1__0_n_0\
    );
\G13[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mac4_pcout(17),
      I1 => mac4_pcout(21),
      O => \G13[4]_i_1__0_n_0\
    );
\G13[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mac4_pcout(18),
      I1 => mac4_pcout(21),
      O => \G13[5]_i_1__0_n_0\
    );
\G13[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mac4_pcout(19),
      I1 => mac4_pcout(21),
      O => \G13[6]_i_1__0_n_0\
    );
\G13[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => mac4_pcout(22),
      I1 => intc_if(0),
      I2 => resetn_out,
      O => \G13[7]_i_1__0_n_0\
    );
\G13[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mac4_pcout(20),
      I1 => mac4_pcout(21),
      O => \G13[7]_i_2__0_n_0\
    );
\G13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \G13[0]_i_1__0_n_0\,
      Q => Q(0),
      R => \G13[7]_i_1__0_n_0\
    );
\G13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \G13[1]_i_1__0_n_0\,
      Q => Q(1),
      R => \G13[7]_i_1__0_n_0\
    );
\G13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \G13[2]_i_1__0_n_0\,
      Q => Q(2),
      R => \G13[7]_i_1__0_n_0\
    );
\G13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \G13[3]_i_1__0_n_0\,
      Q => Q(3),
      R => \G13[7]_i_1__0_n_0\
    );
\G13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \G13[4]_i_1__0_n_0\,
      Q => Q(4),
      R => \G13[7]_i_1__0_n_0\
    );
\G13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \G13[5]_i_1__0_n_0\,
      Q => Q(5),
      R => \G13[7]_i_1__0_n_0\
    );
\G13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \G13[6]_i_1__0_n_0\,
      Q => Q(6),
      R => \G13[7]_i_1__0_n_0\
    );
\G13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \G13[7]_i_2__0_n_0\,
      Q => Q(7),
      R => \G13[7]_i_1__0_n_0\
    );
\den1[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_0,
      I1 => var1(8),
      O => \den1[10]_i_2_n_0\
    );
\den1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_1,
      I1 => var1(7),
      O => \den1[7]_i_2_n_0\
    );
\den1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_2,
      I1 => var1(6),
      O => \den1[7]_i_3_n_0\
    );
\den1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_3,
      I1 => var1(5),
      O => \den1[7]_i_4_n_0\
    );
\den1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_4,
      I1 => var1(4),
      O => \den1[7]_i_5_n_0\
    );
\den1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_5,
      I1 => var1(3),
      O => \den1[7]_i_6_n_0\
    );
\den1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_6,
      I1 => var1(2),
      O => \den1[7]_i_7_n_0\
    );
\den1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_7,
      I1 => var1(1),
      O => \den1[7]_i_8_n_0\
    );
\den1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_8,
      I1 => var1(0),
      O => \den1[7]_i_9_n_0\
    );
\den1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_67,
      Q => den1(10),
      R => \^sr\(0)
    );
\den1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_76,
      Q => den1(1),
      R => \^sr\(0)
    );
\den1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_75,
      Q => den1(2),
      R => \^sr\(0)
    );
\den1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_74,
      Q => den1(3),
      R => \^sr\(0)
    );
\den1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_73,
      Q => den1(4),
      R => \^sr\(0)
    );
\den1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_72,
      Q => den1(5),
      R => \^sr\(0)
    );
\den1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_71,
      Q => den1(6),
      R => \^sr\(0)
    );
\den1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_70,
      Q => den1(7),
      R => \^sr\(0)
    );
\den1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_69,
      Q => den1(8),
      R => \^sr\(0)
    );
\den1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_68,
      Q => den1(9),
      R => \^sr\(0)
    );
\den2[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(8),
      I1 => var2(8),
      O => \den2[10]_i_2_n_0\
    );
\den2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(7),
      I1 => var2(7),
      O => \den2[7]_i_2_n_0\
    );
\den2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(6),
      I1 => var2(6),
      O => \den2[7]_i_3_n_0\
    );
\den2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(5),
      I1 => var2(5),
      O => \den2[7]_i_4_n_0\
    );
\den2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(4),
      I1 => var2(4),
      O => \den2[7]_i_5_n_0\
    );
\den2[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(3),
      I1 => var2(3),
      O => \den2[7]_i_6_n_0\
    );
\den2[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(2),
      I1 => var2(2),
      O => \den2[7]_i_7_n_0\
    );
\den2[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(1),
      I1 => var2(1),
      O => \den2[7]_i_8_n_0\
    );
\den2[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(0),
      I1 => var2(0),
      O => \den2[7]_i_9_n_0\
    );
\den2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_105,
      Q => den2(10),
      R => \^sr\(0)
    );
\den2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_114,
      Q => den2(1),
      R => \^sr\(0)
    );
\den2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_113,
      Q => den2(2),
      R => \^sr\(0)
    );
\den2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_112,
      Q => den2(3),
      R => \^sr\(0)
    );
\den2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_111,
      Q => den2(4),
      R => \^sr\(0)
    );
\den2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_110,
      Q => den2(5),
      R => \^sr\(0)
    );
\den2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_109,
      Q => den2(6),
      R => \^sr\(0)
    );
\den2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_108,
      Q => den2(7),
      R => \^sr\(0)
    );
\den2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_107,
      Q => den2(8),
      R => \^sr\(0)
    );
\den2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_106,
      Q => den2(9),
      R => \^sr\(0)
    );
\den3[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(8),
      I1 => var3(8),
      O => \den3[10]_i_2_n_0\
    );
\den3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(7),
      I1 => var3(7),
      O => \den3[7]_i_2_n_0\
    );
\den3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(6),
      I1 => var3(6),
      O => \den3[7]_i_3_n_0\
    );
\den3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(5),
      I1 => var3(5),
      O => \den3[7]_i_4_n_0\
    );
\den3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(4),
      I1 => var3(4),
      O => \den3[7]_i_5_n_0\
    );
\den3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(3),
      I1 => var3(3),
      O => \den3[7]_i_6_n_0\
    );
\den3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(2),
      I1 => var3(2),
      O => \den3[7]_i_7_n_0\
    );
\den3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(1),
      I1 => var3(1),
      O => \den3[7]_i_8_n_0\
    );
\den3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \needs_delay.shift_register_reg[5]_0\(0),
      I1 => var3(0),
      O => \den3[7]_i_9_n_0\
    );
\den3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_124,
      Q => den3(10),
      R => \^sr\(0)
    );
\den3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_133,
      Q => den3(1),
      R => \^sr\(0)
    );
\den3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_132,
      Q => den3(2),
      R => \^sr\(0)
    );
\den3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_131,
      Q => den3(3),
      R => \^sr\(0)
    );
\den3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_130,
      Q => den3(4),
      R => \^sr\(0)
    );
\den3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_129,
      Q => den3(5),
      R => \^sr\(0)
    );
\den3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_128,
      Q => den3(6),
      R => \^sr\(0)
    );
\den3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_127,
      Q => den3(7),
      R => \^sr\(0)
    );
\den3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_126,
      Q => den3(8),
      R => \^sr\(0)
    );
\den3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_125,
      Q => den3(9),
      R => \^sr\(0)
    );
\den4[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_0,
      I1 => var4(8),
      O => \den4[10]_i_2_n_0\
    );
\den4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_1,
      I1 => var4(7),
      O => \den4[7]_i_2_n_0\
    );
\den4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_2,
      I1 => var4(6),
      O => \den4[7]_i_3_n_0\
    );
\den4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_3,
      I1 => var4(5),
      O => \den4[7]_i_4_n_0\
    );
\den4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_4,
      I1 => var4(4),
      O => \den4[7]_i_5_n_0\
    );
\den4[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_5,
      I1 => var4(3),
      O => \den4[7]_i_6_n_0\
    );
\den4[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_6,
      I1 => var4(2),
      O => \den4[7]_i_7_n_0\
    );
\den4[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_7,
      I1 => var4(1),
      O => \den4[7]_i_8_n_0\
    );
\den4[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => get_ave_var_SDs_n_8,
      I1 => var4(0),
      O => \den4[7]_i_9_n_0\
    );
\den4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_86,
      Q => den4(10),
      R => \^sr\(0)
    );
\den4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_95,
      Q => den4(1),
      R => \^sr\(0)
    );
\den4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_94,
      Q => den4(2),
      R => \^sr\(0)
    );
\den4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_93,
      Q => den4(3),
      R => \^sr\(0)
    );
\den4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_92,
      Q => den4(4),
      R => \^sr\(0)
    );
\den4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_91,
      Q => den4(5),
      R => \^sr\(0)
    );
\den4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_90,
      Q => den4(6),
      R => \^sr\(0)
    );
\den4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_89,
      Q => den4(7),
      R => \^sr\(0)
    );
\den4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_88,
      Q => den4(8),
      R => \^sr\(0)
    );
\den4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => get_ave_var_SDs_n_87,
      Q => den4(9),
      R => \^sr\(0)
    );
get_ave_var_SDs: entity work.design_1_v_cfa_0_0_ave_var_sd
     port map (
      D(9) => get_ave_var_SDs_n_67,
      D(8) => get_ave_var_SDs_n_68,
      D(7) => get_ave_var_SDs_n_69,
      D(6) => get_ave_var_SDs_n_70,
      D(5) => get_ave_var_SDs_n_71,
      D(4) => get_ave_var_SDs_n_72,
      D(3) => get_ave_var_SDs_n_73,
      D(2) => get_ave_var_SDs_n_74,
      D(1) => get_ave_var_SDs_n_75,
      D(0) => get_ave_var_SDs_n_76,
      \D0305_reg[7]_0\(7) => get_ave_var_SDs_n_143,
      \D0305_reg[7]_0\(6) => get_ave_var_SDs_n_144,
      \D0305_reg[7]_0\(5) => get_ave_var_SDs_n_145,
      \D0305_reg[7]_0\(4) => get_ave_var_SDs_n_146,
      \D0305_reg[7]_0\(3) => get_ave_var_SDs_n_147,
      \D0305_reg[7]_0\(2) => get_ave_var_SDs_n_148,
      \D0305_reg[7]_0\(1) => get_ave_var_SDs_n_149,
      \D0305_reg[7]_0\(0) => get_ave_var_SDs_n_150,
      DI(0) => get_ave_var_SDs_n_0,
      Q(11 downto 0) => ave_1(11 downto 0),
      S(7 downto 0) => S(7 downto 0),
      SR(0) => \^sr\(0),
      \abs_13_reg[10]_0\(11 downto 0) => ave_4(11 downto 0),
      \abs_5_reg[10]_0\(11 downto 0) => ave_2(11 downto 0),
      \abs_9_reg[10]_0\(11 downto 0) => ave_3(11 downto 0),
      aclk => aclk,
      core_en_i_reg(0) => core_en_i_reg(0),
      \den1_reg[10]\(8 downto 0) => var1(8 downto 0),
      \den2_reg[10]\(9) => get_ave_var_SDs_n_105,
      \den2_reg[10]\(8) => get_ave_var_SDs_n_106,
      \den2_reg[10]\(7) => get_ave_var_SDs_n_107,
      \den2_reg[10]\(6) => get_ave_var_SDs_n_108,
      \den2_reg[10]\(5) => get_ave_var_SDs_n_109,
      \den2_reg[10]\(4) => get_ave_var_SDs_n_110,
      \den2_reg[10]\(3) => get_ave_var_SDs_n_111,
      \den2_reg[10]\(2) => get_ave_var_SDs_n_112,
      \den2_reg[10]\(1) => get_ave_var_SDs_n_113,
      \den2_reg[10]\(0) => get_ave_var_SDs_n_114,
      \den2_reg[10]_0\(8 downto 0) => var2(8 downto 0),
      \den3_reg[10]\(9) => get_ave_var_SDs_n_124,
      \den3_reg[10]\(8) => get_ave_var_SDs_n_125,
      \den3_reg[10]\(7) => get_ave_var_SDs_n_126,
      \den3_reg[10]\(6) => get_ave_var_SDs_n_127,
      \den3_reg[10]\(5) => get_ave_var_SDs_n_128,
      \den3_reg[10]\(4) => get_ave_var_SDs_n_129,
      \den3_reg[10]\(3) => get_ave_var_SDs_n_130,
      \den3_reg[10]\(2) => get_ave_var_SDs_n_131,
      \den3_reg[10]\(1) => get_ave_var_SDs_n_132,
      \den3_reg[10]\(0) => get_ave_var_SDs_n_133,
      \den3_reg[10]_0\(8 downto 0) => var3(8 downto 0),
      \den4_reg[10]\(9) => get_ave_var_SDs_n_86,
      \den4_reg[10]\(8) => get_ave_var_SDs_n_87,
      \den4_reg[10]\(7) => get_ave_var_SDs_n_88,
      \den4_reg[10]\(6) => get_ave_var_SDs_n_89,
      \den4_reg[10]\(5) => get_ave_var_SDs_n_90,
      \den4_reg[10]\(4) => get_ave_var_SDs_n_91,
      \den4_reg[10]\(3) => get_ave_var_SDs_n_92,
      \den4_reg[10]\(2) => get_ave_var_SDs_n_93,
      \den4_reg[10]\(1) => get_ave_var_SDs_n_94,
      \den4_reg[10]\(0) => get_ave_var_SDs_n_95,
      \den4_reg[10]_0\(8 downto 0) => var4(8 downto 0),
      \den4_reg[7]\(7) => get_ave_var_SDs_n_1,
      \den4_reg[7]\(6) => get_ave_var_SDs_n_2,
      \den4_reg[7]\(5) => get_ave_var_SDs_n_3,
      \den4_reg[7]\(4) => get_ave_var_SDs_n_4,
      \den4_reg[7]\(3) => get_ave_var_SDs_n_5,
      \den4_reg[7]\(2) => get_ave_var_SDs_n_6,
      \den4_reg[7]\(1) => get_ave_var_SDs_n_7,
      \den4_reg[7]\(0) => get_ave_var_SDs_n_8,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][23]\(7 downto 0) => \needs_delay.shift_register_reg[1][23]\(7 downto 0),
      \needs_delay.shift_register_reg[1][23]_0\(8 downto 0) => \needs_delay.shift_register_reg[1][23]_1\(8 downto 0),
      \needs_delay.shift_register_reg[1][23]_1\(8 downto 0) => \needs_delay.shift_register_reg[1][23]_2\(8 downto 0),
      \needs_delay.shift_register_reg[1][23]_2\(8 downto 0) => \needs_delay.shift_register_reg[1][23]_3\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]\(7 downto 0) => \needs_delay.shift_register_reg[1][39]\(7 downto 0),
      \needs_delay.shift_register_reg[1][39]_0\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_0\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]_1\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_1\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]_2\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_2\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]_3\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_3\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]_4\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_4\(8 downto 0),
      \needs_delay.shift_register_reg[1][7]\(7 downto 0) => \^d\(7 downto 0),
      \needs_delay.shift_register_reg[1][7]_0\(8 downto 0) => \needs_delay.shift_register_reg[1][7]\(8 downto 0),
      \needs_delay.shift_register_reg[1][7]_1\(8 downto 0) => \needs_delay.shift_register_reg[1][7]_0\(8 downto 0),
      \needs_delay.shift_register_reg[2][6]\(6 downto 0) => \needs_delay.shift_register_reg[2][6]\(6 downto 0),
      \needs_delay.shift_register_reg[2][7]\(7 downto 0) => \^di\(7 downto 0),
      \needs_delay.shift_register_reg[2][7]_0\(7) => reg_center_pix_n_16,
      \needs_delay.shift_register_reg[2][7]_0\(6) => reg_center_pix_n_17,
      \needs_delay.shift_register_reg[2][7]_0\(5) => reg_center_pix_n_18,
      \needs_delay.shift_register_reg[2][7]_0\(4) => reg_center_pix_n_19,
      \needs_delay.shift_register_reg[2][7]_0\(3) => reg_center_pix_n_20,
      \needs_delay.shift_register_reg[2][7]_0\(2) => reg_center_pix_n_21,
      \needs_delay.shift_register_reg[2][7]_0\(1) => reg_center_pix_n_22,
      \needs_delay.shift_register_reg[2][7]_0\(0) => reg_center_pix_n_23,
      \needs_delay.shift_register_reg[2][7]_1\(8) => reg_center_pix_n_24,
      \needs_delay.shift_register_reg[2][7]_1\(7) => reg_center_pix_n_25,
      \needs_delay.shift_register_reg[2][7]_1\(6) => reg_center_pix_n_26,
      \needs_delay.shift_register_reg[2][7]_1\(5) => reg_center_pix_n_27,
      \needs_delay.shift_register_reg[2][7]_1\(4) => reg_center_pix_n_28,
      \needs_delay.shift_register_reg[2][7]_1\(3) => reg_center_pix_n_29,
      \needs_delay.shift_register_reg[2][7]_1\(2) => reg_center_pix_n_30,
      \needs_delay.shift_register_reg[2][7]_1\(1) => reg_center_pix_n_31,
      \needs_delay.shift_register_reg[2][7]_1\(0) => reg_center_pix_n_32,
      \needs_delay.shift_register_reg[2][7]_2\(8) => reg_center_pix_n_33,
      \needs_delay.shift_register_reg[2][7]_2\(7) => reg_center_pix_n_34,
      \needs_delay.shift_register_reg[2][7]_2\(6) => reg_center_pix_n_35,
      \needs_delay.shift_register_reg[2][7]_2\(5) => reg_center_pix_n_36,
      \needs_delay.shift_register_reg[2][7]_2\(4) => reg_center_pix_n_37,
      \needs_delay.shift_register_reg[2][7]_2\(3) => reg_center_pix_n_38,
      \needs_delay.shift_register_reg[2][7]_2\(2) => reg_center_pix_n_39,
      \needs_delay.shift_register_reg[2][7]_2\(1) => reg_center_pix_n_40,
      \needs_delay.shift_register_reg[2][7]_2\(0) => reg_center_pix_n_41,
      \needs_delay.shift_register_reg[5][7]__0\(7) => \den1[7]_i_2_n_0\,
      \needs_delay.shift_register_reg[5][7]__0\(6) => \den1[7]_i_3_n_0\,
      \needs_delay.shift_register_reg[5][7]__0\(5) => \den1[7]_i_4_n_0\,
      \needs_delay.shift_register_reg[5][7]__0\(4) => \den1[7]_i_5_n_0\,
      \needs_delay.shift_register_reg[5][7]__0\(3) => \den1[7]_i_6_n_0\,
      \needs_delay.shift_register_reg[5][7]__0\(2) => \den1[7]_i_7_n_0\,
      \needs_delay.shift_register_reg[5][7]__0\(1) => \den1[7]_i_8_n_0\,
      \needs_delay.shift_register_reg[5][7]__0\(0) => \den1[7]_i_9_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_0\(7) => \den4[7]_i_2_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_0\(6) => \den4[7]_i_3_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_0\(5) => \den4[7]_i_4_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_0\(4) => \den4[7]_i_5_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_0\(3) => \den4[7]_i_6_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_0\(2) => \den4[7]_i_7_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_0\(1) => \den4[7]_i_8_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_0\(0) => \den4[7]_i_9_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_1\(7) => \den2[7]_i_2_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_1\(6) => \den2[7]_i_3_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_1\(5) => \den2[7]_i_4_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_1\(4) => \den2[7]_i_5_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_1\(3) => \den2[7]_i_6_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_1\(2) => \den2[7]_i_7_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_1\(1) => \den2[7]_i_8_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_1\(0) => \den2[7]_i_9_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_2\(7) => \den3[7]_i_2_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_2\(6) => \den3[7]_i_3_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_2\(5) => \den3[7]_i_4_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_2\(4) => \den3[7]_i_5_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_2\(3) => \den3[7]_i_6_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_2\(2) => \den3[7]_i_7_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_2\(1) => \den3[7]_i_8_n_0\,
      \needs_delay.shift_register_reg[5][7]__0_2\(0) => \den3[7]_i_9_n_0\,
      \needs_delay.shift_register_reg[5][8]__0\(0) => \den1[10]_i_2_n_0\,
      \needs_delay.shift_register_reg[5][8]__0_0\(0) => \den4[10]_i_2_n_0\,
      \needs_delay.shift_register_reg[5][8]__0_1\(0) => \den2[10]_i_2_n_0\,
      \needs_delay.shift_register_reg[5][8]__0_2\(0) => \den3[10]_i_2_n_0\,
      \needs_delay.shift_register_reg[5]_0\(8 downto 0) => \needs_delay.shift_register_reg[5]_0\(8 downto 0),
      nhood(104 downto 0) => nhood(104 downto 0),
      resetn_out => resetn_out
    );
get_w1: entity work.design_1_v_cfa_0_0_reciprocal
     port map (
      DOUTBDOUT(7 downto 0) => w2p(9 downto 2),
      Q(9 downto 0) => den1(10 downto 1),
      a(8 downto 0) => w1p(9 downto 1),
      aclk => aclk,
      \den2_reg[10]\(9 downto 0) => den2(10 downto 1),
      intc_if(0) => intc_if(0)
    );
get_w3: entity work.design_1_v_cfa_0_0_reciprocal_40
     port map (
      DOUTBDOUT(8 downto 0) => w4p(9 downto 1),
      Q(9 downto 0) => den3(10 downto 1),
      a(7 downto 0) => w3p(9 downto 2),
      aclk => aclk,
      \den4_reg[10]\(9 downto 0) => den4(10 downto 1),
      intc_if(0) => intc_if(0)
    );
mac1: entity work.\design_1_v_cfa_0_0_mac__parameterized0\
     port map (
      a(11 downto 0) => ave1d(11 downto 0),
      b(10) => '0',
      b(9 downto 0) => nw1(9 downto 0),
      c(22 downto 21) => B"00",
      c(20 downto 13) => c(7 downto 0),
      c(12 downto 0) => B"1000000000000",
      ce => intc_if(0),
      clk => aclk,
      p(22 downto 0) => mac1_pcout(22 downto 0),
      sclr => \^sr\(0)
    );
mac2: entity work.\design_1_v_cfa_0_0_mac__parameterized1__1\
     port map (
      a(11 downto 0) => ave2d(11 downto 0),
      b(10) => '0',
      b(9 downto 0) => nw2d(9 downto 0),
      c(22 downto 0) => mac1_pcout(22 downto 0),
      ce => intc_if(0),
      clk => aclk,
      p(22 downto 0) => mac2_pcout(22 downto 0),
      sclr => \^sr\(0)
    );
mac3: entity work.\design_1_v_cfa_0_0_mac__parameterized1__2\
     port map (
      a(11 downto 0) => ave3d(11 downto 0),
      b(10) => '0',
      b(9 downto 0) => nw3d(9 downto 0),
      c(22 downto 0) => mac2_pcout(22 downto 0),
      ce => intc_if(0),
      clk => aclk,
      p(22 downto 0) => mac3_pcout(22 downto 0),
      sclr => \^sr\(0)
    );
mac4: entity work.\design_1_v_cfa_0_0_mac__parameterized1\
     port map (
      a(11 downto 0) => ave4d(11 downto 0),
      b(10) => '0',
      b(9 downto 0) => nw4d(9 downto 0),
      c(22 downto 0) => mac3_pcout(22 downto 0),
      ce => intc_if(0),
      clk => aclk,
      p(22 downto 13) => mac4_pcout(22 downto 13),
      p(12) => mac4_n_10,
      p(11) => mac4_n_11,
      p(10) => mac4_n_12,
      p(9) => mac4_n_13,
      p(8) => mac4_n_14,
      p(7) => mac4_n_15,
      p(6) => mac4_n_16,
      p(5) => mac4_n_17,
      p(4) => mac4_n_18,
      p(3) => mac4_n_19,
      p(2) => mac4_n_20,
      p(1) => mac4_n_21,
      p(0) => mac4_n_22,
      sclr => \^sr\(0)
    );
normalize: entity work.design_1_v_cfa_0_0_normalize_weights
     port map (
      D(9 downto 0) => nw2(9 downto 0),
      DOUTBDOUT(7 downto 0) => w2p(9 downto 2),
      SR(0) => \^sr\(0),
      a(8 downto 0) => w1p(9 downto 1),
      aclk => aclk,
      \block_ram.data_o_reg\(7 downto 0) => w3p(9 downto 2),
      \block_ram.data_o_reg_0\(8 downto 0) => w4p(9 downto 1),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][9]\(9 downto 0) => nw3(9 downto 0),
      \needs_delay.shift_register_reg[3][9]__0\(9 downto 0) => nw4(9 downto 0),
      p(9 downto 0) => nw1(9 downto 0)
    );
reg_ave1: entity work.\design_1_v_cfa_0_0_DELAY__parameterized10\
     port map (
      Q(11 downto 0) => ave_1(11 downto 0),
      a(11 downto 0) => ave1d(11 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_ave2: entity work.\design_1_v_cfa_0_0_DELAY__parameterized11\
     port map (
      a(11 downto 0) => ave2d(11 downto 0),
      aclk => aclk,
      \ave_2_reg[11]\(11 downto 0) => ave_2(11 downto 0),
      intc_if(0) => intc_if(0)
    );
reg_ave3: entity work.\design_1_v_cfa_0_0_DELAY__parameterized12\
     port map (
      a(11 downto 0) => ave3d(11 downto 0),
      aclk => aclk,
      \ave_3_reg[11]\(11 downto 0) => ave_3(11 downto 0),
      intc_if(0) => intc_if(0)
    );
reg_ave4: entity work.\design_1_v_cfa_0_0_DELAY__parameterized13\
     port map (
      a(11 downto 0) => ave4d(11 downto 0),
      aclk => aclk,
      \ave_4_reg[11]\(11 downto 0) => ave_4(11 downto 0),
      intc_if(0) => intc_if(0)
    );
reg_center_pix: entity work.\design_1_v_cfa_0_0_DELAY__parameterized9\
     port map (
      D(7 downto 0) => \^d\(7 downto 0),
      \D0305_reg[7]\(7 downto 0) => \^di\(7 downto 0),
      \D0305_reg[8]\(8) => reg_center_pix_n_24,
      \D0305_reg[8]\(7) => reg_center_pix_n_25,
      \D0305_reg[8]\(6) => reg_center_pix_n_26,
      \D0305_reg[8]\(5) => reg_center_pix_n_27,
      \D0305_reg[8]\(4) => reg_center_pix_n_28,
      \D0305_reg[8]\(3) => reg_center_pix_n_29,
      \D0305_reg[8]\(2) => reg_center_pix_n_30,
      \D0305_reg[8]\(1) => reg_center_pix_n_31,
      \D0305_reg[8]\(0) => reg_center_pix_n_32,
      \D0313_reg[8]\(8) => reg_center_pix_n_33,
      \D0313_reg[8]\(7) => reg_center_pix_n_34,
      \D0313_reg[8]\(6) => reg_center_pix_n_35,
      \D0313_reg[8]\(5) => reg_center_pix_n_36,
      \D0313_reg[8]\(4) => reg_center_pix_n_37,
      \D0313_reg[8]\(3) => reg_center_pix_n_38,
      \D0313_reg[8]\(2) => reg_center_pix_n_39,
      \D0313_reg[8]\(1) => reg_center_pix_n_40,
      \D0313_reg[8]\(0) => reg_center_pix_n_41,
      aclk => aclk,
      \d0313_reg[7]\(7) => reg_center_pix_n_16,
      \d0313_reg[7]\(6) => reg_center_pix_n_17,
      \d0313_reg[7]\(5) => reg_center_pix_n_18,
      \d0313_reg[7]\(4) => reg_center_pix_n_19,
      \d0313_reg[7]\(3) => reg_center_pix_n_20,
      \d0313_reg[7]\(2) => reg_center_pix_n_21,
      \d0313_reg[7]\(1) => reg_center_pix_n_22,
      \d0313_reg[7]\(0) => reg_center_pix_n_23,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][23]\(7 downto 0) => \needs_delay.shift_register_reg[1][23]_0\(7 downto 0),
      \needs_delay.shift_register_reg[2][7]_0\(7) => get_ave_var_SDs_n_143,
      \needs_delay.shift_register_reg[2][7]_0\(6) => get_ave_var_SDs_n_144,
      \needs_delay.shift_register_reg[2][7]_0\(5) => get_ave_var_SDs_n_145,
      \needs_delay.shift_register_reg[2][7]_0\(4) => get_ave_var_SDs_n_146,
      \needs_delay.shift_register_reg[2][7]_0\(3) => get_ave_var_SDs_n_147,
      \needs_delay.shift_register_reg[2][7]_0\(2) => get_ave_var_SDs_n_148,
      \needs_delay.shift_register_reg[2][7]_0\(1) => get_ave_var_SDs_n_149,
      \needs_delay.shift_register_reg[2][7]_0\(0) => get_ave_var_SDs_n_150,
      nhood(7 downto 0) => nhood(55 downto 48)
    );
reg_nw2: entity work.\design_1_v_cfa_0_0_DELAY__parameterized7\
     port map (
      D(9 downto 0) => nw2(9 downto 0),
      Q(9 downto 0) => nw2d(9 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_nw3: entity work.\design_1_v_cfa_0_0_DELAY__parameterized4\
     port map (
      D(9 downto 0) => nw3(9 downto 0),
      Q(9 downto 0) => nw3d(9 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
reg_nw4: entity work.\design_1_v_cfa_0_0_DELAY__parameterized8\
     port map (
      aclk => aclk,
      b(9 downto 0) => nw4d(9 downto 0),
      core_en_i_reg(9 downto 0) => nw4(9 downto 0),
      intc_if(0) => intc_if(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_interpolate_G is
  port (
    valid_d : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a1314_reg[0]\ : out STD_LOGIC;
    \D0305_reg[7]\ : out STD_LOGIC;
    \D0305_reg[7]_0\ : out STD_LOGIC;
    \D0305_reg[7]_1\ : out STD_LOGIC;
    \D0305_reg[7]_2\ : out STD_LOGIC;
    \D0305_reg[7]_3\ : out STD_LOGIC;
    \D0305_reg[7]_4\ : out STD_LOGIC;
    \D0305_reg[7]_5\ : out STD_LOGIC;
    \D0305_reg[7]_6\ : out STD_LOGIC;
    \valid_ablr_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \max_cols_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \i_a_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_b_reg[7]\ : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    c : in STD_LOGIC_VECTOR ( 7 downto 0 );
    nhood : in STD_LOGIC_VECTOR ( 104 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetn_out : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \var_min_cols[9]_i_3\ : in STD_LOGIC;
    \line_len_1[9]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \needs_delay.shift_register_reg[1][23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[27][1]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \var_min_cols[1]_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : in STD_LOGIC;
    core_en_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \needs_delay.shift_register_reg[1][23]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    core_en_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[1][39]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][23]_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[2][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \needs_delay.shift_register_reg[1][7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][39]_4\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \needs_delay.shift_register_reg[1][23]_4\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_interpolate_G : entity is "interpolate_G";
end design_1_v_cfa_0_0_interpolate_G;

architecture STRUCTURE of design_1_v_cfa_0_0_interpolate_G is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G13[0]_i_1_n_0\ : STD_LOGIC;
  signal \G13[1]_i_1_n_0\ : STD_LOGIC;
  signal \G13[2]_i_1_n_0\ : STD_LOGIC;
  signal \G13[3]_i_1_n_0\ : STD_LOGIC;
  signal \G13[4]_i_1_n_0\ : STD_LOGIC;
  signal \G13[5]_i_1_n_0\ : STD_LOGIC;
  signal \G13[6]_i_1_n_0\ : STD_LOGIC;
  signal \G13[7]_i_2_n_0\ : STD_LOGIC;
  signal \^a1314_reg[0]\ : STD_LOGIC;
  signal bilin_interpolated : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \col[0]_i_1_n_0\ : STD_LOGIC;
  signal \col[9]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal delay_match_ablr_n_0 : STD_LOGIC;
  signal delay_match_ablr_n_1 : STD_LOGIC;
  signal delay_match_ablr_n_2 : STD_LOGIC;
  signal delay_match_ablr_n_3 : STD_LOGIC;
  signal delay_match_ablr_n_4 : STD_LOGIC;
  signal delay_match_ablr_n_5 : STD_LOGIC;
  signal delay_match_ablr_n_6 : STD_LOGIC;
  signal delay_match_ablr_n_7 : STD_LOGIC;
  signal delay_match_bilin_n_0 : STD_LOGIC;
  signal delay_match_bilin_n_1 : STD_LOGIC;
  signal delay_match_bilin_n_2 : STD_LOGIC;
  signal delay_match_bilin_n_3 : STD_LOGIC;
  signal delay_match_bilin_n_4 : STD_LOGIC;
  signal delay_match_bilin_n_5 : STD_LOGIC;
  signal delay_match_bilin_n_6 : STD_LOGIC;
  signal delay_match_bilin_n_7 : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp0_in : STD_LOGIC;
  signal leqOp : STD_LOGIC;
  signal leqOp1_in : STD_LOGIC;
  signal leqOp2_in : STD_LOGIC;
  signal leqOp3_in : STD_LOGIC;
  signal \^max_cols_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \max_cols_reg_n_0_[0]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[1]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[2]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[3]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[4]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[5]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[6]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[7]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[8]\ : STD_LOGIC;
  signal \max_cols_reg_n_0_[9]\ : STD_LOGIC;
  signal \needs_delay.shift_register_reg[27]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \robust_chrominance.get_var_min_G_n_1\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G_n_2\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G_n_3\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G_n_4\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G_n_5\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G_n_6\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G_n_7\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G_n_8\ : STD_LOGIC;
  signal \row[0]_i_1_n_0\ : STD_LOGIC;
  signal \row_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \row_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \row_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \row_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \row_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \row_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \row_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \row_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \row_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \row_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \valid[0]_i_10_n_0\ : STD_LOGIC;
  signal \valid[0]_i_11_n_0\ : STD_LOGIC;
  signal \valid[0]_i_12_n_0\ : STD_LOGIC;
  signal \valid[0]_i_13_n_0\ : STD_LOGIC;
  signal \valid[0]_i_14_n_0\ : STD_LOGIC;
  signal \valid[0]_i_15_n_0\ : STD_LOGIC;
  signal \valid[0]_i_16_n_0\ : STD_LOGIC;
  signal \valid[0]_i_17_n_0\ : STD_LOGIC;
  signal \valid[0]_i_18_n_0\ : STD_LOGIC;
  signal \valid[0]_i_19_n_0\ : STD_LOGIC;
  signal \valid[0]_i_20_n_0\ : STD_LOGIC;
  signal \valid[0]_i_21_n_0\ : STD_LOGIC;
  signal \valid[0]_i_22_n_0\ : STD_LOGIC;
  signal \valid[0]_i_23_n_0\ : STD_LOGIC;
  signal \valid[0]_i_24_n_0\ : STD_LOGIC;
  signal \valid[0]_i_25_n_0\ : STD_LOGIC;
  signal \valid[0]_i_26_n_0\ : STD_LOGIC;
  signal \valid[0]_i_27_n_0\ : STD_LOGIC;
  signal \valid[0]_i_28_n_0\ : STD_LOGIC;
  signal \valid[0]_i_29_n_0\ : STD_LOGIC;
  signal \valid[0]_i_30_n_0\ : STD_LOGIC;
  signal \valid[0]_i_31_n_0\ : STD_LOGIC;
  signal \valid[0]_i_32_n_0\ : STD_LOGIC;
  signal \valid[0]_i_6_n_0\ : STD_LOGIC;
  signal \valid[0]_i_7_n_0\ : STD_LOGIC;
  signal \valid[0]_i_8_n_0\ : STD_LOGIC;
  signal \valid[0]_i_9_n_0\ : STD_LOGIC;
  signal \valid[1]_i_10_n_0\ : STD_LOGIC;
  signal \valid[1]_i_11_n_0\ : STD_LOGIC;
  signal \valid[1]_i_12_n_0\ : STD_LOGIC;
  signal \valid[1]_i_13_n_0\ : STD_LOGIC;
  signal \valid[1]_i_14_n_0\ : STD_LOGIC;
  signal \valid[1]_i_15_n_0\ : STD_LOGIC;
  signal \valid[1]_i_16_n_0\ : STD_LOGIC;
  signal \valid[1]_i_17_n_0\ : STD_LOGIC;
  signal \valid[1]_i_18_n_0\ : STD_LOGIC;
  signal \valid[1]_i_19_n_0\ : STD_LOGIC;
  signal \valid[1]_i_20_n_0\ : STD_LOGIC;
  signal \valid[1]_i_21_n_0\ : STD_LOGIC;
  signal \valid[1]_i_22_n_0\ : STD_LOGIC;
  signal \valid[1]_i_23_n_0\ : STD_LOGIC;
  signal \valid[1]_i_24_n_0\ : STD_LOGIC;
  signal \valid[1]_i_25_n_0\ : STD_LOGIC;
  signal \valid[1]_i_26_n_0\ : STD_LOGIC;
  signal \valid[1]_i_27_n_0\ : STD_LOGIC;
  signal \valid[1]_i_28_n_0\ : STD_LOGIC;
  signal \valid[1]_i_5_n_0\ : STD_LOGIC;
  signal \valid[1]_i_6_n_0\ : STD_LOGIC;
  signal \valid[1]_i_7_n_0\ : STD_LOGIC;
  signal \valid[1]_i_8_n_0\ : STD_LOGIC;
  signal \valid[1]_i_9_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_10_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_11_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_12_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_13_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_14_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_15_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_16_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_17_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_5_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_6_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_7_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_8_n_0\ : STD_LOGIC;
  signal \valid_ablr[0]_i_9_n_0\ : STD_LOGIC;
  signal \valid_ablr[1]_i_1_n_0\ : STD_LOGIC;
  signal \valid_ablr[2]_i_1_n_0\ : STD_LOGIC;
  signal \valid_ablr[3]_i_1_n_0\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \valid_ablr_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \^valid_ablr_reg[1]_0\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[0]\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[1]\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[2]\ : STD_LOGIC;
  signal \valid_ablr_reg_n_0_[3]\ : STD_LOGIC;
  signal \valid_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \valid_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \valid_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \valid_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \valid_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \valid_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \valid_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \valid_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \valid_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \valid_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \valid_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \valid_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \valid_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \valid_reg[1]_i_4_n_5\ : STD_LOGIC;
  signal \valid_reg[1]_i_4_n_6\ : STD_LOGIC;
  signal \valid_reg[1]_i_4_n_7\ : STD_LOGIC;
  signal \valid_reg_n_0_[0]\ : STD_LOGIC;
  signal \valid_reg_n_0_[1]\ : STD_LOGIC;
  signal var_min_cols : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal var_min_rows : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \var_min_rows[12]_i_2_n_0\ : STD_LOGIC;
  signal \var_min_rows[12]_i_3_n_0\ : STD_LOGIC;
  signal \var_min_rows[12]_i_4_n_0\ : STD_LOGIC;
  signal \var_min_rows[12]_i_5_n_0\ : STD_LOGIC;
  signal \var_min_rows[12]_i_6_n_0\ : STD_LOGIC;
  signal \var_min_rows[7]_i_2_n_0\ : STD_LOGIC;
  signal \var_min_rows[7]_i_3_n_0\ : STD_LOGIC;
  signal \var_min_rows[7]_i_4_n_0\ : STD_LOGIC;
  signal \var_min_rows[7]_i_5_n_0\ : STD_LOGIC;
  signal \var_min_rows[7]_i_6_n_0\ : STD_LOGIC;
  signal \var_min_rows[7]_i_7_n_0\ : STD_LOGIC;
  signal \var_min_rows[7]_i_8_n_0\ : STD_LOGIC;
  signal \var_min_rows_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \var_min_rows_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \var_min_rows_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \var_min_rows_reg[12]_i_1_n_14\ : STD_LOGIC;
  signal \var_min_rows_reg[12]_i_1_n_15\ : STD_LOGIC;
  signal \var_min_rows_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \var_min_rows_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \var_min_rows_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \var_min_rows_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_row_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_row_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_row_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_valid_ablr_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_ablr_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_valid_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_valid_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_valid_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_valid_reg[1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_valid_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_var_min_rows_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_var_min_rows_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_min_rows_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \G13[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \G13[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \G13[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \G13[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \G13[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \G13[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \G13[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \G13[7]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \col[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \col[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \col[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \col[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \col[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \col[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \col[9]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \line_len_1[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \line_len_1[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \line_len_1[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \line_len_1[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \line_len_1[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \line_len_1[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \line_len_1[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \line_len_1[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \line_len_1[9]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \row[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \valid[0]_i_21\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \valid[0]_i_6\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \var_min_cols[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \var_min_cols[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \var_min_cols[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \var_min_cols[8]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \var_min_cols[9]_i_2\ : label is "soft_lutpair135";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  \a1314_reg[0]\ <= \^a1314_reg[0]\;
  \max_cols_reg[9]_0\(9 downto 0) <= \^max_cols_reg[9]_0\(9 downto 0);
  \valid_ablr_reg[1]_0\ <= \^valid_ablr_reg[1]_0\;
\G13[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(0),
      I1 => delay_match_bilin_n_7,
      I2 => \needs_delay.shift_register_reg[27]_1\(0),
      O => \G13[0]_i_1_n_0\
    );
\G13[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(1),
      I1 => delay_match_bilin_n_6,
      I2 => \needs_delay.shift_register_reg[27]_1\(0),
      O => \G13[1]_i_1_n_0\
    );
\G13[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(2),
      I1 => delay_match_bilin_n_5,
      I2 => \needs_delay.shift_register_reg[27]_1\(0),
      O => \G13[2]_i_1_n_0\
    );
\G13[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(3),
      I1 => delay_match_bilin_n_4,
      I2 => \needs_delay.shift_register_reg[27]_1\(0),
      O => \G13[3]_i_1_n_0\
    );
\G13[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(4),
      I1 => delay_match_bilin_n_3,
      I2 => \needs_delay.shift_register_reg[27]_1\(0),
      O => \G13[4]_i_1_n_0\
    );
\G13[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(5),
      I1 => delay_match_bilin_n_2,
      I2 => \needs_delay.shift_register_reg[27]_1\(0),
      O => \G13[5]_i_1_n_0\
    );
\G13[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(6),
      I1 => delay_match_bilin_n_1,
      I2 => \needs_delay.shift_register_reg[27]_1\(0),
      O => \G13[6]_i_1_n_0\
    );
\G13[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_0_out(7),
      I1 => delay_match_bilin_n_0,
      I2 => \needs_delay.shift_register_reg[27]_1\(0),
      O => \G13[7]_i_2_n_0\
    );
\G13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[27][1]__0\(0),
      D => \G13[0]_i_1_n_0\,
      Q => ram_reg_bram_0(0),
      R => \^a1314_reg[0]\
    );
\G13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[27][1]__0\(0),
      D => \G13[1]_i_1_n_0\,
      Q => ram_reg_bram_0(1),
      R => \^a1314_reg[0]\
    );
\G13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[27][1]__0\(0),
      D => \G13[2]_i_1_n_0\,
      Q => ram_reg_bram_0(2),
      R => \^a1314_reg[0]\
    );
\G13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[27][1]__0\(0),
      D => \G13[3]_i_1_n_0\,
      Q => ram_reg_bram_0(3),
      R => \^a1314_reg[0]\
    );
\G13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[27][1]__0\(0),
      D => \G13[4]_i_1_n_0\,
      Q => ram_reg_bram_0(4),
      R => \^a1314_reg[0]\
    );
\G13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[27][1]__0\(0),
      D => \G13[5]_i_1_n_0\,
      Q => ram_reg_bram_0(5),
      R => \^a1314_reg[0]\
    );
\G13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[27][1]__0\(0),
      D => \G13[6]_i_1_n_0\,
      Q => ram_reg_bram_0(6),
      R => \^a1314_reg[0]\
    );
\G13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \needs_delay.shift_register_reg[27][1]__0\(0),
      D => \G13[7]_i_2_n_0\,
      Q => ram_reg_bram_0(7),
      R => \^a1314_reg[0]\
    );
\col[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_reg__0\(0),
      O => \col[0]_i_1_n_0\
    );
\col[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_reg__0\(0),
      I1 => \col_reg__0\(1),
      O => plusOp(1)
    );
\col[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_reg__0\(0),
      I1 => \col_reg__0\(1),
      I2 => \col_reg__0\(2),
      O => plusOp(2)
    );
\col[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_reg__0\(1),
      I1 => \col_reg__0\(0),
      I2 => \col_reg__0\(2),
      I3 => \col_reg__0\(3),
      O => plusOp(3)
    );
\col[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_reg__0\(2),
      I1 => \col_reg__0\(0),
      I2 => \col_reg__0\(1),
      I3 => \col_reg__0\(3),
      I4 => \col_reg__0\(4),
      O => plusOp(4)
    );
\col[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \col_reg__0\(3),
      I1 => \col_reg__0\(1),
      I2 => \col_reg__0\(0),
      I3 => \col_reg__0\(2),
      I4 => \col_reg__0\(4),
      I5 => \col_reg__0\(5),
      O => plusOp(5)
    );
\col[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col[9]_i_2_n_0\,
      I1 => \col_reg__0\(6),
      O => plusOp(6)
    );
\col[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col[9]_i_2_n_0\,
      I1 => \col_reg__0\(6),
      I2 => \col_reg__0\(7),
      O => plusOp(7)
    );
\col[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_reg__0\(6),
      I1 => \col[9]_i_2_n_0\,
      I2 => \col_reg__0\(7),
      I3 => \col_reg__0\(8),
      O => plusOp(8)
    );
\col[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_reg__0\(7),
      I1 => \col[9]_i_2_n_0\,
      I2 => \col_reg__0\(6),
      I3 => \col_reg__0\(8),
      I4 => \col_reg__0\(9),
      O => plusOp(9)
    );
\col[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \col_reg__0\(5),
      I1 => \col_reg__0\(3),
      I2 => \col_reg__0\(1),
      I3 => \col_reg__0\(0),
      I4 => \col_reg__0\(2),
      I5 => \col_reg__0\(4),
      O => \col[9]_i_2_n_0\
    );
\col_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \col[0]_i_1_n_0\,
      Q => \col_reg__0\(0),
      S => SS(0)
    );
\col_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(1),
      Q => \col_reg__0\(1),
      R => SS(0)
    );
\col_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(2),
      Q => \col_reg__0\(2),
      R => SS(0)
    );
\col_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(3),
      Q => \col_reg__0\(3),
      R => SS(0)
    );
\col_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(4),
      Q => \col_reg__0\(4),
      R => SS(0)
    );
\col_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(5),
      Q => \col_reg__0\(5),
      R => SS(0)
    );
\col_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(6),
      Q => \col_reg__0\(6),
      R => SS(0)
    );
\col_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(7),
      Q => \col_reg__0\(7),
      R => SS(0)
    );
\col_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(8),
      Q => \col_reg__0\(8),
      R => SS(0)
    );
\col_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(9),
      Q => \col_reg__0\(9),
      R => SS(0)
    );
delay_match_ablr: entity work.design_1_v_cfa_0_0_delay_sclr
     port map (
      D(7) => delay_match_ablr_n_0,
      D(6) => delay_match_ablr_n_1,
      D(5) => delay_match_ablr_n_2,
      D(4) => delay_match_ablr_n_3,
      D(3) => delay_match_ablr_n_4,
      D(2) => delay_match_ablr_n_5,
      D(1) => delay_match_ablr_n_6,
      D(0) => delay_match_ablr_n_7,
      Q(1 downto 0) => \i_a_reg[7]\(1 downto 0),
      SR(0) => \^a1314_reg[0]\,
      aclk => aclk,
      \i_b_reg[7]\ => \i_b_reg[7]\,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][7]\(7) => \robust_chrominance.get_var_min_G_n_1\,
      \needs_delay.shift_register_reg[1][7]\(6) => \robust_chrominance.get_var_min_G_n_2\,
      \needs_delay.shift_register_reg[1][7]\(5) => \robust_chrominance.get_var_min_G_n_3\,
      \needs_delay.shift_register_reg[1][7]\(4) => \robust_chrominance.get_var_min_G_n_4\,
      \needs_delay.shift_register_reg[1][7]\(3) => \robust_chrominance.get_var_min_G_n_5\,
      \needs_delay.shift_register_reg[1][7]\(2) => \robust_chrominance.get_var_min_G_n_6\,
      \needs_delay.shift_register_reg[1][7]\(1) => \robust_chrominance.get_var_min_G_n_7\,
      \needs_delay.shift_register_reg[1][7]\(0) => \robust_chrominance.get_var_min_G_n_8\,
      nhood(15 downto 8) => nhood(63 downto 56),
      nhood(7 downto 0) => nhood(31 downto 24),
      \valid_ablr_reg[3]\(3) => \valid_ablr_reg_n_0_[3]\,
      \valid_ablr_reg[3]\(2) => \valid_ablr_reg_n_0_[2]\,
      \valid_ablr_reg[3]\(1) => \valid_ablr_reg_n_0_[1]\,
      \valid_ablr_reg[3]\(0) => \valid_ablr_reg_n_0_[0]\
    );
delay_match_bilin: entity work.\design_1_v_cfa_0_0_DELAY__parameterized14\
     port map (
      \G13_reg[0]\ => delay_match_bilin_n_7,
      \G13_reg[1]\ => delay_match_bilin_n_6,
      \G13_reg[2]\ => delay_match_bilin_n_5,
      \G13_reg[3]\ => delay_match_bilin_n_4,
      \G13_reg[4]\ => delay_match_bilin_n_3,
      \G13_reg[5]\ => delay_match_bilin_n_2,
      \G13_reg[6]\ => delay_match_bilin_n_1,
      \G13_reg[7]\ => delay_match_bilin_n_0,
      Q(7 downto 0) => bilin_interpolated(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
delay_match_valid: entity work.\design_1_v_cfa_0_0_DELAY__parameterized3\
     port map (
      Q(1) => \valid_reg_n_0_[1]\,
      Q(0) => \valid_reg_n_0_[0]\,
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[27]_1\(0) => \needs_delay.shift_register_reg[27]_1\(0),
      valid_d(0) => valid_d(0)
    );
get_bilin_G: entity work.design_1_v_cfa_0_0_bilinear_G
     port map (
      D(7) => delay_match_ablr_n_0,
      D(6) => delay_match_ablr_n_1,
      D(5) => delay_match_ablr_n_2,
      D(4) => delay_match_ablr_n_3,
      D(3) => delay_match_ablr_n_4,
      D(2) => delay_match_ablr_n_5,
      D(1) => delay_match_ablr_n_6,
      D(0) => delay_match_ablr_n_7,
      Q(7 downto 0) => bilin_interpolated(7 downto 0),
      SR(0) => \^a1314_reg[0]\,
      aclk => aclk,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][23]\(7 downto 0) => \needs_delay.shift_register_reg[1][23]_1\(7 downto 0)
    );
\line_len_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      O => \^max_cols_reg[9]_0\(0)
    );
\line_len_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \time_control_regs[0]\(1),
      O => \^max_cols_reg[9]_0\(1)
    );
\line_len_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \time_control_regs[0]\(1),
      I1 => \time_control_regs[0]\(0),
      I2 => \time_control_regs[0]\(2),
      O => \^max_cols_reg[9]_0\(2)
    );
\line_len_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \time_control_regs[0]\(0),
      I2 => \time_control_regs[0]\(1),
      I3 => \time_control_regs[0]\(3),
      O => \^max_cols_reg[9]_0\(3)
    );
\line_len_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \time_control_regs[0]\(3),
      I1 => \time_control_regs[0]\(1),
      I2 => \time_control_regs[0]\(0),
      I3 => \time_control_regs[0]\(2),
      I4 => \time_control_regs[0]\(4),
      O => \^max_cols_reg[9]_0\(4)
    );
\line_len_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \time_control_regs[0]\(2),
      I2 => \time_control_regs[0]\(0),
      I3 => \time_control_regs[0]\(1),
      I4 => \time_control_regs[0]\(3),
      I5 => \time_control_regs[0]\(5),
      O => \^max_cols_reg[9]_0\(5)
    );
\line_len_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_len_1[9]_i_2\,
      I1 => \time_control_regs[0]\(6),
      O => \^max_cols_reg[9]_0\(6)
    );
\line_len_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \line_len_1[9]_i_2\,
      I2 => \time_control_regs[0]\(7),
      O => \^max_cols_reg[9]_0\(7)
    );
\line_len_1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \time_control_regs[0]\(7),
      I1 => \line_len_1[9]_i_2\,
      I2 => \time_control_regs[0]\(6),
      I3 => \time_control_regs[0]\(8),
      O => \^max_cols_reg[9]_0\(8)
    );
\line_len_1[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \time_control_regs[0]\(6),
      I2 => \line_len_1[9]_i_2\,
      I3 => \time_control_regs[0]\(7),
      I4 => \time_control_regs[0]\(9),
      O => \^max_cols_reg[9]_0\(9)
    );
\max_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(0),
      Q => \max_cols_reg_n_0_[0]\,
      R => \^a1314_reg[0]\
    );
\max_cols_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(1),
      Q => \max_cols_reg_n_0_[1]\,
      S => \^a1314_reg[0]\
    );
\max_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(2),
      Q => \max_cols_reg_n_0_[2]\,
      R => \^a1314_reg[0]\
    );
\max_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(3),
      Q => \max_cols_reg_n_0_[3]\,
      R => \^a1314_reg[0]\
    );
\max_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(4),
      Q => \max_cols_reg_n_0_[4]\,
      R => \^a1314_reg[0]\
    );
\max_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(5),
      Q => \max_cols_reg_n_0_[5]\,
      R => \^a1314_reg[0]\
    );
\max_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(6),
      Q => \max_cols_reg_n_0_[6]\,
      R => \^a1314_reg[0]\
    );
\max_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(7),
      Q => \max_cols_reg_n_0_[7]\,
      R => \^a1314_reg[0]\
    );
\max_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(8),
      Q => \max_cols_reg_n_0_[8]\,
      R => \^a1314_reg[0]\
    );
\max_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^max_cols_reg[9]_0\(9),
      Q => \max_cols_reg_n_0_[9]\,
      R => \^a1314_reg[0]\
    );
\robust_chrominance.get_var_min_G\: entity work.design_1_v_cfa_0_0_var_min_interpolate_G
     port map (
      D(7) => \robust_chrominance.get_var_min_G_n_1\,
      D(6) => \robust_chrominance.get_var_min_G_n_2\,
      D(5) => \robust_chrominance.get_var_min_G_n_3\,
      D(4) => \robust_chrominance.get_var_min_G_n_4\,
      D(3) => \robust_chrominance.get_var_min_G_n_5\,
      D(2) => \robust_chrominance.get_var_min_G_n_6\,
      D(1) => \robust_chrominance.get_var_min_G_n_7\,
      D(0) => \robust_chrominance.get_var_min_G_n_8\,
      DI(7) => \D0305_reg[7]_6\,
      DI(6) => \D0305_reg[7]_5\,
      DI(5) => \D0305_reg[7]_4\,
      DI(4) => \D0305_reg[7]_3\,
      DI(3) => \D0305_reg[7]_2\,
      DI(2) => \D0305_reg[7]_1\,
      DI(1) => \D0305_reg[7]_0\,
      DI(0) => \D0305_reg[7]\,
      Q(7 downto 0) => p_0_out(7 downto 0),
      S(7 downto 0) => S(7 downto 0),
      SR(0) => \^a1314_reg[0]\,
      aclk => aclk,
      c(7 downto 0) => c(7 downto 0),
      core_en_i_reg(0) => core_en_i_reg_0(0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[1][23]\(7 downto 0) => \needs_delay.shift_register_reg[1][23]\(7 downto 0),
      \needs_delay.shift_register_reg[1][23]_0\(7 downto 0) => \needs_delay.shift_register_reg[1][23]_0\(7 downto 0),
      \needs_delay.shift_register_reg[1][23]_1\(8 downto 0) => \needs_delay.shift_register_reg[1][23]_2\(8 downto 0),
      \needs_delay.shift_register_reg[1][23]_2\(8 downto 0) => \needs_delay.shift_register_reg[1][23]_3\(8 downto 0),
      \needs_delay.shift_register_reg[1][23]_3\(8 downto 0) => \needs_delay.shift_register_reg[1][23]_4\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]\(7 downto 0) => \needs_delay.shift_register_reg[1][39]\(7 downto 0),
      \needs_delay.shift_register_reg[1][39]_0\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_0\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]_1\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_1\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]_2\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_2\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]_3\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_3\(8 downto 0),
      \needs_delay.shift_register_reg[1][39]_4\(8 downto 0) => \needs_delay.shift_register_reg[1][39]_4\(8 downto 0),
      \needs_delay.shift_register_reg[1][7]\(8 downto 0) => \needs_delay.shift_register_reg[1][7]\(8 downto 0),
      \needs_delay.shift_register_reg[1][7]_0\(8 downto 0) => \needs_delay.shift_register_reg[1][7]_0\(8 downto 0),
      \needs_delay.shift_register_reg[2][6]\(6 downto 0) => \needs_delay.shift_register_reg[2][6]\(6 downto 0),
      nhood(104 downto 0) => nhood(104 downto 0),
      resetn_out => resetn_out
    );
\row[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_reg__0\(0),
      O => \row[0]_i_1_n_0\
    );
\row_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \row[0]_i_1_n_0\,
      Q => \row_reg__0\(0),
      S => SR(0)
    );
\row_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(10),
      Q => \row_reg__0\(10),
      R => SR(0)
    );
\row_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(11),
      Q => \row_reg__0\(11),
      R => SR(0)
    );
\row_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(12),
      Q => \row_reg__0\(12),
      R => SR(0)
    );
\row_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \row_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_row_reg[12]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \row_reg[12]_i_2_n_5\,
      CO(1) => \row_reg[12]_i_2_n_6\,
      CO(0) => \row_reg[12]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_row_reg[12]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \plusOp__0\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \row_reg__0\(12 downto 9)
    );
\row_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(1),
      Q => \row_reg__0\(1),
      R => SR(0)
    );
\row_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(2),
      Q => \row_reg__0\(2),
      R => SR(0)
    );
\row_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(3),
      Q => \row_reg__0\(3),
      R => SR(0)
    );
\row_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(4),
      Q => \row_reg__0\(4),
      R => SR(0)
    );
\row_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(5),
      Q => \row_reg__0\(5),
      R => SR(0)
    );
\row_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(6),
      Q => \row_reg__0\(6),
      R => SR(0)
    );
\row_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(7),
      Q => \row_reg__0\(7),
      R => SR(0)
    );
\row_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(8),
      Q => \row_reg__0\(8),
      R => SR(0)
    );
\row_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \row_reg__0\(0),
      CI_TOP => '0',
      CO(7) => \row_reg[8]_i_1_n_0\,
      CO(6) => \row_reg[8]_i_1_n_1\,
      CO(5) => \row_reg[8]_i_1_n_2\,
      CO(4) => \row_reg[8]_i_1_n_3\,
      CO(3) => \NLW_row_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \row_reg[8]_i_1_n_5\,
      CO(1) => \row_reg[8]_i_1_n_6\,
      CO(0) => \row_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7 downto 0) => \row_reg__0\(8 downto 1)
    );
\row_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg(0),
      D => \plusOp__0\(9),
      Q => \row_reg__0\(9),
      R => SR(0)
    );
\valid[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => gtOp0_in,
      I1 => leqOp1_in,
      I2 => gtOp,
      I3 => leqOp,
      O => p_4_out(0)
    );
\valid[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_rows(6),
      I1 => \row_reg__0\(6),
      I2 => \row_reg__0\(7),
      I3 => var_min_rows(7),
      O => \valid[0]_i_10_n_0\
    );
\valid[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_rows(4),
      I1 => \row_reg__0\(4),
      I2 => \row_reg__0\(5),
      I3 => var_min_rows(5),
      O => \valid[0]_i_11_n_0\
    );
\valid[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_rows(2),
      I1 => \row_reg__0\(2),
      I2 => \row_reg__0\(3),
      I3 => var_min_rows(3),
      O => \valid[0]_i_12_n_0\
    );
\valid[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_rows(0),
      I1 => \row_reg__0\(0),
      I2 => \row_reg__0\(1),
      I3 => var_min_rows(1),
      O => \valid[0]_i_13_n_0\
    );
\valid[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_reg__0\(12),
      I1 => var_min_rows(12),
      O => \valid[0]_i_14_n_0\
    );
\valid[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_rows(10),
      I1 => \row_reg__0\(10),
      I2 => var_min_rows(11),
      I3 => \row_reg__0\(11),
      O => \valid[0]_i_15_n_0\
    );
\valid[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_rows(8),
      I1 => \row_reg__0\(8),
      I2 => var_min_rows(9),
      I3 => \row_reg__0\(9),
      O => \valid[0]_i_16_n_0\
    );
\valid[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_rows(6),
      I1 => \row_reg__0\(6),
      I2 => var_min_rows(7),
      I3 => \row_reg__0\(7),
      O => \valid[0]_i_17_n_0\
    );
\valid[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_rows(4),
      I1 => \row_reg__0\(4),
      I2 => var_min_rows(5),
      I3 => \row_reg__0\(5),
      O => \valid[0]_i_18_n_0\
    );
\valid[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_rows(2),
      I1 => \row_reg__0\(2),
      I2 => var_min_rows(3),
      I3 => \row_reg__0\(3),
      O => \valid[0]_i_19_n_0\
    );
\valid[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \col_reg__0\(9),
      I1 => \valid[0]_i_6_n_0\,
      I2 => \col_reg__0\(7),
      I3 => \col_reg__0\(8),
      I4 => \col_reg__0\(5),
      I5 => \col_reg__0\(6),
      O => gtOp0_in
    );
\valid[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_rows(0),
      I1 => \row_reg__0\(0),
      I2 => var_min_rows(1),
      I3 => \row_reg__0\(1),
      O => \valid[0]_i_20_n_0\
    );
\valid[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \row_reg__0\(3),
      I1 => \row_reg__0\(4),
      I2 => \row_reg__0\(0),
      I3 => \row_reg__0\(1),
      I4 => \row_reg__0\(2),
      O => \valid[0]_i_21_n_0\
    );
\valid[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \row_reg__0\(7),
      I1 => \row_reg__0\(8),
      I2 => \row_reg__0\(5),
      I3 => \row_reg__0\(6),
      O => \valid[0]_i_22_n_0\
    );
\valid[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_cols(8),
      I1 => \col_reg__0\(8),
      I2 => \col_reg__0\(9),
      I3 => var_min_cols(9),
      O => \valid[0]_i_23_n_0\
    );
\valid[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_cols(6),
      I1 => \col_reg__0\(6),
      I2 => \col_reg__0\(7),
      I3 => var_min_cols(7),
      O => \valid[0]_i_24_n_0\
    );
\valid[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_cols(4),
      I1 => \col_reg__0\(4),
      I2 => \col_reg__0\(5),
      I3 => var_min_cols(5),
      O => \valid[0]_i_25_n_0\
    );
\valid[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_cols(2),
      I1 => \col_reg__0\(2),
      I2 => \col_reg__0\(3),
      I3 => var_min_cols(3),
      O => \valid[0]_i_26_n_0\
    );
\valid[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_cols(0),
      I1 => \col_reg__0\(0),
      I2 => \col_reg__0\(1),
      I3 => var_min_cols(1),
      O => \valid[0]_i_27_n_0\
    );
\valid[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_cols(8),
      I1 => \col_reg__0\(8),
      I2 => var_min_cols(9),
      I3 => \col_reg__0\(9),
      O => \valid[0]_i_28_n_0\
    );
\valid[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_cols(6),
      I1 => \col_reg__0\(6),
      I2 => var_min_cols(7),
      I3 => \col_reg__0\(7),
      O => \valid[0]_i_29_n_0\
    );
\valid[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_cols(4),
      I1 => \col_reg__0\(4),
      I2 => var_min_cols(5),
      I3 => \col_reg__0\(5),
      O => \valid[0]_i_30_n_0\
    );
\valid[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_cols(2),
      I1 => \col_reg__0\(2),
      I2 => var_min_cols(3),
      I3 => \col_reg__0\(3),
      O => \valid[0]_i_31_n_0\
    );
\valid[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => var_min_cols(0),
      I1 => \col_reg__0\(0),
      I2 => var_min_cols(1),
      I3 => \col_reg__0\(1),
      O => \valid[0]_i_32_n_0\
    );
\valid[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \row_reg__0\(10),
      I1 => \row_reg__0\(9),
      I2 => \row_reg__0\(12),
      I3 => \row_reg__0\(11),
      I4 => \valid[0]_i_21_n_0\,
      I5 => \valid[0]_i_22_n_0\,
      O => gtOp
    );
\valid[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \col_reg__0\(3),
      I1 => \col_reg__0\(4),
      I2 => \col_reg__0\(0),
      I3 => \col_reg__0\(1),
      I4 => \col_reg__0\(2),
      O => \valid[0]_i_6_n_0\
    );
\valid[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => var_min_rows(12),
      I1 => \row_reg__0\(12),
      O => \valid[0]_i_7_n_0\
    );
\valid[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_rows(10),
      I1 => \row_reg__0\(10),
      I2 => \row_reg__0\(11),
      I3 => var_min_rows(11),
      O => \valid[0]_i_8_n_0\
    );
\valid[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => var_min_rows(8),
      I1 => \row_reg__0\(8),
      I2 => \row_reg__0\(9),
      I3 => var_min_rows(9),
      O => \valid[0]_i_9_n_0\
    );
\valid[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \row_reg__0\(2),
      I2 => \row_reg__0\(3),
      I3 => \time_control_regs[0]\(13),
      O => \valid[1]_i_10_n_0\
    );
\valid[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(10),
      I1 => \row_reg__0\(0),
      I2 => \row_reg__0\(1),
      I3 => \time_control_regs[0]\(11),
      O => \valid[1]_i_11_n_0\
    );
\valid[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_reg__0\(12),
      I1 => \time_control_regs[0]\(22),
      O => \valid[1]_i_12_n_0\
    );
\valid[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(20),
      I1 => \row_reg__0\(10),
      I2 => \time_control_regs[0]\(21),
      I3 => \row_reg__0\(11),
      O => \valid[1]_i_13_n_0\
    );
\valid[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(18),
      I1 => \row_reg__0\(8),
      I2 => \time_control_regs[0]\(19),
      I3 => \row_reg__0\(9),
      O => \valid[1]_i_14_n_0\
    );
\valid[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(16),
      I1 => \row_reg__0\(6),
      I2 => \time_control_regs[0]\(17),
      I3 => \row_reg__0\(7),
      O => \valid[1]_i_15_n_0\
    );
\valid[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(14),
      I1 => \row_reg__0\(4),
      I2 => \time_control_regs[0]\(15),
      I3 => \row_reg__0\(5),
      O => \valid[1]_i_16_n_0\
    );
\valid[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      I1 => \row_reg__0\(2),
      I2 => \time_control_regs[0]\(13),
      I3 => \row_reg__0\(3),
      O => \valid[1]_i_17_n_0\
    );
\valid[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(10),
      I1 => \row_reg__0\(0),
      I2 => \time_control_regs[0]\(11),
      I3 => \row_reg__0\(1),
      O => \valid[1]_i_18_n_0\
    );
\valid[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_reg__0\(8),
      I2 => \col_reg__0\(9),
      I3 => \time_control_regs[0]\(9),
      O => \valid[1]_i_19_n_0\
    );
\valid[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => leqOp3_in,
      I1 => leqOp2_in,
      O => p_4_out(1)
    );
\valid[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_reg__0\(6),
      I2 => \col_reg__0\(7),
      I3 => \time_control_regs[0]\(7),
      O => \valid[1]_i_20_n_0\
    );
\valid[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_reg__0\(4),
      I2 => \col_reg__0\(5),
      I3 => \time_control_regs[0]\(5),
      O => \valid[1]_i_21_n_0\
    );
\valid[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_reg__0\(2),
      I2 => \col_reg__0\(3),
      I3 => \time_control_regs[0]\(3),
      O => \valid[1]_i_22_n_0\
    );
\valid[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_reg__0\(0),
      I2 => \col_reg__0\(1),
      I3 => \time_control_regs[0]\(1),
      O => \valid[1]_i_23_n_0\
    );
\valid[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_reg__0\(8),
      I2 => \time_control_regs[0]\(9),
      I3 => \col_reg__0\(9),
      O => \valid[1]_i_24_n_0\
    );
\valid[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_reg__0\(6),
      I2 => \time_control_regs[0]\(7),
      I3 => \col_reg__0\(7),
      O => \valid[1]_i_25_n_0\
    );
\valid[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_reg__0\(4),
      I2 => \time_control_regs[0]\(5),
      I3 => \col_reg__0\(5),
      O => \valid[1]_i_26_n_0\
    );
\valid[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_reg__0\(2),
      I2 => \time_control_regs[0]\(3),
      I3 => \col_reg__0\(3),
      O => \valid[1]_i_27_n_0\
    );
\valid[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_reg__0\(0),
      I2 => \time_control_regs[0]\(1),
      I3 => \col_reg__0\(1),
      O => \valid[1]_i_28_n_0\
    );
\valid[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_control_regs[0]\(22),
      I1 => \row_reg__0\(12),
      O => \valid[1]_i_5_n_0\
    );
\valid[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(20),
      I1 => \row_reg__0\(10),
      I2 => \row_reg__0\(11),
      I3 => \time_control_regs[0]\(21),
      O => \valid[1]_i_6_n_0\
    );
\valid[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(18),
      I1 => \row_reg__0\(8),
      I2 => \row_reg__0\(9),
      I3 => \time_control_regs[0]\(19),
      O => \valid[1]_i_7_n_0\
    );
\valid[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(16),
      I1 => \row_reg__0\(6),
      I2 => \row_reg__0\(7),
      I3 => \time_control_regs[0]\(17),
      O => \valid[1]_i_8_n_0\
    );
\valid[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(14),
      I1 => \row_reg__0\(4),
      I2 => \row_reg__0\(5),
      I3 => \time_control_regs[0]\(15),
      O => \valid[1]_i_9_n_0\
    );
\valid_ablr[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_cols_reg_n_0_[4]\,
      I1 => \col_reg__0\(4),
      I2 => \col_reg__0\(5),
      I3 => \max_cols_reg_n_0_[5]\,
      O => \valid_ablr[0]_i_10_n_0\
    );
\valid_ablr[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_cols_reg_n_0_[2]\,
      I1 => \col_reg__0\(2),
      I2 => \col_reg__0\(3),
      I3 => \max_cols_reg_n_0_[3]\,
      O => \valid_ablr[0]_i_11_n_0\
    );
\valid_ablr[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_cols_reg_n_0_[0]\,
      I1 => \col_reg__0\(0),
      I2 => \col_reg__0\(1),
      I3 => \max_cols_reg_n_0_[1]\,
      O => \valid_ablr[0]_i_12_n_0\
    );
\valid_ablr[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_cols_reg_n_0_[8]\,
      I1 => \col_reg__0\(8),
      I2 => \max_cols_reg_n_0_[9]\,
      I3 => \col_reg__0\(9),
      O => \valid_ablr[0]_i_13_n_0\
    );
\valid_ablr[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_cols_reg_n_0_[6]\,
      I1 => \col_reg__0\(6),
      I2 => \max_cols_reg_n_0_[7]\,
      I3 => \col_reg__0\(7),
      O => \valid_ablr[0]_i_14_n_0\
    );
\valid_ablr[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_cols_reg_n_0_[4]\,
      I1 => \col_reg__0\(4),
      I2 => \max_cols_reg_n_0_[5]\,
      I3 => \col_reg__0\(5),
      O => \valid_ablr[0]_i_15_n_0\
    );
\valid_ablr[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_cols_reg_n_0_[2]\,
      I1 => \col_reg__0\(2),
      I2 => \max_cols_reg_n_0_[3]\,
      I3 => \col_reg__0\(3),
      O => \valid_ablr[0]_i_16_n_0\
    );
\valid_ablr[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_cols_reg_n_0_[0]\,
      I1 => \col_reg__0\(0),
      I2 => \max_cols_reg_n_0_[1]\,
      I3 => \col_reg__0\(1),
      O => \valid_ablr[0]_i_17_n_0\
    );
\valid_ablr[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^valid_ablr_reg[1]_0\,
      O => \valid_ablr[0]_i_2__1_n_0\
    );
\valid_ablr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \valid_ablr[0]_i_5_n_0\,
      I1 => Q(9),
      I2 => \col_reg__0\(9),
      I3 => \valid_ablr[0]_i_6_n_0\,
      I4 => \valid_ablr[0]_i_7_n_0\,
      O => \^valid_ablr_reg[1]_0\
    );
\valid_ablr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_reg__0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \col_reg__0\(2),
      I4 => Q(1),
      I5 => \col_reg__0\(1),
      O => \valid_ablr[0]_i_5_n_0\
    );
\valid_ablr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_reg__0\(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \col_reg__0\(8),
      I4 => Q(7),
      I5 => \col_reg__0\(7),
      O => \valid_ablr[0]_i_6_n_0\
    );
\valid_ablr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_reg__0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \col_reg__0\(5),
      I4 => Q(4),
      I5 => \col_reg__0\(4),
      O => \valid_ablr[0]_i_7_n_0\
    );
\valid_ablr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_cols_reg_n_0_[8]\,
      I1 => \col_reg__0\(8),
      I2 => \col_reg__0\(9),
      I3 => \max_cols_reg_n_0_[9]\,
      O => \valid_ablr[0]_i_8_n_0\
    );
\valid_ablr[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \max_cols_reg_n_0_[6]\,
      I1 => \col_reg__0\(6),
      I2 => \col_reg__0\(7),
      I3 => \max_cols_reg_n_0_[7]\,
      O => \valid_ablr[0]_i_9_n_0\
    );
\valid_ablr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808C8"
    )
        port map (
      I0 => \valid_ablr_reg_n_0_[1]\,
      I1 => resetn_out,
      I2 => intc_if(0),
      I3 => \^valid_ablr_reg[1]_0\,
      I4 => sync_out_reg_0,
      O => \valid_ablr[1]_i_1_n_0\
    );
\valid_ablr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => leqOp1_in,
      I1 => \^valid_ablr_reg[1]_0\,
      I2 => intc_if(0),
      I3 => \valid_ablr_reg_n_0_[2]\,
      O => \valid_ablr[2]_i_1_n_0\
    );
\valid_ablr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => intc_if(0),
      I1 => \^valid_ablr_reg[1]_0\,
      I2 => \valid_ablr_reg_n_0_[3]\,
      O => \valid_ablr[3]_i_1_n_0\
    );
\valid_ablr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => \valid_ablr[0]_i_2__1_n_0\,
      Q => \valid_ablr_reg_n_0_[0]\,
      S => SS(0)
    );
\valid_ablr_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_valid_ablr_reg[0]_i_4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => p_0_in(0),
      CO(3) => \NLW_valid_ablr_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \valid_ablr_reg[0]_i_4_n_5\,
      CO(1) => \valid_ablr_reg[0]_i_4_n_6\,
      CO(0) => \valid_ablr_reg[0]_i_4_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \valid_ablr[0]_i_8_n_0\,
      DI(3) => \valid_ablr[0]_i_9_n_0\,
      DI(2) => \valid_ablr[0]_i_10_n_0\,
      DI(1) => \valid_ablr[0]_i_11_n_0\,
      DI(0) => \valid_ablr[0]_i_12_n_0\,
      O(7 downto 0) => \NLW_valid_ablr_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \valid_ablr[0]_i_13_n_0\,
      S(3) => \valid_ablr[0]_i_14_n_0\,
      S(2) => \valid_ablr[0]_i_15_n_0\,
      S(1) => \valid_ablr[0]_i_16_n_0\,
      S(0) => \valid_ablr[0]_i_17_n_0\
    );
\valid_ablr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \valid_ablr[1]_i_1_n_0\,
      Q => \valid_ablr_reg_n_0_[1]\,
      R => '0'
    );
\valid_ablr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => '1',
      D => \valid_ablr[2]_i_1_n_0\,
      Q => \valid_ablr_reg_n_0_[2]\,
      S => SR(0)
    );
\valid_ablr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \valid_ablr[3]_i_1_n_0\,
      Q => \valid_ablr_reg_n_0_[3]\,
      R => SR(0)
    );
\valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => p_4_out(0),
      Q => \valid_reg_n_0_[0]\,
      R => SR(0)
    );
\valid_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \NLW_valid_reg[0]_i_3_CO_UNCONNECTED\(7),
      CO(6) => leqOp1_in,
      CO(5) => \valid_reg[0]_i_3_n_2\,
      CO(4) => \valid_reg[0]_i_3_n_3\,
      CO(3) => \NLW_valid_reg[0]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \valid_reg[0]_i_3_n_5\,
      CO(1) => \valid_reg[0]_i_3_n_6\,
      CO(0) => \valid_reg[0]_i_3_n_7\,
      DI(7) => '0',
      DI(6) => \valid[0]_i_7_n_0\,
      DI(5) => \valid[0]_i_8_n_0\,
      DI(4) => \valid[0]_i_9_n_0\,
      DI(3) => \valid[0]_i_10_n_0\,
      DI(2) => \valid[0]_i_11_n_0\,
      DI(1) => \valid[0]_i_12_n_0\,
      DI(0) => \valid[0]_i_13_n_0\,
      O(7 downto 0) => \NLW_valid_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \valid[0]_i_14_n_0\,
      S(5) => \valid[0]_i_15_n_0\,
      S(4) => \valid[0]_i_16_n_0\,
      S(3) => \valid[0]_i_17_n_0\,
      S(2) => \valid[0]_i_18_n_0\,
      S(1) => \valid[0]_i_19_n_0\,
      S(0) => \valid[0]_i_20_n_0\
    );
\valid_reg[0]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_valid_reg[0]_i_5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => leqOp,
      CO(3) => \NLW_valid_reg[0]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \valid_reg[0]_i_5_n_5\,
      CO(1) => \valid_reg[0]_i_5_n_6\,
      CO(0) => \valid_reg[0]_i_5_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \valid[0]_i_23_n_0\,
      DI(3) => \valid[0]_i_24_n_0\,
      DI(2) => \valid[0]_i_25_n_0\,
      DI(1) => \valid[0]_i_26_n_0\,
      DI(0) => \valid[0]_i_27_n_0\,
      O(7 downto 0) => \NLW_valid_reg[0]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \valid[0]_i_28_n_0\,
      S(3) => \valid[0]_i_29_n_0\,
      S(2) => \valid[0]_i_30_n_0\,
      S(1) => \valid[0]_i_31_n_0\,
      S(0) => \valid[0]_i_32_n_0\
    );
\valid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => p_4_out(1),
      Q => \valid_reg_n_0_[1]\,
      R => SR(0)
    );
\valid_reg[1]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \NLW_valid_reg[1]_i_3_CO_UNCONNECTED\(7),
      CO(6) => leqOp3_in,
      CO(5) => \valid_reg[1]_i_3_n_2\,
      CO(4) => \valid_reg[1]_i_3_n_3\,
      CO(3) => \NLW_valid_reg[1]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \valid_reg[1]_i_3_n_5\,
      CO(1) => \valid_reg[1]_i_3_n_6\,
      CO(0) => \valid_reg[1]_i_3_n_7\,
      DI(7) => '0',
      DI(6) => \valid[1]_i_5_n_0\,
      DI(5) => \valid[1]_i_6_n_0\,
      DI(4) => \valid[1]_i_7_n_0\,
      DI(3) => \valid[1]_i_8_n_0\,
      DI(2) => \valid[1]_i_9_n_0\,
      DI(1) => \valid[1]_i_10_n_0\,
      DI(0) => \valid[1]_i_11_n_0\,
      O(7 downto 0) => \NLW_valid_reg[1]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \valid[1]_i_12_n_0\,
      S(5) => \valid[1]_i_13_n_0\,
      S(4) => \valid[1]_i_14_n_0\,
      S(3) => \valid[1]_i_15_n_0\,
      S(2) => \valid[1]_i_16_n_0\,
      S(1) => \valid[1]_i_17_n_0\,
      S(0) => \valid[1]_i_18_n_0\
    );
\valid_reg[1]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_valid_reg[1]_i_4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => leqOp2_in,
      CO(3) => \NLW_valid_reg[1]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \valid_reg[1]_i_4_n_5\,
      CO(1) => \valid_reg[1]_i_4_n_6\,
      CO(0) => \valid_reg[1]_i_4_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \valid[1]_i_19_n_0\,
      DI(3) => \valid[1]_i_20_n_0\,
      DI(2) => \valid[1]_i_21_n_0\,
      DI(1) => \valid[1]_i_22_n_0\,
      DI(0) => \valid[1]_i_23_n_0\,
      O(7 downto 0) => \NLW_valid_reg[1]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \valid[1]_i_24_n_0\,
      S(3) => \valid[1]_i_25_n_0\,
      S(2) => \valid[1]_i_26_n_0\,
      S(1) => \valid[1]_i_27_n_0\,
      S(0) => \valid[1]_i_28_n_0\
    );
\var_min_cols[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \time_control_regs[0]\(1),
      I1 => \time_control_regs[0]\(2),
      O => \^d\(0)
    );
\var_min_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \time_control_regs[0]\(1),
      I2 => \time_control_regs[0]\(3),
      O => \^d\(1)
    );
\var_min_cols[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \time_control_regs[0]\(3),
      I1 => \time_control_regs[0]\(1),
      I2 => \time_control_regs[0]\(2),
      I3 => \time_control_regs[0]\(4),
      O => \^d\(2)
    );
\var_min_cols[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \time_control_regs[0]\(2),
      I2 => \time_control_regs[0]\(1),
      I3 => \time_control_regs[0]\(3),
      I4 => \time_control_regs[0]\(5),
      O => \^d\(3)
    );
\var_min_cols[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \time_control_regs[0]\(5),
      I1 => \time_control_regs[0]\(3),
      I2 => \time_control_regs[0]\(1),
      I3 => \time_control_regs[0]\(2),
      I4 => \time_control_regs[0]\(4),
      I5 => \time_control_regs[0]\(6),
      O => \^d\(4)
    );
\var_min_cols[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \var_min_cols[9]_i_3\,
      I1 => \time_control_regs[0]\(7),
      O => \^d\(5)
    );
\var_min_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \time_control_regs[0]\(7),
      I1 => \var_min_cols[9]_i_3\,
      I2 => \time_control_regs[0]\(8),
      O => \^d\(6)
    );
\var_min_cols[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \var_min_cols[9]_i_3\,
      I2 => \time_control_regs[0]\(7),
      I3 => \time_control_regs[0]\(9),
      O => \^d\(7)
    );
\var_min_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \time_control_regs[0]\(0),
      Q => var_min_cols(0),
      R => \^a1314_reg[0]\
    );
\var_min_cols_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_cols[1]_i_1\(0),
      Q => var_min_cols(1),
      S => \^a1314_reg[0]\
    );
\var_min_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^d\(0),
      Q => var_min_cols(2),
      R => \^a1314_reg[0]\
    );
\var_min_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^d\(1),
      Q => var_min_cols(3),
      R => \^a1314_reg[0]\
    );
\var_min_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^d\(2),
      Q => var_min_cols(4),
      R => \^a1314_reg[0]\
    );
\var_min_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^d\(3),
      Q => var_min_cols(5),
      R => \^a1314_reg[0]\
    );
\var_min_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^d\(4),
      Q => var_min_cols(6),
      R => \^a1314_reg[0]\
    );
\var_min_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^d\(5),
      Q => var_min_cols(7),
      R => \^a1314_reg[0]\
    );
\var_min_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^d\(6),
      Q => var_min_cols(8),
      R => \^a1314_reg[0]\
    );
\var_min_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \^d\(7),
      Q => var_min_cols(9),
      R => \^a1314_reg[0]\
    );
\var_min_rows[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(22),
      O => \var_min_rows[12]_i_2_n_0\
    );
\var_min_rows[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(21),
      O => \var_min_rows[12]_i_3_n_0\
    );
\var_min_rows[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(20),
      O => \var_min_rows[12]_i_4_n_0\
    );
\var_min_rows[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(19),
      O => \var_min_rows[12]_i_5_n_0\
    );
\var_min_rows[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(18),
      O => \var_min_rows[12]_i_6_n_0\
    );
\var_min_rows[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(17),
      O => \var_min_rows[7]_i_2_n_0\
    );
\var_min_rows[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(16),
      O => \var_min_rows[7]_i_3_n_0\
    );
\var_min_rows[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(15),
      O => \var_min_rows[7]_i_4_n_0\
    );
\var_min_rows[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(14),
      O => \var_min_rows[7]_i_5_n_0\
    );
\var_min_rows[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(13),
      O => \var_min_rows[7]_i_6_n_0\
    );
\var_min_rows[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(12),
      O => \var_min_rows[7]_i_7_n_0\
    );
\var_min_rows[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(11),
      O => \var_min_rows[7]_i_8_n_0\
    );
\var_min_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[7]_i_1_n_15\,
      Q => var_min_rows(0),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[12]_i_1_n_13\,
      Q => var_min_rows(10),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[12]_i_1_n_12\,
      Q => var_min_rows(11),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[12]_i_1_n_11\,
      Q => var_min_rows(12),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_min_rows_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_var_min_rows_reg[12]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \var_min_rows_reg[12]_i_1_n_5\,
      CO(1) => \var_min_rows_reg[12]_i_1_n_6\,
      CO(0) => \var_min_rows_reg[12]_i_1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => \time_control_regs[0]\(21 downto 18),
      O(7 downto 5) => \NLW_var_min_rows_reg[12]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \var_min_rows_reg[12]_i_1_n_11\,
      O(3) => \var_min_rows_reg[12]_i_1_n_12\,
      O(2) => \var_min_rows_reg[12]_i_1_n_13\,
      O(1) => \var_min_rows_reg[12]_i_1_n_14\,
      O(0) => \var_min_rows_reg[12]_i_1_n_15\,
      S(7 downto 5) => B"000",
      S(4) => \var_min_rows[12]_i_2_n_0\,
      S(3) => \var_min_rows[12]_i_3_n_0\,
      S(2) => \var_min_rows[12]_i_4_n_0\,
      S(1) => \var_min_rows[12]_i_5_n_0\,
      S(0) => \var_min_rows[12]_i_6_n_0\
    );
\var_min_rows_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[7]_i_1_n_14\,
      Q => var_min_rows(1),
      S => \^a1314_reg[0]\
    );
\var_min_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[7]_i_1_n_13\,
      Q => var_min_rows(2),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[7]_i_1_n_12\,
      Q => var_min_rows(3),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[7]_i_1_n_11\,
      Q => var_min_rows(4),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[7]_i_1_n_10\,
      Q => var_min_rows(5),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[7]_i_1_n_9\,
      Q => var_min_rows(6),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[7]_i_1_n_8\,
      Q => var_min_rows(7),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var_min_rows_reg[7]_i_1_n_0\,
      CO(6) => \var_min_rows_reg[7]_i_1_n_1\,
      CO(5) => \var_min_rows_reg[7]_i_1_n_2\,
      CO(4) => \var_min_rows_reg[7]_i_1_n_3\,
      CO(3) => \NLW_var_min_rows_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \var_min_rows_reg[7]_i_1_n_5\,
      CO(1) => \var_min_rows_reg[7]_i_1_n_6\,
      CO(0) => \var_min_rows_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \time_control_regs[0]\(17 downto 11),
      DI(0) => '0',
      O(7) => \var_min_rows_reg[7]_i_1_n_8\,
      O(6) => \var_min_rows_reg[7]_i_1_n_9\,
      O(5) => \var_min_rows_reg[7]_i_1_n_10\,
      O(4) => \var_min_rows_reg[7]_i_1_n_11\,
      O(3) => \var_min_rows_reg[7]_i_1_n_12\,
      O(2) => \var_min_rows_reg[7]_i_1_n_13\,
      O(1) => \var_min_rows_reg[7]_i_1_n_14\,
      O(0) => \var_min_rows_reg[7]_i_1_n_15\,
      S(7) => \var_min_rows[7]_i_2_n_0\,
      S(6) => \var_min_rows[7]_i_3_n_0\,
      S(5) => \var_min_rows[7]_i_4_n_0\,
      S(4) => \var_min_rows[7]_i_5_n_0\,
      S(3) => \var_min_rows[7]_i_6_n_0\,
      S(2) => \var_min_rows[7]_i_7_n_0\,
      S(1) => \var_min_rows[7]_i_8_n_0\,
      S(0) => \time_control_regs[0]\(10)
    );
\var_min_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[12]_i_1_n_15\,
      Q => var_min_rows(8),
      R => \^a1314_reg[0]\
    );
\var_min_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => sync_out_reg(0),
      D => \var_min_rows_reg[12]_i_1_n_14\,
      Q => var_min_rows(9),
      R => \^a1314_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_var_min_cfa is
  port (
    valid_d : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_rd_reg[9]\ : out STD_LOGIC;
    \addr_rd_reg[9]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    active_video_prev : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC;
    sync_out_reg : out STD_LOGIC;
    sync_out_reg_0 : out STD_LOGIC;
    \valid_ablr_reg[1]\ : out STD_LOGIC;
    eqOp_0 : out STD_LOGIC;
    row_g_int0 : out STD_LOGIC;
    \muxed_br_b_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    active_outmux : out STD_LOGIC;
    \GenerateDoutWriteFirstB.t_qb_reg[15]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    g_select_ce : in STD_LOGIC;
    rb_select_ce : in STD_LOGIC;
    active_video : in STD_LOGIC;
    \GenerateDoutWriteFirstB.t_qb_reg[9]\ : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \var_min_cols[9]_i_3\ : in STD_LOGIC;
    \line_len_1[9]_i_2\ : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    active_video_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[27][1]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_4 : in STD_LOGIC;
    \GenerateDoutWriteFirstB.t_qb_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    active_outmux_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    we : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[17][0]__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_var_min_cfa : entity is "var_min_cfa";
end design_1_v_cfa_0_0_var_min_cfa;

architecture STRUCTURE of design_1_v_cfa_0_0_var_min_cfa is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal G_nhood : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal G_r3c1_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal G_r4c2_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal RB_BR_g_al : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RB_BR_g_ar : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RB_BR_g_bl : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RB_BR_g_c : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RB_G_g_intp_b_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RB_G_g_intp_l : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RB_G_g_intp_l_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RB_nhood : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal activate_outmux_reg_n_0 : STD_LOGIC;
  signal active_ce : STD_LOGIC;
  signal active_g_int_i_10_n_0 : STD_LOGIC;
  signal active_g_int_i_11_n_0 : STD_LOGIC;
  signal active_g_int_i_12_n_0 : STD_LOGIC;
  signal active_g_int_i_13_n_0 : STD_LOGIC;
  signal active_g_int_i_14_n_0 : STD_LOGIC;
  signal active_g_int_i_15_n_0 : STD_LOGIC;
  signal active_g_int_i_16_n_0 : STD_LOGIC;
  signal active_g_int_i_4_n_0 : STD_LOGIC;
  signal active_g_int_i_5_n_0 : STD_LOGIC;
  signal active_g_int_i_6_n_0 : STD_LOGIC;
  signal active_g_int_i_7_n_0 : STD_LOGIC;
  signal active_g_int_i_8_n_0 : STD_LOGIC;
  signal active_g_int_i_9_n_0 : STD_LOGIC;
  signal active_g_int_reg_i_3_n_3 : STD_LOGIC;
  signal active_g_int_reg_i_3_n_5 : STD_LOGIC;
  signal active_g_int_reg_i_3_n_6 : STD_LOGIC;
  signal active_g_int_reg_i_3_n_7 : STD_LOGIC;
  signal active_g_int_reg_n_0 : STD_LOGIC;
  signal active_g_pix_mat : STD_LOGIC;
  signal active_input_i_10_n_0 : STD_LOGIC;
  signal active_input_i_11_n_0 : STD_LOGIC;
  signal active_input_i_12_n_0 : STD_LOGIC;
  signal active_input_i_13_n_0 : STD_LOGIC;
  signal active_input_i_14_n_0 : STD_LOGIC;
  signal active_input_i_15_n_0 : STD_LOGIC;
  signal active_input_i_16_n_0 : STD_LOGIC;
  signal active_input_i_17_n_0 : STD_LOGIC;
  signal active_input_i_1_n_0 : STD_LOGIC;
  signal active_input_i_4_n_0 : STD_LOGIC;
  signal active_input_i_5_n_0 : STD_LOGIC;
  signal active_input_i_6_n_0 : STD_LOGIC;
  signal active_input_i_8_n_0 : STD_LOGIC;
  signal active_input_i_9_n_0 : STD_LOGIC;
  signal active_input_reg_i_3_n_5 : STD_LOGIC;
  signal active_input_reg_i_3_n_6 : STD_LOGIC;
  signal active_input_reg_i_3_n_7 : STD_LOGIC;
  signal \^active_outmux\ : STD_LOGIC;
  signal active_outmux_i_10_n_0 : STD_LOGIC;
  signal active_outmux_i_11_n_0 : STD_LOGIC;
  signal active_outmux_i_12_n_0 : STD_LOGIC;
  signal active_outmux_i_13_n_0 : STD_LOGIC;
  signal active_outmux_i_14_n_0 : STD_LOGIC;
  signal active_outmux_i_15_n_0 : STD_LOGIC;
  signal active_outmux_i_16_n_0 : STD_LOGIC;
  signal active_outmux_i_4_n_0 : STD_LOGIC;
  signal active_outmux_i_5_n_0 : STD_LOGIC;
  signal active_outmux_i_6_n_0 : STD_LOGIC;
  signal active_outmux_i_7_n_0 : STD_LOGIC;
  signal active_outmux_i_8_n_0 : STD_LOGIC;
  signal active_outmux_i_9_n_0 : STD_LOGIC;
  signal active_outmux_reg_i_2_n_3 : STD_LOGIC;
  signal active_outmux_reg_i_2_n_5 : STD_LOGIC;
  signal active_outmux_reg_i_2_n_6 : STD_LOGIC;
  signal active_outmux_reg_i_2_n_7 : STD_LOGIC;
  signal active_rb_pix_mat : STD_LOGIC;
  signal active_to_G_delay : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \active_to_G_delay[10]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[11]_inv_i_2_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[1]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[4]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[5]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[6]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[7]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[8]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay[9]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_G_delay_reg[11]_inv_n_0\ : STD_LOGIC;
  signal active_to_OutMux_delay : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \active_to_OutMux_delay[10]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[11]_inv_i_2_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[3]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[4]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[5]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[6]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[7]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[8]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay[9]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_OutMux_delay_reg[11]_inv_n_0\ : STD_LOGIC;
  signal active_to_RB_BR_delay : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \active_to_RB_BR_delay[10]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[11]_inv_i_2_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[2]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[3]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[4]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[5]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[6]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[7]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[8]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay[9]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_BR_delay_reg[11]_inv_n_0\ : STD_LOGIC;
  signal active_to_RB_G_delay : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \active_to_RB_G_delay[10]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[11]_inv_i_2_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[3]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[4]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[5]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[6]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[7]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[8]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[9]_i_1_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay[9]_i_2_n_0\ : STD_LOGIC;
  signal \active_to_RB_G_delay_reg[11]_inv_n_0\ : STD_LOGIC;
  signal addr_rd : STD_LOGIC;
  signal addr_rd0_in : STD_LOGIC_VECTOR ( 9 to 9 );
  signal addr_rd1 : STD_LOGIC;
  signal addr_rd_1 : STD_LOGIC;
  signal \^addr_rd_reg[9]\ : STD_LOGIC;
  signal \^addr_rd_reg[9]_0\ : STD_LOGIC;
  signal \col_g_int[9]_i_3_n_0\ : STD_LOGIC;
  signal \col_g_int_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \col_g_int_reg__0__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal col_input0 : STD_LOGIC;
  signal \col_input[0]_i_1_n_0\ : STD_LOGIC;
  signal \col_input[9]_i_1_n_0\ : STD_LOGIC;
  signal \col_input[9]_i_3_n_0\ : STD_LOGIC;
  signal \col_input_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \col_outmux[0]_i_1_n_0\ : STD_LOGIC;
  signal \col_outmux[9]_i_3_n_0\ : STD_LOGIC;
  signal \col_outmux_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \col_outmux_reg__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal delay_G_r3c1_n_10 : STD_LOGIC;
  signal delay_G_r3c1_n_11 : STD_LOGIC;
  signal delay_G_r3c1_n_12 : STD_LOGIC;
  signal delay_G_r3c1_n_13 : STD_LOGIC;
  signal delay_G_r3c1_n_14 : STD_LOGIC;
  signal delay_G_r3c1_n_15 : STD_LOGIC;
  signal delay_G_r3c1_n_8 : STD_LOGIC;
  signal delay_G_r3c1_n_9 : STD_LOGIC;
  signal delay_G_r3c2_n_10 : STD_LOGIC;
  signal delay_G_r3c2_n_11 : STD_LOGIC;
  signal delay_G_r3c2_n_12 : STD_LOGIC;
  signal delay_G_r3c2_n_13 : STD_LOGIC;
  signal delay_G_r3c2_n_14 : STD_LOGIC;
  signal delay_G_r3c2_n_15 : STD_LOGIC;
  signal delay_G_r3c2_n_8 : STD_LOGIC;
  signal delay_G_r3c2_n_9 : STD_LOGIC;
  signal delay_active_g_int_n_2 : STD_LOGIC;
  signal delay_match_green_input_n_10 : STD_LOGIC;
  signal delay_match_green_input_n_11 : STD_LOGIC;
  signal delay_match_green_input_n_12 : STD_LOGIC;
  signal delay_match_green_input_n_13 : STD_LOGIC;
  signal delay_match_green_input_n_14 : STD_LOGIC;
  signal delay_match_green_input_n_15 : STD_LOGIC;
  signal delay_match_green_input_n_16 : STD_LOGIC;
  signal delay_match_green_input_n_25 : STD_LOGIC;
  signal delay_match_green_input_n_26 : STD_LOGIC;
  signal delay_match_green_input_n_27 : STD_LOGIC;
  signal delay_match_green_input_n_28 : STD_LOGIC;
  signal delay_match_green_input_n_29 : STD_LOGIC;
  signal delay_match_green_input_n_30 : STD_LOGIC;
  signal delay_match_green_input_n_31 : STD_LOGIC;
  signal delay_match_green_input_n_8 : STD_LOGIC;
  signal delay_match_green_input_n_9 : STD_LOGIC;
  signal delay_match_green_intpol_n_0 : STD_LOGIC;
  signal delay_match_green_intpol_n_1 : STD_LOGIC;
  signal delay_match_green_intpol_n_2 : STD_LOGIC;
  signal delay_match_green_intpol_n_3 : STD_LOGIC;
  signal delay_match_green_intpol_n_4 : STD_LOGIC;
  signal delay_match_green_intpol_n_5 : STD_LOGIC;
  signal delay_match_green_intpol_n_6 : STD_LOGIC;
  signal delay_match_green_intpol_n_7 : STD_LOGIC;
  signal delay_match_rb_intpol_n_0 : STD_LOGIC;
  signal delay_match_rb_intpol_n_1 : STD_LOGIC;
  signal delay_match_rb_intpol_n_2 : STD_LOGIC;
  signal delay_match_rb_intpol_n_3 : STD_LOGIC;
  signal delay_match_rb_intpol_n_4 : STD_LOGIC;
  signal delay_match_rb_intpol_n_5 : STD_LOGIC;
  signal delay_match_rb_intpol_n_6 : STD_LOGIC;
  signal delay_match_rb_intpol_n_7 : STD_LOGIC;
  signal delay_rb_at_g_n_0 : STD_LOGIC;
  signal delay_rb_at_g_n_1 : STD_LOGIC;
  signal delay_rb_at_g_n_10 : STD_LOGIC;
  signal delay_rb_at_g_n_11 : STD_LOGIC;
  signal delay_rb_at_g_n_12 : STD_LOGIC;
  signal delay_rb_at_g_n_13 : STD_LOGIC;
  signal delay_rb_at_g_n_14 : STD_LOGIC;
  signal delay_rb_at_g_n_15 : STD_LOGIC;
  signal delay_rb_at_g_n_16 : STD_LOGIC;
  signal delay_rb_at_g_n_17 : STD_LOGIC;
  signal delay_rb_at_g_n_18 : STD_LOGIC;
  signal delay_rb_at_g_n_19 : STD_LOGIC;
  signal delay_rb_at_g_n_2 : STD_LOGIC;
  signal delay_rb_at_g_n_20 : STD_LOGIC;
  signal delay_rb_at_g_n_21 : STD_LOGIC;
  signal delay_rb_at_g_n_22 : STD_LOGIC;
  signal delay_rb_at_g_n_23 : STD_LOGIC;
  signal delay_rb_at_g_n_3 : STD_LOGIC;
  signal delay_rb_at_g_n_4 : STD_LOGIC;
  signal delay_rb_at_g_n_5 : STD_LOGIC;
  signal delay_rb_at_g_n_6 : STD_LOGIC;
  signal delay_rb_at_g_n_7 : STD_LOGIC;
  signal delay_rb_at_g_n_8 : STD_LOGIC;
  signal delay_rb_at_g_n_9 : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp0_out_2 : STD_LOGIC;
  signal flop_ce : STD_LOGIC;
  signal flop_ce_0 : STD_LOGIC;
  signal g_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal get_G_n_11 : STD_LOGIC;
  signal get_G_n_12 : STD_LOGIC;
  signal get_G_n_13 : STD_LOGIC;
  signal get_G_n_14 : STD_LOGIC;
  signal get_G_n_15 : STD_LOGIC;
  signal get_G_n_16 : STD_LOGIC;
  signal get_G_n_17 : STD_LOGIC;
  signal get_G_n_18 : STD_LOGIC;
  signal get_G_n_19 : STD_LOGIC;
  signal get_G_n_2 : STD_LOGIC;
  signal get_G_n_20 : STD_LOGIC;
  signal get_G_n_21 : STD_LOGIC;
  signal get_G_n_22 : STD_LOGIC;
  signal get_G_n_23 : STD_LOGIC;
  signal get_G_n_24 : STD_LOGIC;
  signal get_G_n_25 : STD_LOGIC;
  signal get_G_n_26 : STD_LOGIC;
  signal get_G_n_27 : STD_LOGIC;
  signal get_G_n_3 : STD_LOGIC;
  signal get_G_n_31 : STD_LOGIC;
  signal get_G_n_4 : STD_LOGIC;
  signal get_G_n_5 : STD_LOGIC;
  signal get_G_n_6 : STD_LOGIC;
  signal get_G_n_7 : STD_LOGIC;
  signal get_G_n_8 : STD_LOGIC;
  signal get_G_n_9 : STD_LOGIC;
  signal get_RB_at_BR_n_2 : STD_LOGIC;
  signal get_RB_at_BR_n_3 : STD_LOGIC;
  signal get_RB_at_BR_n_4 : STD_LOGIC;
  signal get_RB_at_BR_n_5 : STD_LOGIC;
  signal get_RB_at_BR_n_6 : STD_LOGIC;
  signal get_RB_at_BR_n_7 : STD_LOGIC;
  signal get_RB_at_BR_n_8 : STD_LOGIC;
  signal get_RB_at_BR_n_9 : STD_LOGIC;
  signal get_RB_at_G_n_0 : STD_LOGIC;
  signal get_RB_at_G_n_1 : STD_LOGIC;
  signal get_RB_at_G_n_2 : STD_LOGIC;
  signal get_RB_at_G_n_3 : STD_LOGIC;
  signal get_RB_at_G_n_4 : STD_LOGIC;
  signal get_RB_at_G_n_5 : STD_LOGIC;
  signal get_RB_at_G_n_6 : STD_LOGIC;
  signal green_int_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal green_int_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal green_int_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal line_len_changed : STD_LOGIC;
  signal line_len_changed_3 : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \needs_delay.shift_register_reg[37]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg[38]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \needs_delay.shift_register_reg[39]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal nhood : STD_LOGIC_VECTOR ( 231 downto 8 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal pix_matrix_G_n_1 : STD_LOGIC;
  signal pix_matrix_RB_n_3 : STD_LOGIC;
  signal pix_matrix_RB_n_36 : STD_LOGIC;
  signal pix_matrix_RB_n_37 : STD_LOGIC;
  signal pix_matrix_RB_n_38 : STD_LOGIC;
  signal pix_matrix_RB_n_39 : STD_LOGIC;
  signal pix_matrix_RB_n_40 : STD_LOGIC;
  signal pix_matrix_RB_n_41 : STD_LOGIC;
  signal pix_matrix_orig_n_0 : STD_LOGIC;
  signal pix_matrix_orig_n_1 : STD_LOGIC;
  signal pix_matrix_orig_n_121 : STD_LOGIC;
  signal pix_matrix_orig_n_122 : STD_LOGIC;
  signal pix_matrix_orig_n_123 : STD_LOGIC;
  signal pix_matrix_orig_n_124 : STD_LOGIC;
  signal pix_matrix_orig_n_125 : STD_LOGIC;
  signal pix_matrix_orig_n_126 : STD_LOGIC;
  signal pix_matrix_orig_n_127 : STD_LOGIC;
  signal pix_matrix_orig_n_128 : STD_LOGIC;
  signal pix_matrix_orig_n_129 : STD_LOGIC;
  signal pix_matrix_orig_n_130 : STD_LOGIC;
  signal pix_matrix_orig_n_131 : STD_LOGIC;
  signal pix_matrix_orig_n_132 : STD_LOGIC;
  signal pix_matrix_orig_n_133 : STD_LOGIC;
  signal pix_matrix_orig_n_134 : STD_LOGIC;
  signal pix_matrix_orig_n_135 : STD_LOGIC;
  signal pix_matrix_orig_n_136 : STD_LOGIC;
  signal pix_matrix_orig_n_137 : STD_LOGIC;
  signal pix_matrix_orig_n_138 : STD_LOGIC;
  signal pix_matrix_orig_n_139 : STD_LOGIC;
  signal pix_matrix_orig_n_140 : STD_LOGIC;
  signal pix_matrix_orig_n_141 : STD_LOGIC;
  signal pix_matrix_orig_n_142 : STD_LOGIC;
  signal pix_matrix_orig_n_143 : STD_LOGIC;
  signal pix_matrix_orig_n_144 : STD_LOGIC;
  signal pix_matrix_orig_n_145 : STD_LOGIC;
  signal pix_matrix_orig_n_146 : STD_LOGIC;
  signal pix_matrix_orig_n_147 : STD_LOGIC;
  signal pix_matrix_orig_n_148 : STD_LOGIC;
  signal pix_matrix_orig_n_149 : STD_LOGIC;
  signal pix_matrix_orig_n_150 : STD_LOGIC;
  signal pix_matrix_orig_n_151 : STD_LOGIC;
  signal pix_matrix_orig_n_152 : STD_LOGIC;
  signal pix_matrix_orig_n_153 : STD_LOGIC;
  signal pix_matrix_orig_n_154 : STD_LOGIC;
  signal pix_matrix_orig_n_155 : STD_LOGIC;
  signal pix_matrix_orig_n_156 : STD_LOGIC;
  signal pix_matrix_orig_n_157 : STD_LOGIC;
  signal pix_matrix_orig_n_158 : STD_LOGIC;
  signal pix_matrix_orig_n_159 : STD_LOGIC;
  signal pix_matrix_orig_n_160 : STD_LOGIC;
  signal pix_matrix_orig_n_170 : STD_LOGIC;
  signal pix_matrix_orig_n_171 : STD_LOGIC;
  signal pix_matrix_orig_n_172 : STD_LOGIC;
  signal pix_matrix_orig_n_173 : STD_LOGIC;
  signal pix_matrix_orig_n_174 : STD_LOGIC;
  signal pix_matrix_orig_n_175 : STD_LOGIC;
  signal pix_matrix_orig_n_176 : STD_LOGIC;
  signal pix_matrix_orig_n_177 : STD_LOGIC;
  signal pix_matrix_orig_n_178 : STD_LOGIC;
  signal pix_matrix_orig_n_179 : STD_LOGIC;
  signal pix_matrix_orig_n_180 : STD_LOGIC;
  signal pix_matrix_orig_n_181 : STD_LOGIC;
  signal pix_matrix_orig_n_182 : STD_LOGIC;
  signal pix_matrix_orig_n_183 : STD_LOGIC;
  signal pix_matrix_orig_n_184 : STD_LOGIC;
  signal pix_matrix_orig_n_185 : STD_LOGIC;
  signal pix_matrix_orig_n_186 : STD_LOGIC;
  signal pix_matrix_orig_n_187 : STD_LOGIC;
  signal pix_matrix_orig_n_188 : STD_LOGIC;
  signal pix_matrix_orig_n_189 : STD_LOGIC;
  signal pix_matrix_orig_n_190 : STD_LOGIC;
  signal pix_matrix_orig_n_191 : STD_LOGIC;
  signal pix_matrix_orig_n_192 : STD_LOGIC;
  signal pix_matrix_orig_n_193 : STD_LOGIC;
  signal pix_matrix_orig_n_194 : STD_LOGIC;
  signal pix_matrix_orig_n_195 : STD_LOGIC;
  signal pix_matrix_orig_n_196 : STD_LOGIC;
  signal pix_matrix_orig_n_197 : STD_LOGIC;
  signal pix_matrix_orig_n_198 : STD_LOGIC;
  signal pix_matrix_orig_n_199 : STD_LOGIC;
  signal pix_matrix_orig_n_2 : STD_LOGIC;
  signal pix_matrix_orig_n_200 : STD_LOGIC;
  signal pix_matrix_orig_n_201 : STD_LOGIC;
  signal pix_matrix_orig_n_202 : STD_LOGIC;
  signal pix_matrix_orig_n_203 : STD_LOGIC;
  signal pix_matrix_orig_n_204 : STD_LOGIC;
  signal pix_matrix_orig_n_205 : STD_LOGIC;
  signal pix_matrix_orig_n_206 : STD_LOGIC;
  signal pix_matrix_orig_n_207 : STD_LOGIC;
  signal pix_matrix_orig_n_208 : STD_LOGIC;
  signal pix_matrix_orig_n_209 : STD_LOGIC;
  signal pix_matrix_orig_n_210 : STD_LOGIC;
  signal pix_matrix_orig_n_211 : STD_LOGIC;
  signal pix_matrix_orig_n_212 : STD_LOGIC;
  signal pix_matrix_orig_n_213 : STD_LOGIC;
  signal pix_matrix_orig_n_214 : STD_LOGIC;
  signal pix_matrix_orig_n_215 : STD_LOGIC;
  signal pix_matrix_orig_n_216 : STD_LOGIC;
  signal pix_matrix_orig_n_217 : STD_LOGIC;
  signal pix_matrix_orig_n_218 : STD_LOGIC;
  signal pix_matrix_orig_n_219 : STD_LOGIC;
  signal pix_matrix_orig_n_220 : STD_LOGIC;
  signal pix_matrix_orig_n_221 : STD_LOGIC;
  signal pix_matrix_orig_n_222 : STD_LOGIC;
  signal pix_matrix_orig_n_223 : STD_LOGIC;
  signal pix_matrix_orig_n_224 : STD_LOGIC;
  signal pix_matrix_orig_n_225 : STD_LOGIC;
  signal pix_matrix_orig_n_226 : STD_LOGIC;
  signal pix_matrix_orig_n_227 : STD_LOGIC;
  signal pix_matrix_orig_n_228 : STD_LOGIC;
  signal pix_matrix_orig_n_229 : STD_LOGIC;
  signal pix_matrix_orig_n_230 : STD_LOGIC;
  signal pix_matrix_orig_n_231 : STD_LOGIC;
  signal pix_matrix_orig_n_232 : STD_LOGIC;
  signal pix_matrix_orig_n_233 : STD_LOGIC;
  signal pix_matrix_orig_n_234 : STD_LOGIC;
  signal pix_matrix_orig_n_235 : STD_LOGIC;
  signal pix_matrix_orig_n_236 : STD_LOGIC;
  signal pix_matrix_orig_n_237 : STD_LOGIC;
  signal pix_matrix_orig_n_238 : STD_LOGIC;
  signal pix_matrix_orig_n_239 : STD_LOGIC;
  signal pix_matrix_orig_n_240 : STD_LOGIC;
  signal pix_matrix_orig_n_241 : STD_LOGIC;
  signal pix_matrix_orig_n_242 : STD_LOGIC;
  signal pix_matrix_orig_n_243 : STD_LOGIC;
  signal pix_matrix_orig_n_244 : STD_LOGIC;
  signal pix_matrix_orig_n_245 : STD_LOGIC;
  signal pix_matrix_orig_n_246 : STD_LOGIC;
  signal pix_matrix_orig_n_247 : STD_LOGIC;
  signal pix_matrix_orig_n_248 : STD_LOGIC;
  signal pix_matrix_orig_n_249 : STD_LOGIC;
  signal pix_matrix_orig_n_250 : STD_LOGIC;
  signal pix_matrix_orig_n_3 : STD_LOGIC;
  signal pix_matrix_orig_n_4 : STD_LOGIC;
  signal pix_matrix_orig_n_5 : STD_LOGIC;
  signal pix_matrix_orig_n_6 : STD_LOGIC;
  signal pix_matrix_orig_n_7 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ram_reg_bram_0\ : STD_LOGIC;
  signal rb_at_br_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_at_g : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_at_g_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rb_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \rb_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \rb_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \rb_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \rb_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \rb_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \rb_int[6]_i_2_n_0\ : STD_LOGIC;
  signal \rb_int[7]_i_2_n_0\ : STD_LOGIC;
  signal \rb_int_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rb_int_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rb_int_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rb_int_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \rb_int_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \rb_int_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \rb_int_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal \rb_int_d1_reg_n_0_[7]\ : STD_LOGIC;
  signal rb_int_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rb_int_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rb_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \rb_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \rb_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \rb_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \rb_int_reg_n_0_[4]\ : STD_LOGIC;
  signal \rb_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \rb_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \rb_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \robust_chrominance.get_var_min_G/plusOp\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal row_g_int_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_outmux_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_active_to_RB_at_BR : STD_LOGIC;
  signal sync_active_to_RB_at_G : STD_LOGIC;
  signal sync_del_G_n_0 : STD_LOGIC;
  signal sync_del_G_n_2 : STD_LOGIC;
  signal sync_del_G_n_3 : STD_LOGIC;
  signal sync_del_G_n_5 : STD_LOGIC;
  signal sync_del_Out_Mux_n_0 : STD_LOGIC;
  signal sync_del_Out_Mux_n_1 : STD_LOGIC;
  signal sync_del_Out_Mux_n_2 : STD_LOGIC;
  signal sync_del_Out_Mux_n_3 : STD_LOGIC;
  signal sync_del_RB_at_BR_n_0 : STD_LOGIC;
  signal sync_del_RB_at_G_n_0 : STD_LOGIC;
  signal \^sync_out_reg\ : STD_LOGIC;
  signal \^sync_out_reg_0\ : STD_LOGIC;
  signal valid_ablr_d : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^valid_ablr_reg[1]\ : STD_LOGIC;
  signal video_data_in_d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal video_data_out_p12_out : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[0]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[10]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[11]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[12]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[13]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[14]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[15]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[16]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[17]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[18]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[19]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[1]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[20]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[21]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[22]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[23]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[2]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[3]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[4]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[5]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[6]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[7]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[8]\ : STD_LOGIC;
  signal \video_data_out_p_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_active_g_int_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_active_g_int_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_active_input_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_active_input_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_active_outmux_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_active_outmux_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \active_to_G_delay[10]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \active_to_G_delay[11]_inv_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \active_to_G_delay[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \active_to_G_delay[4]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \active_to_G_delay[5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \active_to_G_delay[7]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \active_to_G_delay[9]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \active_to_OutMux_delay[10]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \active_to_OutMux_delay[11]_inv_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \active_to_OutMux_delay[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \active_to_OutMux_delay[4]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \active_to_OutMux_delay[5]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \active_to_OutMux_delay[6]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \active_to_OutMux_delay[9]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \active_to_RB_BR_delay[10]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \active_to_RB_BR_delay[11]_inv_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \active_to_RB_BR_delay[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \active_to_RB_BR_delay[4]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \active_to_RB_BR_delay[5]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \active_to_RB_BR_delay[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \active_to_RB_BR_delay[8]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \active_to_RB_BR_delay[9]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \active_to_RB_G_delay[10]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \active_to_RB_G_delay[11]_inv_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \active_to_RB_G_delay[3]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \active_to_RB_G_delay[4]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \active_to_RB_G_delay[5]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \active_to_RB_G_delay[6]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \active_to_RB_G_delay[8]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \active_to_RB_G_delay[9]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \col_g_int[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \col_g_int[2]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \col_g_int[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \col_g_int[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \col_g_int[6]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \col_g_int[7]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \col_g_int[8]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \col_g_int[9]_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \col_input[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \col_input[2]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \col_input[3]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \col_input[4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \col_input[6]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \col_input[7]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \col_input[8]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \col_input[9]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \col_outmux[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \col_outmux[3]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \col_outmux[4]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \col_outmux[6]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \col_outmux[7]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \col_outmux[8]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \col_outmux[9]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \total_cols[6]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \total_cols[7]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \total_cols[8]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \total_cols[9]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \video_data_out_p[23]_i_3\ : label is "soft_lutpair308";
begin
  D(0) <= \^d\(0);
  SR(0) <= \^sr\(0);
  active_outmux <= \^active_outmux\;
  \addr_rd_reg[9]\ <= \^addr_rd_reg[9]\;
  \addr_rd_reg[9]_0\ <= \^addr_rd_reg[9]_0\;
  ram_reg_bram_0 <= \^ram_reg_bram_0\;
  sync_out_reg <= \^sync_out_reg\;
  sync_out_reg_0 <= \^sync_out_reg_0\;
  \valid_ablr_reg[1]\ <= \^valid_ablr_reg[1]\;
activate_outmux_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sync_del_Out_Mux_n_2,
      Q => activate_outmux_reg_n_0,
      R => \^sr\(0)
    );
active_g_int_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_g_int_reg__0__0\(2),
      I2 => \col_g_int_reg__0__0\(3),
      I3 => \time_control_regs[0]\(3),
      O => active_g_int_i_10_n_0
    );
active_g_int_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_g_int_reg__0\(0),
      I2 => \col_g_int_reg__0__0\(1),
      I3 => \time_control_regs[0]\(1),
      O => active_g_int_i_11_n_0
    );
active_g_int_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_g_int_reg__0__0\(8),
      I2 => \time_control_regs[0]\(9),
      I3 => \col_g_int_reg__0__0\(9),
      O => active_g_int_i_12_n_0
    );
active_g_int_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_g_int_reg__0__0\(6),
      I2 => \time_control_regs[0]\(7),
      I3 => \col_g_int_reg__0__0\(7),
      O => active_g_int_i_13_n_0
    );
active_g_int_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_g_int_reg__0__0\(4),
      I2 => \time_control_regs[0]\(5),
      I3 => \col_g_int_reg__0__0\(5),
      O => active_g_int_i_14_n_0
    );
active_g_int_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_g_int_reg__0__0\(2),
      I2 => \time_control_regs[0]\(3),
      I3 => \col_g_int_reg__0__0\(3),
      O => active_g_int_i_15_n_0
    );
active_g_int_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_g_int_reg__0\(0),
      I2 => \time_control_regs[0]\(1),
      I3 => \col_g_int_reg__0__0\(1),
      O => active_g_int_i_16_n_0
    );
active_g_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_g_int_reg__0__0\(3),
      I1 => L(4),
      I2 => L(6),
      I3 => \col_g_int_reg__0__0\(5),
      I4 => L(5),
      I5 => \col_g_int_reg__0__0\(4),
      O => active_g_int_i_4_n_0
    );
active_g_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_g_int_reg__0__0\(6),
      I1 => L(7),
      I2 => L(9),
      I3 => \col_g_int_reg__0__0\(8),
      I4 => L(8),
      I5 => \col_g_int_reg__0__0\(7),
      O => active_g_int_i_5_n_0
    );
active_g_int_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_g_int_reg__0\(0),
      I1 => L(1),
      I2 => L(3),
      I3 => \col_g_int_reg__0__0\(2),
      I4 => L(2),
      I5 => \col_g_int_reg__0__0\(1),
      O => active_g_int_i_6_n_0
    );
active_g_int_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_g_int_reg__0__0\(8),
      I2 => \col_g_int_reg__0__0\(9),
      I3 => \time_control_regs[0]\(9),
      O => active_g_int_i_7_n_0
    );
active_g_int_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_g_int_reg__0__0\(6),
      I2 => \col_g_int_reg__0__0\(7),
      I3 => \time_control_regs[0]\(7),
      O => active_g_int_i_8_n_0
    );
active_g_int_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_g_int_reg__0__0\(4),
      I2 => \col_g_int_reg__0__0\(5),
      I3 => \time_control_regs[0]\(5),
      O => active_g_int_i_9_n_0
    );
active_g_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sync_del_G_n_3,
      Q => active_g_int_reg_n_0,
      R => \^sr\(0)
    );
active_g_int_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_active_g_int_reg_i_3_CO_UNCONNECTED(7 downto 5),
      CO(4) => active_g_int_reg_i_3_n_3,
      CO(3) => NLW_active_g_int_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => active_g_int_reg_i_3_n_5,
      CO(1) => active_g_int_reg_i_3_n_6,
      CO(0) => active_g_int_reg_i_3_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => active_g_int_i_7_n_0,
      DI(3) => active_g_int_i_8_n_0,
      DI(2) => active_g_int_i_9_n_0,
      DI(1) => active_g_int_i_10_n_0,
      DI(0) => active_g_int_i_11_n_0,
      O(7 downto 0) => NLW_active_g_int_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => active_g_int_i_12_n_0,
      S(3) => active_g_int_i_13_n_0,
      S(2) => active_g_int_i_14_n_0,
      S(1) => active_g_int_i_15_n_0,
      S(0) => active_g_int_i_16_n_0
    );
active_input_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBC8"
    )
        port map (
      I0 => col_input0,
      I1 => intc_if(0),
      I2 => ltOp,
      I3 => \^ram_reg_bram_0\,
      O => active_input_i_1_n_0
    );
active_input_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_input_reg__0\(4),
      I2 => \col_input_reg__0\(5),
      I3 => \time_control_regs[0]\(5),
      O => active_input_i_10_n_0
    );
active_input_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_input_reg__0\(2),
      I2 => \col_input_reg__0\(3),
      I3 => \time_control_regs[0]\(3),
      O => active_input_i_11_n_0
    );
active_input_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_input_reg__0\(0),
      I2 => \col_input_reg__0\(1),
      I3 => \time_control_regs[0]\(1),
      O => active_input_i_12_n_0
    );
active_input_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_input_reg__0\(8),
      I2 => \time_control_regs[0]\(9),
      I3 => \col_input_reg__0\(9),
      O => active_input_i_13_n_0
    );
active_input_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_input_reg__0\(6),
      I2 => \time_control_regs[0]\(7),
      I3 => \col_input_reg__0\(7),
      O => active_input_i_14_n_0
    );
active_input_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_input_reg__0\(4),
      I2 => \time_control_regs[0]\(5),
      I3 => \col_input_reg__0\(5),
      O => active_input_i_15_n_0
    );
active_input_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_input_reg__0\(2),
      I2 => \time_control_regs[0]\(3),
      I3 => \col_input_reg__0\(3),
      O => active_input_i_16_n_0
    );
active_input_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_input_reg__0\(0),
      I2 => \time_control_regs[0]\(1),
      I3 => \col_input_reg__0\(1),
      O => active_input_i_17_n_0
    );
active_input_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80080000"
    )
        port map (
      I0 => active_input_i_4_n_0,
      I1 => active_input_i_5_n_0,
      I2 => \col_input_reg__0\(9),
      I3 => L(10),
      I4 => active_input_i_6_n_0,
      I5 => active_video_i_reg,
      O => col_input0
    );
active_input_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_input_reg__0\(3),
      I1 => L(4),
      I2 => L(6),
      I3 => \col_input_reg__0\(5),
      I4 => L(5),
      I5 => \col_input_reg__0\(4),
      O => active_input_i_4_n_0
    );
active_input_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_input_reg__0\(6),
      I1 => L(7),
      I2 => L(9),
      I3 => \col_input_reg__0\(8),
      I4 => L(8),
      I5 => \col_input_reg__0\(7),
      O => active_input_i_5_n_0
    );
active_input_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_input_reg__0\(0),
      I1 => L(1),
      I2 => L(3),
      I3 => \col_input_reg__0\(2),
      I4 => L(2),
      I5 => \col_input_reg__0\(1),
      O => active_input_i_6_n_0
    );
active_input_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_input_reg__0\(8),
      I2 => \col_input_reg__0\(9),
      I3 => \time_control_regs[0]\(9),
      O => active_input_i_8_n_0
    );
active_input_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_input_reg__0\(6),
      I2 => \col_input_reg__0\(7),
      I3 => \time_control_regs[0]\(7),
      O => active_input_i_9_n_0
    );
active_input_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => active_input_i_1_n_0,
      Q => \^ram_reg_bram_0\,
      R => \^sr\(0)
    );
active_input_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_active_input_reg_i_3_CO_UNCONNECTED(7 downto 5),
      CO(4) => ltOp,
      CO(3) => NLW_active_input_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => active_input_reg_i_3_n_5,
      CO(1) => active_input_reg_i_3_n_6,
      CO(0) => active_input_reg_i_3_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => active_input_i_8_n_0,
      DI(3) => active_input_i_9_n_0,
      DI(2) => active_input_i_10_n_0,
      DI(1) => active_input_i_11_n_0,
      DI(0) => active_input_i_12_n_0,
      O(7 downto 0) => NLW_active_input_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => active_input_i_13_n_0,
      S(3) => active_input_i_14_n_0,
      S(2) => active_input_i_15_n_0,
      S(1) => active_input_i_16_n_0,
      S(0) => active_input_i_17_n_0
    );
active_outmux_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_outmux_reg__0\(6),
      I2 => \time_control_regs[0]\(7),
      I3 => \col_outmux_reg__0\(7),
      O => active_outmux_i_10_n_0
    );
active_outmux_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_outmux_reg__0\(4),
      I2 => \time_control_regs[0]\(5),
      I3 => \col_outmux_reg__0\(5),
      O => active_outmux_i_11_n_0
    );
active_outmux_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_outmux_reg__0\(2),
      I2 => \time_control_regs[0]\(3),
      I3 => \col_outmux_reg__0\(3),
      O => active_outmux_i_12_n_0
    );
active_outmux_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_outmux_reg__1\(0),
      I2 => \time_control_regs[0]\(1),
      I3 => \col_outmux_reg__0\(1),
      O => active_outmux_i_13_n_0
    );
active_outmux_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_outmux_reg__0\(3),
      I1 => L(4),
      I2 => L(6),
      I3 => \col_outmux_reg__0\(5),
      I4 => L(5),
      I5 => \col_outmux_reg__0\(4),
      O => active_outmux_i_14_n_0
    );
active_outmux_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_outmux_reg__0\(6),
      I1 => L(7),
      I2 => L(9),
      I3 => \col_outmux_reg__0\(8),
      I4 => L(8),
      I5 => \col_outmux_reg__0\(7),
      O => active_outmux_i_15_n_0
    );
active_outmux_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \col_outmux_reg__1\(0),
      I1 => L(1),
      I2 => L(3),
      I3 => \col_outmux_reg__0\(2),
      I4 => L(2),
      I5 => \col_outmux_reg__0\(1),
      O => active_outmux_i_16_n_0
    );
active_outmux_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_outmux_reg__0\(8),
      I2 => \col_outmux_reg__0\(9),
      I3 => \time_control_regs[0]\(9),
      O => active_outmux_i_4_n_0
    );
active_outmux_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \col_outmux_reg__0\(6),
      I2 => \col_outmux_reg__0\(7),
      I3 => \time_control_regs[0]\(7),
      O => active_outmux_i_5_n_0
    );
active_outmux_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \col_outmux_reg__0\(4),
      I2 => \col_outmux_reg__0\(5),
      I3 => \time_control_regs[0]\(5),
      O => active_outmux_i_6_n_0
    );
active_outmux_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(2),
      I1 => \col_outmux_reg__0\(2),
      I2 => \col_outmux_reg__0\(3),
      I3 => \time_control_regs[0]\(3),
      O => active_outmux_i_7_n_0
    );
active_outmux_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \time_control_regs[0]\(0),
      I1 => \col_outmux_reg__1\(0),
      I2 => \col_outmux_reg__0\(1),
      I3 => \time_control_regs[0]\(1),
      O => active_outmux_i_8_n_0
    );
active_outmux_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \time_control_regs[0]\(8),
      I1 => \col_outmux_reg__0\(8),
      I2 => \time_control_regs[0]\(9),
      I3 => \col_outmux_reg__0\(9),
      O => active_outmux_i_9_n_0
    );
active_outmux_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sync_del_Out_Mux_n_3,
      Q => \^active_outmux\,
      R => \^sr\(0)
    );
active_outmux_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_active_outmux_reg_i_2_CO_UNCONNECTED(7 downto 5),
      CO(4) => active_outmux_reg_i_2_n_3,
      CO(3) => NLW_active_outmux_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => active_outmux_reg_i_2_n_5,
      CO(1) => active_outmux_reg_i_2_n_6,
      CO(0) => active_outmux_reg_i_2_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => active_outmux_i_4_n_0,
      DI(3) => active_outmux_i_5_n_0,
      DI(2) => active_outmux_i_6_n_0,
      DI(1) => active_outmux_i_7_n_0,
      DI(0) => active_outmux_i_8_n_0,
      O(7 downto 0) => NLW_active_outmux_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => active_outmux_i_9_n_0,
      S(3) => active_outmux_i_10_n_0,
      S(2) => active_outmux_i_11_n_0,
      S(1) => active_outmux_i_12_n_0,
      S(0) => active_outmux_i_13_n_0
    );
\active_to_G_delay[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => L(8),
      I1 => \active_to_G_delay[11]_inv_i_2_n_0\,
      I2 => L(7),
      I3 => L(9),
      I4 => L(10),
      O => \active_to_G_delay[10]_i_1_n_0\
    );
\active_to_G_delay[11]_inv_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => L(10),
      I1 => L(8),
      I2 => \active_to_G_delay[11]_inv_i_2_n_0\,
      I3 => L(7),
      I4 => L(9),
      O => \active_to_G_delay[11]_inv_i_1_n_0\
    );
\active_to_G_delay[11]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(1),
      I4 => L(3),
      I5 => L(5),
      O => \active_to_G_delay[11]_inv_i_2_n_0\
    );
\active_to_G_delay[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L(1),
      O => \active_to_G_delay[1]_i_1_n_0\
    );
\active_to_G_delay[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => L(2),
      I1 => L(1),
      I2 => L(3),
      I3 => L(4),
      O => \active_to_G_delay[4]_i_1_n_0\
    );
\active_to_G_delay[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => L(3),
      I1 => L(1),
      I2 => L(2),
      I3 => L(4),
      I4 => L(5),
      O => \active_to_G_delay[5]_i_1_n_0\
    );
\active_to_G_delay[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => L(4),
      I1 => L(2),
      I2 => L(1),
      I3 => L(3),
      I4 => L(5),
      I5 => L(6),
      O => \active_to_G_delay[6]_i_1_n_0\
    );
\active_to_G_delay[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => L(5),
      I1 => \active_to_RB_G_delay[9]_i_2_n_0\,
      I2 => L(4),
      I3 => L(6),
      I4 => L(7),
      O => \active_to_G_delay[7]_i_1_n_0\
    );
\active_to_G_delay[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => \active_to_RB_G_delay[9]_i_2_n_0\,
      I3 => L(5),
      I4 => L(7),
      I5 => L(8),
      O => \active_to_G_delay[8]_i_1_n_0\
    );
\active_to_G_delay[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => L(7),
      I1 => \active_to_G_delay[11]_inv_i_2_n_0\,
      I2 => L(8),
      I3 => L(9),
      O => \active_to_G_delay[9]_i_1_n_0\
    );
\active_to_G_delay_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[10]_i_1_n_0\,
      Q => active_to_G_delay(10),
      R => '0'
    );
\active_to_G_delay_reg[11]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[11]_inv_i_1_n_0\,
      Q => \active_to_G_delay_reg[11]_inv_n_0\,
      R => '0'
    );
\active_to_G_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[1]_i_1_n_0\,
      Q => active_to_G_delay(1),
      R => '0'
    );
\active_to_G_delay_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[4]_i_1_n_0\,
      Q => active_to_G_delay(3),
      R => '0'
    );
\active_to_G_delay_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[4]_i_1_n_0\,
      Q => active_to_G_delay(4),
      R => '0'
    );
\active_to_G_delay_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[5]_i_1_n_0\,
      Q => active_to_G_delay(5),
      R => '0'
    );
\active_to_G_delay_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[6]_i_1_n_0\,
      Q => active_to_G_delay(6),
      R => '0'
    );
\active_to_G_delay_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[7]_i_1_n_0\,
      Q => active_to_G_delay(7),
      R => '0'
    );
\active_to_G_delay_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[8]_i_1_n_0\,
      Q => active_to_G_delay(8),
      R => '0'
    );
\active_to_G_delay_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[9]_i_1_n_0\,
      Q => active_to_G_delay(9),
      R => '0'
    );
\active_to_OutMux_delay[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => L(7),
      I1 => \active_to_OutMux_delay[11]_inv_i_2_n_0\,
      I2 => L(8),
      I3 => L(9),
      O => \active_to_OutMux_delay[10]_i_1_n_0\
    );
\active_to_OutMux_delay[11]_inv_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => L(8),
      I1 => \active_to_OutMux_delay[11]_inv_i_2_n_0\,
      I2 => L(7),
      I3 => L(9),
      I4 => L(10),
      O => \active_to_OutMux_delay[11]_inv_i_1_n_0\
    );
\active_to_OutMux_delay[11]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => L(6),
      I1 => L(3),
      I2 => L(1),
      I3 => L(2),
      I4 => L(4),
      I5 => L(5),
      O => \active_to_OutMux_delay[11]_inv_i_2_n_0\
    );
\active_to_OutMux_delay[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => L(1),
      O => \active_to_OutMux_delay[3]_i_1_n_0\
    );
\active_to_OutMux_delay[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => L(2),
      I1 => L(1),
      I2 => L(3),
      O => \active_to_OutMux_delay[4]_i_1_n_0\
    );
\active_to_OutMux_delay[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(3),
      I1 => L(1),
      I2 => L(2),
      I3 => L(4),
      O => \active_to_OutMux_delay[5]_i_1_n_0\
    );
\active_to_OutMux_delay[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => L(4),
      I1 => L(2),
      I2 => L(1),
      I3 => L(3),
      I4 => L(5),
      O => \active_to_OutMux_delay[6]_i_1_n_0\
    );
\active_to_OutMux_delay[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => L(3),
      I1 => L(1),
      I2 => L(2),
      I3 => L(4),
      I4 => L(5),
      I5 => L(6),
      O => \active_to_OutMux_delay[7]_i_1_n_0\
    );
\active_to_OutMux_delay[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \active_to_OutMux_delay[11]_inv_i_2_n_0\,
      I1 => L(7),
      O => \active_to_OutMux_delay[8]_i_1_n_0\
    );
\active_to_OutMux_delay[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \active_to_OutMux_delay[11]_inv_i_2_n_0\,
      I1 => L(7),
      I2 => L(8),
      O => \active_to_OutMux_delay[9]_i_1_n_0\
    );
\active_to_OutMux_delay_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => '1',
      Q => active_to_OutMux_delay(0),
      R => '0'
    );
\active_to_OutMux_delay_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[10]_i_1_n_0\,
      Q => active_to_OutMux_delay(10),
      R => '0'
    );
\active_to_OutMux_delay_reg[11]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[11]_inv_i_1_n_0\,
      Q => \active_to_OutMux_delay_reg[11]_inv_n_0\,
      R => '0'
    );
\active_to_OutMux_delay_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_G_delay[1]_i_1_n_0\,
      Q => active_to_OutMux_delay(2),
      R => '0'
    );
\active_to_OutMux_delay_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[3]_i_1_n_0\,
      Q => active_to_OutMux_delay(3),
      R => '0'
    );
\active_to_OutMux_delay_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[4]_i_1_n_0\,
      Q => active_to_OutMux_delay(4),
      R => '0'
    );
\active_to_OutMux_delay_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[5]_i_1_n_0\,
      Q => active_to_OutMux_delay(5),
      R => '0'
    );
\active_to_OutMux_delay_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[6]_i_1_n_0\,
      Q => active_to_OutMux_delay(6),
      R => '0'
    );
\active_to_OutMux_delay_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[7]_i_1_n_0\,
      Q => active_to_OutMux_delay(7),
      R => '0'
    );
\active_to_OutMux_delay_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[8]_i_1_n_0\,
      Q => active_to_OutMux_delay(8),
      R => '0'
    );
\active_to_OutMux_delay_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_OutMux_delay[9]_i_1_n_0\,
      Q => active_to_OutMux_delay(9),
      R => '0'
    );
\active_to_RB_BR_delay[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => L(8),
      I1 => \active_to_RB_BR_delay[11]_inv_i_2_n_0\,
      I2 => L(9),
      I3 => L(10),
      O => \active_to_RB_BR_delay[10]_i_1_n_0\
    );
\active_to_RB_BR_delay[11]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => L(10),
      I1 => L(8),
      I2 => \active_to_RB_BR_delay[11]_inv_i_2_n_0\,
      I3 => L(9),
      O => \active_to_RB_BR_delay[11]_inv_i_1_n_0\
    );
\active_to_RB_BR_delay[11]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000000"
    )
        port map (
      I0 => L(7),
      I1 => L(5),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(6),
      O => \active_to_RB_BR_delay[11]_inv_i_2_n_0\
    );
\active_to_RB_BR_delay[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => L(2),
      O => \active_to_RB_BR_delay[2]_i_1_n_0\
    );
\active_to_RB_BR_delay[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => L(3),
      O => \active_to_RB_BR_delay[3]_i_1_n_0\
    );
\active_to_RB_BR_delay[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => L(3),
      I1 => L(2),
      I2 => L(4),
      O => \active_to_RB_BR_delay[4]_i_1_n_0\
    );
\active_to_RB_BR_delay[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => L(4),
      I1 => L(2),
      I2 => L(3),
      I3 => L(5),
      O => \active_to_RB_BR_delay[5]_i_1_n_0\
    );
\active_to_RB_BR_delay[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => L(3),
      I1 => L(2),
      I2 => L(4),
      I3 => L(5),
      I4 => L(6),
      O => \active_to_RB_BR_delay[6]_i_1_n_0\
    );
\active_to_RB_BR_delay[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFAAA80000"
    )
        port map (
      I0 => L(5),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(6),
      I5 => L(7),
      O => \active_to_RB_BR_delay[7]_i_1_n_0\
    );
\active_to_RB_BR_delay[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \active_to_RB_BR_delay[11]_inv_i_2_n_0\,
      I1 => L(8),
      O => \active_to_RB_BR_delay[8]_i_1_n_0\
    );
\active_to_RB_BR_delay[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \active_to_RB_BR_delay[11]_inv_i_2_n_0\,
      I1 => L(8),
      I2 => L(9),
      O => \active_to_RB_BR_delay[9]_i_1_n_0\
    );
\active_to_RB_BR_delay_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[10]_i_1_n_0\,
      Q => active_to_RB_BR_delay(10),
      R => '0'
    );
\active_to_RB_BR_delay_reg[11]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[11]_inv_i_1_n_0\,
      Q => \active_to_RB_BR_delay_reg[11]_inv_n_0\,
      R => '0'
    );
\active_to_RB_BR_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => L(1),
      Q => active_to_RB_BR_delay(1),
      R => '0'
    );
\active_to_RB_BR_delay_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[2]_i_1_n_0\,
      Q => active_to_RB_BR_delay(2),
      R => '0'
    );
\active_to_RB_BR_delay_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[3]_i_1_n_0\,
      Q => active_to_RB_BR_delay(3),
      R => '0'
    );
\active_to_RB_BR_delay_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[4]_i_1_n_0\,
      Q => active_to_RB_BR_delay(4),
      R => '0'
    );
\active_to_RB_BR_delay_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[5]_i_1_n_0\,
      Q => active_to_RB_BR_delay(5),
      R => '0'
    );
\active_to_RB_BR_delay_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[6]_i_1_n_0\,
      Q => active_to_RB_BR_delay(6),
      R => '0'
    );
\active_to_RB_BR_delay_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[7]_i_1_n_0\,
      Q => active_to_RB_BR_delay(7),
      R => '0'
    );
\active_to_RB_BR_delay_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[8]_i_1_n_0\,
      Q => active_to_RB_BR_delay(8),
      R => '0'
    );
\active_to_RB_BR_delay_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_BR_delay[9]_i_1_n_0\,
      Q => active_to_RB_BR_delay(9),
      R => '0'
    );
\active_to_RB_G_delay[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => L(7),
      I1 => \active_to_RB_G_delay[11]_inv_i_2_n_0\,
      I2 => L(8),
      I3 => L(9),
      O => \active_to_RB_G_delay[10]_i_1_n_0\
    );
\active_to_RB_G_delay[11]_inv_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => L(8),
      I1 => \active_to_RB_G_delay[11]_inv_i_2_n_0\,
      I2 => L(7),
      I3 => L(9),
      I4 => L(10),
      O => \active_to_RB_G_delay[11]_inv_i_1_n_0\
    );
\active_to_RB_G_delay[11]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800000000000"
    )
        port map (
      I0 => L(6),
      I1 => L(2),
      I2 => L(1),
      I3 => L(3),
      I4 => L(4),
      I5 => L(5),
      O => \active_to_RB_G_delay[11]_inv_i_2_n_0\
    );
\active_to_RB_G_delay[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => L(1),
      I1 => L(2),
      O => \active_to_RB_G_delay[3]_i_1_n_0\
    );
\active_to_RB_G_delay[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(1),
      I1 => L(2),
      I2 => L(3),
      O => \active_to_RB_G_delay[4]_i_1_n_0\
    );
\active_to_RB_G_delay[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => L(4),
      I1 => L(3),
      I2 => L(1),
      I3 => L(2),
      O => \active_to_RB_G_delay[5]_i_1_n_0\
    );
\active_to_RB_G_delay[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => L(4),
      I1 => L(3),
      I2 => L(1),
      I3 => L(2),
      I4 => L(5),
      O => \active_to_RB_G_delay[6]_i_1_n_0\
    );
\active_to_RB_G_delay[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFF800000"
    )
        port map (
      I0 => L(2),
      I1 => L(1),
      I2 => L(3),
      I3 => L(4),
      I4 => L(5),
      I5 => L(6),
      O => \active_to_RB_G_delay[7]_i_1_n_0\
    );
\active_to_RB_G_delay[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => L(5),
      I1 => L(4),
      I2 => \active_to_RB_G_delay[9]_i_2_n_0\,
      I3 => L(6),
      I4 => L(7),
      O => \active_to_RB_G_delay[8]_i_1_n_0\
    );
\active_to_RB_G_delay[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFA8000000"
    )
        port map (
      I0 => L(6),
      I1 => \active_to_RB_G_delay[9]_i_2_n_0\,
      I2 => L(4),
      I3 => L(5),
      I4 => L(7),
      I5 => L(8),
      O => \active_to_RB_G_delay[9]_i_1_n_0\
    );
\active_to_RB_G_delay[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => L(3),
      I1 => L(1),
      I2 => L(2),
      O => \active_to_RB_G_delay[9]_i_2_n_0\
    );
\active_to_RB_G_delay_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[10]_i_1_n_0\,
      Q => active_to_RB_G_delay(10),
      R => '0'
    );
\active_to_RB_G_delay_reg[11]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[11]_inv_i_1_n_0\,
      Q => \active_to_RB_G_delay_reg[11]_inv_n_0\,
      R => '0'
    );
\active_to_RB_G_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \^d\(0),
      Q => active_to_RB_G_delay(1),
      R => '0'
    );
\active_to_RB_G_delay_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[3]_i_1_n_0\,
      Q => active_to_RB_G_delay(3),
      R => '0'
    );
\active_to_RB_G_delay_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[4]_i_1_n_0\,
      Q => active_to_RB_G_delay(4),
      R => '0'
    );
\active_to_RB_G_delay_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[5]_i_1_n_0\,
      Q => active_to_RB_G_delay(5),
      R => '0'
    );
\active_to_RB_G_delay_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[6]_i_1_n_0\,
      Q => active_to_RB_G_delay(6),
      R => '0'
    );
\active_to_RB_G_delay_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[7]_i_1_n_0\,
      Q => active_to_RB_G_delay(7),
      R => '0'
    );
\active_to_RB_G_delay_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[8]_i_1_n_0\,
      Q => active_to_RB_G_delay(8),
      R => '0'
    );
\active_to_RB_G_delay_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \active_to_RB_G_delay[9]_i_1_n_0\,
      Q => active_to_RB_G_delay(9),
      R => '0'
    );
active_video_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => intc_if(0),
      D => active_video,
      Q => active_video_prev,
      R => \^sr\(0)
    );
\col_g_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_g_int_reg__0\(0),
      O => \plusOp__2\(0)
    );
\col_g_int[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_g_int_reg__0\(0),
      I1 => \col_g_int_reg__0__0\(1),
      O => \plusOp__2\(1)
    );
\col_g_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_g_int_reg__0\(0),
      I1 => \col_g_int_reg__0__0\(1),
      I2 => \col_g_int_reg__0__0\(2),
      O => \plusOp__2\(2)
    );
\col_g_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_g_int_reg__0__0\(1),
      I1 => \col_g_int_reg__0\(0),
      I2 => \col_g_int_reg__0__0\(2),
      I3 => \col_g_int_reg__0__0\(3),
      O => \plusOp__2\(3)
    );
\col_g_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_g_int_reg__0__0\(2),
      I1 => \col_g_int_reg__0\(0),
      I2 => \col_g_int_reg__0__0\(1),
      I3 => \col_g_int_reg__0__0\(3),
      I4 => \col_g_int_reg__0__0\(4),
      O => \plusOp__2\(4)
    );
\col_g_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \col_g_int_reg__0__0\(3),
      I1 => \col_g_int_reg__0__0\(1),
      I2 => \col_g_int_reg__0\(0),
      I3 => \col_g_int_reg__0__0\(2),
      I4 => \col_g_int_reg__0__0\(4),
      I5 => \col_g_int_reg__0__0\(5),
      O => \plusOp__2\(5)
    );
\col_g_int[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_g_int[9]_i_3_n_0\,
      I1 => \col_g_int_reg__0__0\(6),
      O => \plusOp__2\(6)
    );
\col_g_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_g_int[9]_i_3_n_0\,
      I1 => \col_g_int_reg__0__0\(6),
      I2 => \col_g_int_reg__0__0\(7),
      O => \plusOp__2\(7)
    );
\col_g_int[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_g_int_reg__0__0\(6),
      I1 => \col_g_int[9]_i_3_n_0\,
      I2 => \col_g_int_reg__0__0\(7),
      I3 => \col_g_int_reg__0__0\(8),
      O => \plusOp__2\(8)
    );
\col_g_int[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_g_int_reg__0__0\(7),
      I1 => \col_g_int[9]_i_3_n_0\,
      I2 => \col_g_int_reg__0__0\(6),
      I3 => \col_g_int_reg__0__0\(8),
      I4 => \col_g_int_reg__0__0\(9),
      O => \plusOp__2\(9)
    );
\col_g_int[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \col_g_int_reg__0__0\(5),
      I1 => \col_g_int_reg__0__0\(3),
      I2 => \col_g_int_reg__0__0\(1),
      I3 => \col_g_int_reg__0\(0),
      I4 => \col_g_int_reg__0__0\(2),
      I5 => \col_g_int_reg__0__0\(4),
      O => \col_g_int[9]_i_3_n_0\
    );
\col_g_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(0),
      Q => \col_g_int_reg__0\(0),
      S => SS(0)
    );
\col_g_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(1),
      Q => \col_g_int_reg__0__0\(1),
      R => SS(0)
    );
\col_g_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(2),
      Q => \col_g_int_reg__0__0\(2),
      R => SS(0)
    );
\col_g_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(3),
      Q => \col_g_int_reg__0__0\(3),
      R => SS(0)
    );
\col_g_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(4),
      Q => \col_g_int_reg__0__0\(4),
      R => SS(0)
    );
\col_g_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(5),
      Q => \col_g_int_reg__0__0\(5),
      R => SS(0)
    );
\col_g_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(6),
      Q => \col_g_int_reg__0__0\(6),
      R => SS(0)
    );
\col_g_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(7),
      Q => \col_g_int_reg__0__0\(7),
      R => SS(0)
    );
\col_g_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(8),
      Q => \col_g_int_reg__0__0\(8),
      R => SS(0)
    );
\col_g_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__2\(9),
      Q => \col_g_int_reg__0__0\(9),
      R => SS(0)
    );
\col_input[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_input_reg__0\(0),
      O => \col_input[0]_i_1_n_0\
    );
\col_input[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_input_reg__0\(0),
      I1 => \col_input_reg__0\(1),
      O => \plusOp__1\(1)
    );
\col_input[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_input_reg__0\(0),
      I1 => \col_input_reg__0\(1),
      I2 => \col_input_reg__0\(2),
      O => \plusOp__1\(2)
    );
\col_input[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_input_reg__0\(1),
      I1 => \col_input_reg__0\(0),
      I2 => \col_input_reg__0\(2),
      I3 => \col_input_reg__0\(3),
      O => \plusOp__1\(3)
    );
\col_input[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_input_reg__0\(2),
      I1 => \col_input_reg__0\(0),
      I2 => \col_input_reg__0\(1),
      I3 => \col_input_reg__0\(3),
      I4 => \col_input_reg__0\(4),
      O => \plusOp__1\(4)
    );
\col_input[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \col_input_reg__0\(3),
      I1 => \col_input_reg__0\(1),
      I2 => \col_input_reg__0\(0),
      I3 => \col_input_reg__0\(2),
      I4 => \col_input_reg__0\(4),
      I5 => \col_input_reg__0\(5),
      O => \plusOp__1\(5)
    );
\col_input[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_input[9]_i_3_n_0\,
      I1 => \col_input_reg__0\(6),
      O => \plusOp__1\(6)
    );
\col_input[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_input[9]_i_3_n_0\,
      I1 => \col_input_reg__0\(6),
      I2 => \col_input_reg__0\(7),
      O => \plusOp__1\(7)
    );
\col_input[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_input_reg__0\(6),
      I1 => \col_input[9]_i_3_n_0\,
      I2 => \col_input_reg__0\(7),
      I3 => \col_input_reg__0\(8),
      O => \plusOp__1\(8)
    );
\col_input[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => col_input0,
      I1 => intc_if(0),
      I2 => resetn_out,
      O => \col_input[9]_i_1_n_0\
    );
\col_input[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_input_reg__0\(7),
      I1 => \col_input[9]_i_3_n_0\,
      I2 => \col_input_reg__0\(6),
      I3 => \col_input_reg__0\(8),
      I4 => \col_input_reg__0\(9),
      O => \plusOp__1\(9)
    );
\col_input[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \col_input_reg__0\(5),
      I1 => \col_input_reg__0\(3),
      I2 => \col_input_reg__0\(1),
      I3 => \col_input_reg__0\(0),
      I4 => \col_input_reg__0\(2),
      I5 => \col_input_reg__0\(4),
      O => \col_input[9]_i_3_n_0\
    );
\col_input_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \col_input[0]_i_1_n_0\,
      Q => \col_input_reg__0\(0),
      S => \col_input[9]_i_1_n_0\
    );
\col_input_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(1),
      Q => \col_input_reg__0\(1),
      R => \col_input[9]_i_1_n_0\
    );
\col_input_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(2),
      Q => \col_input_reg__0\(2),
      R => \col_input[9]_i_1_n_0\
    );
\col_input_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(3),
      Q => \col_input_reg__0\(3),
      R => \col_input[9]_i_1_n_0\
    );
\col_input_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(4),
      Q => \col_input_reg__0\(4),
      R => \col_input[9]_i_1_n_0\
    );
\col_input_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(5),
      Q => \col_input_reg__0\(5),
      R => \col_input[9]_i_1_n_0\
    );
\col_input_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(6),
      Q => \col_input_reg__0\(6),
      R => \col_input[9]_i_1_n_0\
    );
\col_input_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(7),
      Q => \col_input_reg__0\(7),
      R => \col_input[9]_i_1_n_0\
    );
\col_input_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(8),
      Q => \col_input_reg__0\(8),
      R => \col_input[9]_i_1_n_0\
    );
\col_input_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__1\(9),
      Q => \col_input_reg__0\(9),
      R => \col_input[9]_i_1_n_0\
    );
\col_outmux[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_outmux_reg__1\(0),
      O => \col_outmux[0]_i_1_n_0\
    );
\col_outmux[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_outmux_reg__1\(0),
      I1 => \col_outmux_reg__0\(1),
      O => \plusOp__0\(1)
    );
\col_outmux[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_outmux_reg__1\(0),
      I1 => \col_outmux_reg__0\(1),
      I2 => \col_outmux_reg__0\(2),
      O => \plusOp__0\(2)
    );
\col_outmux[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_outmux_reg__0\(1),
      I1 => \col_outmux_reg__1\(0),
      I2 => \col_outmux_reg__0\(2),
      I3 => \col_outmux_reg__0\(3),
      O => \plusOp__0\(3)
    );
\col_outmux[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_outmux_reg__0\(2),
      I1 => \col_outmux_reg__1\(0),
      I2 => \col_outmux_reg__0\(1),
      I3 => \col_outmux_reg__0\(3),
      I4 => \col_outmux_reg__0\(4),
      O => \plusOp__0\(4)
    );
\col_outmux[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \col_outmux_reg__0\(3),
      I1 => \col_outmux_reg__0\(1),
      I2 => \col_outmux_reg__1\(0),
      I3 => \col_outmux_reg__0\(2),
      I4 => \col_outmux_reg__0\(4),
      I5 => \col_outmux_reg__0\(5),
      O => \plusOp__0\(5)
    );
\col_outmux[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_outmux[9]_i_3_n_0\,
      I1 => \col_outmux_reg__0\(6),
      O => \plusOp__0\(6)
    );
\col_outmux[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_outmux[9]_i_3_n_0\,
      I1 => \col_outmux_reg__0\(6),
      I2 => \col_outmux_reg__0\(7),
      O => \plusOp__0\(7)
    );
\col_outmux[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_outmux_reg__0\(6),
      I1 => \col_outmux[9]_i_3_n_0\,
      I2 => \col_outmux_reg__0\(7),
      I3 => \col_outmux_reg__0\(8),
      O => \plusOp__0\(8)
    );
\col_outmux[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_outmux_reg__0\(7),
      I1 => \col_outmux[9]_i_3_n_0\,
      I2 => \col_outmux_reg__0\(6),
      I3 => \col_outmux_reg__0\(8),
      I4 => \col_outmux_reg__0\(9),
      O => \plusOp__0\(9)
    );
\col_outmux[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \col_outmux_reg__0\(5),
      I1 => \col_outmux_reg__0\(3),
      I2 => \col_outmux_reg__0\(1),
      I3 => \col_outmux_reg__1\(0),
      I4 => \col_outmux_reg__0\(2),
      I5 => \col_outmux_reg__0\(4),
      O => \col_outmux[9]_i_3_n_0\
    );
\col_outmux_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \col_outmux[0]_i_1_n_0\,
      Q => \col_outmux_reg__1\(0),
      S => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(1),
      Q => \col_outmux_reg__0\(1),
      R => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(2),
      Q => \col_outmux_reg__0\(2),
      R => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(3),
      Q => \col_outmux_reg__0\(3),
      R => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(4),
      Q => \col_outmux_reg__0\(4),
      R => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(5),
      Q => \col_outmux_reg__0\(5),
      R => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(6),
      Q => \col_outmux_reg__0\(6),
      R => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(7),
      Q => \col_outmux_reg__0\(7),
      R => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(8),
      Q => \col_outmux_reg__0\(8),
      R => sync_del_Out_Mux_n_0
    );
\col_outmux_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \plusOp__0\(9),
      Q => \col_outmux_reg__0\(9),
      R => sync_del_Out_Mux_n_0
    );
delay_G_r1c1: entity work.\design_1_v_cfa_0_0_DELAY__parameterized1\
     port map (
      RB_BR_g_bl(7 downto 0) => RB_BR_g_bl(7 downto 0),
      aclk => aclk,
      q(15 downto 8) => G_nhood(39 downto 32),
      q(7 downto 0) => G_nhood(7 downto 0),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0),
      we => we
    );
delay_G_r2c1: entity work.\design_1_v_cfa_0_0_DELAY__parameterized1_0\
     port map (
      D(7 downto 0) => RB_BR_g_c(7 downto 0),
      aclk => aclk,
      q(15 downto 8) => G_nhood(47 downto 40),
      q(7 downto 0) => G_nhood(15 downto 8),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0),
      we => we
    );
delay_G_r3c1: entity work.\design_1_v_cfa_0_0_DELAY__parameterized1_1\
     port map (
      Q(7) => delay_G_r3c1_n_8,
      Q(6) => delay_G_r3c1_n_9,
      Q(5) => delay_G_r3c1_n_10,
      Q(4) => delay_G_r3c1_n_11,
      Q(3) => delay_G_r3c1_n_12,
      Q(2) => delay_G_r3c1_n_13,
      Q(1) => delay_G_r3c1_n_14,
      Q(0) => delay_G_r3c1_n_15,
      RB_BR_g_ar(7 downto 0) => RB_BR_g_ar(7 downto 0),
      RB_G_g_intp_l(7 downto 0) => RB_G_g_intp_l(7 downto 0),
      aclk => aclk,
      \^q\(15 downto 8) => G_nhood(55 downto 48),
      \^q\(7 downto 0) => G_nhood(23 downto 16),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0),
      we => we
    );
delay_G_r3c1_d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized16\
     port map (
      G_r3c1_d(7 downto 0) => G_r3c1_d(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      q(7 downto 0) => G_nhood(23 downto 16)
    );
delay_G_r3c2: entity work.\design_1_v_cfa_0_0_DELAY__parameterized1_2\
     port map (
      D(7) => delay_G_r3c1_n_8,
      D(6) => delay_G_r3c1_n_9,
      D(5) => delay_G_r3c1_n_10,
      D(4) => delay_G_r3c1_n_11,
      D(3) => delay_G_r3c1_n_12,
      D(2) => delay_G_r3c1_n_13,
      D(1) => delay_G_r3c1_n_14,
      D(0) => delay_G_r3c1_n_15,
      Q(7) => delay_G_r3c2_n_8,
      Q(6) => delay_G_r3c2_n_9,
      Q(5) => delay_G_r3c2_n_10,
      Q(4) => delay_G_r3c2_n_11,
      Q(3) => delay_G_r3c2_n_12,
      Q(2) => delay_G_r3c2_n_13,
      Q(1) => delay_G_r3c2_n_14,
      Q(0) => delay_G_r3c2_n_15,
      RB_BR_g_al(7 downto 0) => RB_BR_g_al(7 downto 0),
      aclk => aclk,
      \^q\(7 downto 0) => G_nhood(55 downto 48),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0),
      we => we
    );
delay_G_r4c2_d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized16_3\
     port map (
      G_r4c2_d(7 downto 0) => G_r4c2_d(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0),
      q(7 downto 0) => G_nhood(63 downto 56)
    );
delay_RB_G_g_intp_b_d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized16_4\
     port map (
      D(7 downto 0) => RB_BR_g_c(7 downto 0),
      RB_G_g_intp_b_d(7 downto 0) => RB_G_g_intp_b_d(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
delay_RB_G_g_intp_l_d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized16_5\
     port map (
      RB_G_g_intp_l(7 downto 0) => RB_G_g_intp_l(7 downto 0),
      RB_G_g_intp_l_d(7 downto 0) => RB_G_g_intp_l_d(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
delay_active_g_int: entity work.\design_1_v_cfa_0_0_DELAY__parameterized0\
     port map (
      E(0) => flop_ce,
      aclk => aclk,
      active_g_int_reg => active_g_int_reg_n_0,
      active_g_pix_mat => active_g_pix_mat,
      \addr_rd_reg[1]\ => delay_active_g_int_n_2,
      en => active_ce,
      eqOp0_out => eqOp0_out,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[29][0]__0_0\ => \^addr_rd_reg[9]_0\,
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0)
    );
delay_d: entity work.\design_1_v_cfa_0_0_DELAY__parameterized1_6\
     port map (
      \GenerateDoutWriteFirstB.t_qb_reg[7]\(7 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[7]\(7 downto 0),
      Q(7 downto 0) => video_data_in_d(7 downto 0),
      aclk => aclk,
      intc_if(0) => intc_if(0)
    );
delay_green_g_int: entity work.\design_1_v_cfa_0_0_DELAY__parameterized0_7\
     port map (
      E(0) => addr_rd,
      Q(0) => \col_g_int_reg__0\(0),
      aclk => aclk,
      active_g_pix_mat => active_g_pix_mat,
      \addr_rd_reg[9]\ => \^addr_rd_reg[9]_0\,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      intc_if(0) => intc_if(0),
      row_g_int_reg(0) => row_g_int_reg(0)
    );
delay_match_green_input: entity work.\design_1_v_cfa_0_0_DELAY__parameterized26\
     port map (
      D(7 downto 0) => \needs_delay.shift_register_reg[39]_10\(7 downto 0),
      Q(7) => \rb_int_reg_n_0_[7]\,
      Q(6) => \rb_int_reg_n_0_[6]\,
      Q(5) => \rb_int_reg_n_0_[5]\,
      Q(4) => \rb_int_reg_n_0_[4]\,
      Q(3) => \rb_int_reg_n_0_[3]\,
      Q(2) => \rb_int_reg_n_0_[2]\,
      Q(1) => \rb_int_reg_n_0_[1]\,
      Q(0) => \rb_int_reg_n_0_[0]\,
      aclk => aclk,
      \col_outmux_reg[0]\(0) => \col_outmux_reg__1\(0),
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      \green_int_d3_reg[7]\(7 downto 0) => green_int_d3(7 downto 0),
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[27][0]_0\ => delay_match_green_input_n_8,
      \needs_delay.shift_register_reg[27][1]_0\ => delay_match_green_input_n_9,
      \needs_delay.shift_register_reg[27][2]_0\ => delay_match_green_input_n_10,
      \needs_delay.shift_register_reg[27][3]_0\ => delay_match_green_input_n_11,
      \needs_delay.shift_register_reg[27][4]_0\ => delay_match_green_input_n_12,
      \needs_delay.shift_register_reg[27][5]_0\ => delay_match_green_input_n_13,
      \needs_delay.shift_register_reg[27][6]_0\ => delay_match_green_input_n_14,
      \needs_delay.shift_register_reg[27][7]_0\ => delay_match_green_input_n_15,
      \needs_delay.shift_register_reg[37][0]__0_0\ => delay_match_green_input_n_16,
      \needs_delay.shift_register_reg[37][1]__0_0\ => delay_match_green_input_n_25,
      \needs_delay.shift_register_reg[37][2]__0_0\ => delay_match_green_input_n_26,
      \needs_delay.shift_register_reg[37][3]__0_0\ => delay_match_green_input_n_27,
      \needs_delay.shift_register_reg[37][4]__0_0\ => delay_match_green_input_n_28,
      \needs_delay.shift_register_reg[37][5]__0_0\ => delay_match_green_input_n_29,
      \needs_delay.shift_register_reg[37][6]__0_0\ => delay_match_green_input_n_30,
      \needs_delay.shift_register_reg[37][7]__0_0\ => delay_match_green_input_n_31,
      \needs_delay.shift_register_reg[38][7]_0\(7 downto 0) => \needs_delay.shift_register_reg[37]_5\(7 downto 0),
      \needs_delay.shift_register_reg[39][7]_0\(7 downto 0) => \needs_delay.shift_register_reg[38]_9\(7 downto 0),
      nhood(7 downto 0) => nhood(231 downto 224),
      \rb_at_g_d2_reg[0]\ => delay_rb_at_g_n_23,
      \rb_at_g_d2_reg[1]\ => delay_rb_at_g_n_22,
      \rb_at_g_d2_reg[2]\ => delay_rb_at_g_n_21,
      \rb_at_g_d2_reg[3]\ => delay_rb_at_g_n_20,
      \rb_at_g_d2_reg[4]\ => delay_rb_at_g_n_19,
      \rb_at_g_d2_reg[5]\ => delay_rb_at_g_n_18,
      \rb_at_g_d2_reg[6]\ => delay_rb_at_g_n_17,
      \rb_at_g_d2_reg[7]\ => delay_rb_at_g_n_16,
      \rb_at_g_d3_reg[0]\ => delay_rb_at_g_n_15,
      \rb_at_g_d3_reg[1]\ => delay_rb_at_g_n_14,
      \rb_at_g_d3_reg[2]\ => delay_rb_at_g_n_13,
      \rb_at_g_d3_reg[3]\ => delay_rb_at_g_n_12,
      \rb_at_g_d3_reg[4]\ => delay_rb_at_g_n_11,
      \rb_at_g_d3_reg[5]\ => delay_rb_at_g_n_10,
      \rb_at_g_d3_reg[6]\ => delay_rb_at_g_n_9,
      \rb_at_g_d3_reg[7]\ => delay_rb_at_g_n_8,
      row_outmux_reg(0) => row_outmux_reg(0),
      video_data_out_p12_out => video_data_out_p12_out,
      \video_data_out_p_reg[23]\(23 downto 0) => p_6_out(23 downto 0)
    );
delay_match_green_intpol: entity work.\design_1_v_cfa_0_0_DELAY__parameterized27\
     port map (
      D(7) => delay_match_green_intpol_n_0,
      D(6) => delay_match_green_intpol_n_1,
      D(5) => delay_match_green_intpol_n_2,
      D(4) => delay_match_green_intpol_n_3,
      D(3) => delay_match_green_intpol_n_4,
      D(2) => delay_match_green_intpol_n_5,
      D(1) => delay_match_green_intpol_n_6,
      D(0) => delay_match_green_intpol_n_7,
      G_r3c1_d(7 downto 0) => G_r3c1_d(7 downto 0),
      Q(7 downto 0) => green_int_d2(7 downto 0),
      aclk => aclk,
      \green_int_d3_reg[7]\(7 downto 0) => p_0_in(7 downto 0),
      intc_if(0) => intc_if(0),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0)
    );
delay_match_rb_intpol: entity work.\design_1_v_cfa_0_0_DELAY__parameterized28\
     port map (
      D(7) => delay_match_rb_intpol_n_0,
      D(6) => delay_match_rb_intpol_n_1,
      D(5) => delay_match_rb_intpol_n_2,
      D(4) => delay_match_rb_intpol_n_3,
      D(3) => delay_match_rb_intpol_n_4,
      D(2) => delay_match_rb_intpol_n_5,
      D(1) => delay_match_rb_intpol_n_6,
      D(0) => delay_match_rb_intpol_n_7,
      aclk => aclk,
      intc_if(0) => intc_if(0),
      q(7 downto 0) => RB_nhood(15 downto 8),
      \rb_int_d3_reg[0]\ => \rb_int[0]_i_2_n_0\,
      \rb_int_d3_reg[1]\ => \rb_int[1]_i_2_n_0\,
      \rb_int_d3_reg[2]\ => \rb_int[2]_i_2_n_0\,
      \rb_int_d3_reg[3]\ => \rb_int[3]_i_2_n_0\,
      \rb_int_d3_reg[4]\ => \rb_int[4]_i_2_n_0\,
      \rb_int_d3_reg[5]\ => \rb_int[5]_i_2_n_0\,
      \rb_int_d3_reg[6]\ => \rb_int[6]_i_2_n_0\,
      \rb_int_d3_reg[7]\ => \rb_int[7]_i_2_n_0\,
      \rb_int_reg[7]\(7 downto 0) => rb_int(7 downto 0),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0)
    );
delay_rb_at_g: entity work.\design_1_v_cfa_0_0_DELAY__parameterized17\
     port map (
      D(7) => delay_rb_at_g_n_0,
      D(6) => delay_rb_at_g_n_1,
      D(5) => delay_rb_at_g_n_2,
      D(4) => delay_rb_at_g_n_3,
      D(3) => delay_rb_at_g_n_4,
      D(2) => delay_rb_at_g_n_5,
      D(1) => delay_rb_at_g_n_6,
      D(0) => delay_rb_at_g_n_7,
      Q(7 downto 0) => rb_at_g(7 downto 0),
      aclk => aclk,
      \col_outmux_reg[0]\(0) => \col_outmux_reg__1\(0),
      \core_control_regs[0]\(0) => \core_control_regs[0]\(0),
      intc_if(0) => intc_if(0),
      p_1_in(15 downto 0) => p_1_in(15 downto 0),
      \rb_at_g_d1_reg[7]\(7 downto 0) => rb_at_g_d1(7 downto 0),
      \time_control_regs[0]\(0) => \time_control_regs[0]\(0),
      \video_data_out_p_reg[10]\ => delay_rb_at_g_n_21,
      \video_data_out_p_reg[11]\ => delay_rb_at_g_n_20,
      \video_data_out_p_reg[12]\ => delay_rb_at_g_n_19,
      \video_data_out_p_reg[13]\ => delay_rb_at_g_n_18,
      \video_data_out_p_reg[14]\ => delay_rb_at_g_n_17,
      \video_data_out_p_reg[15]\ => delay_rb_at_g_n_16,
      \video_data_out_p_reg[16]\ => delay_rb_at_g_n_15,
      \video_data_out_p_reg[17]\ => delay_rb_at_g_n_14,
      \video_data_out_p_reg[18]\ => delay_rb_at_g_n_13,
      \video_data_out_p_reg[19]\ => delay_rb_at_g_n_12,
      \video_data_out_p_reg[20]\ => delay_rb_at_g_n_11,
      \video_data_out_p_reg[21]\ => delay_rb_at_g_n_10,
      \video_data_out_p_reg[22]\ => delay_rb_at_g_n_9,
      \video_data_out_p_reg[23]\ => delay_rb_at_g_n_8,
      \video_data_out_p_reg[8]\ => delay_rb_at_g_n_23,
      \video_data_out_p_reg[9]\ => delay_rb_at_g_n_22
    );
get_G: entity work.design_1_v_cfa_0_0_interpolate_G
     port map (
      D(7) => get_G_n_11,
      D(6) => get_G_n_12,
      D(5) => get_G_n_13,
      D(4) => get_G_n_14,
      D(3) => get_G_n_15,
      D(2) => get_G_n_16,
      D(1) => get_G_n_17,
      D(0) => get_G_n_18,
      \D0305_reg[7]\ => get_G_n_2,
      \D0305_reg[7]_0\ => get_G_n_3,
      \D0305_reg[7]_1\ => get_G_n_4,
      \D0305_reg[7]_2\ => get_G_n_5,
      \D0305_reg[7]_3\ => get_G_n_6,
      \D0305_reg[7]_4\ => get_G_n_7,
      \D0305_reg[7]_5\ => get_G_n_8,
      \D0305_reg[7]_6\ => get_G_n_9,
      Q(9 downto 0) => L(10 downto 1),
      S(7) => pix_matrix_orig_n_121,
      S(6) => pix_matrix_orig_n_122,
      S(5) => pix_matrix_orig_n_123,
      S(4) => pix_matrix_orig_n_124,
      S(3) => pix_matrix_orig_n_125,
      S(2) => pix_matrix_orig_n_126,
      S(1) => pix_matrix_orig_n_127,
      S(0) => pix_matrix_orig_n_128,
      SR(0) => sync_del_G_n_0,
      SS(0) => sync_del_G_n_2,
      \a1314_reg[0]\ => \^sr\(0),
      aclk => aclk,
      c(7) => get_RB_at_BR_n_2,
      c(6) => get_RB_at_BR_n_3,
      c(5) => get_RB_at_BR_n_4,
      c(4) => get_RB_at_BR_n_5,
      c(3) => get_RB_at_BR_n_6,
      c(2) => get_RB_at_BR_n_7,
      c(1) => get_RB_at_BR_n_8,
      c(0) => get_RB_at_BR_n_9,
      core_en_i_reg(0) => core_en_i_reg(0),
      core_en_i_reg_0(0) => core_en_i_reg_0(0),
      \i_a_reg[7]\(1 downto 0) => valid_ablr_d(3 downto 2),
      \i_b_reg[7]\ => get_G_n_31,
      intc_if(0) => intc_if(0),
      \line_len_1[9]_i_2\ => \line_len_1[9]_i_2\,
      \max_cols_reg[9]_0\(9) => get_G_n_19,
      \max_cols_reg[9]_0\(8) => get_G_n_20,
      \max_cols_reg[9]_0\(7) => get_G_n_21,
      \max_cols_reg[9]_0\(6) => get_G_n_22,
      \max_cols_reg[9]_0\(5) => get_G_n_23,
      \max_cols_reg[9]_0\(4) => get_G_n_24,
      \max_cols_reg[9]_0\(3) => get_G_n_25,
      \max_cols_reg[9]_0\(2) => get_G_n_26,
      \max_cols_reg[9]_0\(1) => get_G_n_27,
      \max_cols_reg[9]_0\(0) => \^d\(0),
      \needs_delay.shift_register_reg[1][23]\(7) => pix_matrix_orig_n_145,
      \needs_delay.shift_register_reg[1][23]\(6) => pix_matrix_orig_n_146,
      \needs_delay.shift_register_reg[1][23]\(5) => pix_matrix_orig_n_147,
      \needs_delay.shift_register_reg[1][23]\(4) => pix_matrix_orig_n_148,
      \needs_delay.shift_register_reg[1][23]\(3) => pix_matrix_orig_n_149,
      \needs_delay.shift_register_reg[1][23]\(2) => pix_matrix_orig_n_150,
      \needs_delay.shift_register_reg[1][23]\(1) => pix_matrix_orig_n_151,
      \needs_delay.shift_register_reg[1][23]\(0) => pix_matrix_orig_n_152,
      \needs_delay.shift_register_reg[1][23]_0\(7) => pix_matrix_orig_n_129,
      \needs_delay.shift_register_reg[1][23]_0\(6) => pix_matrix_orig_n_130,
      \needs_delay.shift_register_reg[1][23]_0\(5) => pix_matrix_orig_n_131,
      \needs_delay.shift_register_reg[1][23]_0\(4) => pix_matrix_orig_n_132,
      \needs_delay.shift_register_reg[1][23]_0\(3) => pix_matrix_orig_n_133,
      \needs_delay.shift_register_reg[1][23]_0\(2) => pix_matrix_orig_n_134,
      \needs_delay.shift_register_reg[1][23]_0\(1) => pix_matrix_orig_n_135,
      \needs_delay.shift_register_reg[1][23]_0\(0) => pix_matrix_orig_n_136,
      \needs_delay.shift_register_reg[1][23]_1\(7) => pix_matrix_orig_n_153,
      \needs_delay.shift_register_reg[1][23]_1\(6) => pix_matrix_orig_n_154,
      \needs_delay.shift_register_reg[1][23]_1\(5) => pix_matrix_orig_n_155,
      \needs_delay.shift_register_reg[1][23]_1\(4) => pix_matrix_orig_n_156,
      \needs_delay.shift_register_reg[1][23]_1\(3) => pix_matrix_orig_n_157,
      \needs_delay.shift_register_reg[1][23]_1\(2) => pix_matrix_orig_n_158,
      \needs_delay.shift_register_reg[1][23]_1\(1) => pix_matrix_orig_n_159,
      \needs_delay.shift_register_reg[1][23]_1\(0) => pix_matrix_orig_n_160,
      \needs_delay.shift_register_reg[1][23]_2\(8 downto 0) => \robust_chrominance.get_var_min_G/plusOp\(8 downto 0),
      \needs_delay.shift_register_reg[1][23]_3\(8) => pix_matrix_orig_n_197,
      \needs_delay.shift_register_reg[1][23]_3\(7) => pix_matrix_orig_n_198,
      \needs_delay.shift_register_reg[1][23]_3\(6) => pix_matrix_orig_n_199,
      \needs_delay.shift_register_reg[1][23]_3\(5) => pix_matrix_orig_n_200,
      \needs_delay.shift_register_reg[1][23]_3\(4) => pix_matrix_orig_n_201,
      \needs_delay.shift_register_reg[1][23]_3\(3) => pix_matrix_orig_n_202,
      \needs_delay.shift_register_reg[1][23]_3\(2) => pix_matrix_orig_n_203,
      \needs_delay.shift_register_reg[1][23]_3\(1) => pix_matrix_orig_n_204,
      \needs_delay.shift_register_reg[1][23]_3\(0) => pix_matrix_orig_n_205,
      \needs_delay.shift_register_reg[1][23]_4\(8) => pix_matrix_orig_n_242,
      \needs_delay.shift_register_reg[1][23]_4\(7) => pix_matrix_orig_n_243,
      \needs_delay.shift_register_reg[1][23]_4\(6) => pix_matrix_orig_n_244,
      \needs_delay.shift_register_reg[1][23]_4\(5) => pix_matrix_orig_n_245,
      \needs_delay.shift_register_reg[1][23]_4\(4) => pix_matrix_orig_n_246,
      \needs_delay.shift_register_reg[1][23]_4\(3) => pix_matrix_orig_n_247,
      \needs_delay.shift_register_reg[1][23]_4\(2) => pix_matrix_orig_n_248,
      \needs_delay.shift_register_reg[1][23]_4\(1) => pix_matrix_orig_n_249,
      \needs_delay.shift_register_reg[1][23]_4\(0) => pix_matrix_orig_n_250,
      \needs_delay.shift_register_reg[1][39]\(7) => pix_matrix_orig_n_137,
      \needs_delay.shift_register_reg[1][39]\(6) => pix_matrix_orig_n_138,
      \needs_delay.shift_register_reg[1][39]\(5) => pix_matrix_orig_n_139,
      \needs_delay.shift_register_reg[1][39]\(4) => pix_matrix_orig_n_140,
      \needs_delay.shift_register_reg[1][39]\(3) => pix_matrix_orig_n_141,
      \needs_delay.shift_register_reg[1][39]\(2) => pix_matrix_orig_n_142,
      \needs_delay.shift_register_reg[1][39]\(1) => pix_matrix_orig_n_143,
      \needs_delay.shift_register_reg[1][39]\(0) => pix_matrix_orig_n_144,
      \needs_delay.shift_register_reg[1][39]_0\(8) => pix_matrix_orig_n_170,
      \needs_delay.shift_register_reg[1][39]_0\(7) => pix_matrix_orig_n_171,
      \needs_delay.shift_register_reg[1][39]_0\(6) => pix_matrix_orig_n_172,
      \needs_delay.shift_register_reg[1][39]_0\(5) => pix_matrix_orig_n_173,
      \needs_delay.shift_register_reg[1][39]_0\(4) => pix_matrix_orig_n_174,
      \needs_delay.shift_register_reg[1][39]_0\(3) => pix_matrix_orig_n_175,
      \needs_delay.shift_register_reg[1][39]_0\(2) => pix_matrix_orig_n_176,
      \needs_delay.shift_register_reg[1][39]_0\(1) => pix_matrix_orig_n_177,
      \needs_delay.shift_register_reg[1][39]_0\(0) => pix_matrix_orig_n_178,
      \needs_delay.shift_register_reg[1][39]_1\(8) => pix_matrix_orig_n_179,
      \needs_delay.shift_register_reg[1][39]_1\(7) => pix_matrix_orig_n_180,
      \needs_delay.shift_register_reg[1][39]_1\(6) => pix_matrix_orig_n_181,
      \needs_delay.shift_register_reg[1][39]_1\(5) => pix_matrix_orig_n_182,
      \needs_delay.shift_register_reg[1][39]_1\(4) => pix_matrix_orig_n_183,
      \needs_delay.shift_register_reg[1][39]_1\(3) => pix_matrix_orig_n_184,
      \needs_delay.shift_register_reg[1][39]_1\(2) => pix_matrix_orig_n_185,
      \needs_delay.shift_register_reg[1][39]_1\(1) => pix_matrix_orig_n_186,
      \needs_delay.shift_register_reg[1][39]_1\(0) => pix_matrix_orig_n_187,
      \needs_delay.shift_register_reg[1][39]_2\(8) => pix_matrix_orig_n_188,
      \needs_delay.shift_register_reg[1][39]_2\(7) => pix_matrix_orig_n_189,
      \needs_delay.shift_register_reg[1][39]_2\(6) => pix_matrix_orig_n_190,
      \needs_delay.shift_register_reg[1][39]_2\(5) => pix_matrix_orig_n_191,
      \needs_delay.shift_register_reg[1][39]_2\(4) => pix_matrix_orig_n_192,
      \needs_delay.shift_register_reg[1][39]_2\(3) => pix_matrix_orig_n_193,
      \needs_delay.shift_register_reg[1][39]_2\(2) => pix_matrix_orig_n_194,
      \needs_delay.shift_register_reg[1][39]_2\(1) => pix_matrix_orig_n_195,
      \needs_delay.shift_register_reg[1][39]_2\(0) => pix_matrix_orig_n_196,
      \needs_delay.shift_register_reg[1][39]_3\(8) => pix_matrix_orig_n_206,
      \needs_delay.shift_register_reg[1][39]_3\(7) => pix_matrix_orig_n_207,
      \needs_delay.shift_register_reg[1][39]_3\(6) => pix_matrix_orig_n_208,
      \needs_delay.shift_register_reg[1][39]_3\(5) => pix_matrix_orig_n_209,
      \needs_delay.shift_register_reg[1][39]_3\(4) => pix_matrix_orig_n_210,
      \needs_delay.shift_register_reg[1][39]_3\(3) => pix_matrix_orig_n_211,
      \needs_delay.shift_register_reg[1][39]_3\(2) => pix_matrix_orig_n_212,
      \needs_delay.shift_register_reg[1][39]_3\(1) => pix_matrix_orig_n_213,
      \needs_delay.shift_register_reg[1][39]_3\(0) => pix_matrix_orig_n_214,
      \needs_delay.shift_register_reg[1][39]_4\(8) => pix_matrix_orig_n_233,
      \needs_delay.shift_register_reg[1][39]_4\(7) => pix_matrix_orig_n_234,
      \needs_delay.shift_register_reg[1][39]_4\(6) => pix_matrix_orig_n_235,
      \needs_delay.shift_register_reg[1][39]_4\(5) => pix_matrix_orig_n_236,
      \needs_delay.shift_register_reg[1][39]_4\(4) => pix_matrix_orig_n_237,
      \needs_delay.shift_register_reg[1][39]_4\(3) => pix_matrix_orig_n_238,
      \needs_delay.shift_register_reg[1][39]_4\(2) => pix_matrix_orig_n_239,
      \needs_delay.shift_register_reg[1][39]_4\(1) => pix_matrix_orig_n_240,
      \needs_delay.shift_register_reg[1][39]_4\(0) => pix_matrix_orig_n_241,
      \needs_delay.shift_register_reg[1][7]\(8) => pix_matrix_orig_n_215,
      \needs_delay.shift_register_reg[1][7]\(7) => pix_matrix_orig_n_216,
      \needs_delay.shift_register_reg[1][7]\(6) => pix_matrix_orig_n_217,
      \needs_delay.shift_register_reg[1][7]\(5) => pix_matrix_orig_n_218,
      \needs_delay.shift_register_reg[1][7]\(4) => pix_matrix_orig_n_219,
      \needs_delay.shift_register_reg[1][7]\(3) => pix_matrix_orig_n_220,
      \needs_delay.shift_register_reg[1][7]\(2) => pix_matrix_orig_n_221,
      \needs_delay.shift_register_reg[1][7]\(1) => pix_matrix_orig_n_222,
      \needs_delay.shift_register_reg[1][7]\(0) => pix_matrix_orig_n_223,
      \needs_delay.shift_register_reg[1][7]_0\(8) => pix_matrix_orig_n_224,
      \needs_delay.shift_register_reg[1][7]_0\(7) => pix_matrix_orig_n_225,
      \needs_delay.shift_register_reg[1][7]_0\(6) => pix_matrix_orig_n_226,
      \needs_delay.shift_register_reg[1][7]_0\(5) => pix_matrix_orig_n_227,
      \needs_delay.shift_register_reg[1][7]_0\(4) => pix_matrix_orig_n_228,
      \needs_delay.shift_register_reg[1][7]_0\(3) => pix_matrix_orig_n_229,
      \needs_delay.shift_register_reg[1][7]_0\(2) => pix_matrix_orig_n_230,
      \needs_delay.shift_register_reg[1][7]_0\(1) => pix_matrix_orig_n_231,
      \needs_delay.shift_register_reg[1][7]_0\(0) => pix_matrix_orig_n_232,
      \needs_delay.shift_register_reg[27][1]__0\(0) => \needs_delay.shift_register_reg[27][1]__0\(0),
      \needs_delay.shift_register_reg[2][6]\(6) => get_RB_at_G_n_0,
      \needs_delay.shift_register_reg[2][6]\(5) => get_RB_at_G_n_1,
      \needs_delay.shift_register_reg[2][6]\(4) => get_RB_at_G_n_2,
      \needs_delay.shift_register_reg[2][6]\(3) => get_RB_at_G_n_3,
      \needs_delay.shift_register_reg[2][6]\(2) => get_RB_at_G_n_4,
      \needs_delay.shift_register_reg[2][6]\(1) => get_RB_at_G_n_5,
      \needs_delay.shift_register_reg[2][6]\(0) => get_RB_at_G_n_6,
      nhood(104 downto 97) => nhood(223 downto 216),
      nhood(96 downto 81) => nhood(207 downto 192),
      nhood(80) => nhood(183),
      nhood(79 downto 72) => nhood(151 downto 144),
      nhood(71 downto 40) => nhood(135 downto 104),
      nhood(39 downto 32) => nhood(87 downto 80),
      nhood(31 downto 24) => nhood(71 downto 64),
      nhood(23 downto 16) => nhood(55 downto 48),
      nhood(15 downto 8) => nhood(31 downto 24),
      nhood(7 downto 0) => nhood(15 downto 8),
      ram_reg_bram_0(7 downto 0) => g_int(7 downto 0),
      resetn_out => resetn_out,
      sync_out_reg(0) => sync_out_reg_1(0),
      sync_out_reg_0 => \^sync_out_reg_0\,
      \time_control_regs[0]\(22 downto 0) => \time_control_regs[0]\(22 downto 0),
      \valid_ablr_reg[1]_0\ => \^valid_ablr_reg[1]\,
      valid_d(0) => valid_d(0),
      \var_min_cols[1]_i_1\(0) => minusOp(0),
      \var_min_cols[9]_i_3\ => \var_min_cols[9]_i_3\
    );
get_RB_at_BR: entity work.design_1_v_cfa_0_0_interpolate_RB_at_BR
     port map (
      D(7 downto 0) => RB_BR_g_c(7 downto 0),
      E(0) => addr_rd_1,
      G_nhood(15 downto 8) => G_nhood(55 downto 48),
      G_nhood(7 downto 0) => G_nhood(7 downto 0),
      Q(9 downto 0) => L(10 downto 1),
      RB_BR_g_al(7 downto 0) => RB_BR_g_al(7 downto 0),
      RB_BR_g_ar(7 downto 0) => RB_BR_g_ar(7 downto 0),
      RB_BR_g_bl(7 downto 0) => RB_BR_g_bl(7 downto 0),
      SR(0) => addr_rd0_in(9),
      SS(0) => sync_del_RB_at_BR_n_0,
      aclk => aclk,
      active_rb_pix_mat => active_rb_pix_mat,
      \addr_rd_reg[9]\ => \^addr_rd_reg[9]\,
      aresetn => \^sr\(0),
      c(7) => get_RB_at_BR_n_2,
      c(6) => get_RB_at_BR_n_3,
      c(5) => get_RB_at_BR_n_4,
      c(4) => get_RB_at_BR_n_5,
      c(3) => get_RB_at_BR_n_6,
      c(2) => get_RB_at_BR_n_7,
      c(1) => get_RB_at_BR_n_8,
      c(0) => get_RB_at_BR_n_9,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      core_en_i_reg(0) => core_en_i_reg_0(0),
      core_en_i_reg_0(0) => core_en_i_reg_1(0),
      en => flop_ce_0,
      eqOp0_out => eqOp0_out_2,
      eqOp_0 => eqOp_0,
      intc_if(0) => intc_if(0),
      line_len_changed => line_len_changed_3,
      \needs_delay.shift_register_reg[1][7]\(7) => delay_G_r3c2_n_8,
      \needs_delay.shift_register_reg[1][7]\(6) => delay_G_r3c2_n_9,
      \needs_delay.shift_register_reg[1][7]\(5) => delay_G_r3c2_n_10,
      \needs_delay.shift_register_reg[1][7]\(4) => delay_G_r3c2_n_11,
      \needs_delay.shift_register_reg[1][7]\(3) => delay_G_r3c2_n_12,
      \needs_delay.shift_register_reg[1][7]\(2) => delay_G_r3c2_n_13,
      \needs_delay.shift_register_reg[1][7]\(1) => delay_G_r3c2_n_14,
      \needs_delay.shift_register_reg[1][7]\(0) => delay_G_r3c2_n_15,
      \needs_delay.shift_register_reg[26][0]__0\ => delay_match_green_input_n_8,
      \needs_delay.shift_register_reg[26][1]__0\ => delay_match_green_input_n_9,
      \needs_delay.shift_register_reg[26][2]__0\ => delay_match_green_input_n_10,
      \needs_delay.shift_register_reg[26][3]__0\ => delay_match_green_input_n_11,
      \needs_delay.shift_register_reg[26][4]__0\ => delay_match_green_input_n_12,
      \needs_delay.shift_register_reg[26][5]__0\ => delay_match_green_input_n_13,
      \needs_delay.shift_register_reg[26][6]__0\ => delay_match_green_input_n_14,
      \needs_delay.shift_register_reg[26][7]__0\ => delay_match_green_input_n_15,
      \needs_delay.shift_register_reg[28][0]\ => delay_match_green_input_n_16,
      \needs_delay.shift_register_reg[28][1]\ => delay_match_green_input_n_25,
      \needs_delay.shift_register_reg[28][2]\ => delay_match_green_input_n_26,
      \needs_delay.shift_register_reg[28][3]\ => delay_match_green_input_n_27,
      \needs_delay.shift_register_reg[28][4]\ => delay_match_green_input_n_28,
      \needs_delay.shift_register_reg[28][5]\ => delay_match_green_input_n_29,
      \needs_delay.shift_register_reg[28][6]\ => delay_match_green_input_n_30,
      \needs_delay.shift_register_reg[28][7]\ => delay_match_green_input_n_31,
      \needs_delay.shift_register_reg[2][0]\ => get_G_n_2,
      \needs_delay.shift_register_reg[2][1]\ => get_G_n_3,
      \needs_delay.shift_register_reg[2][2]\ => get_G_n_4,
      \needs_delay.shift_register_reg[2][3]\ => get_G_n_5,
      \needs_delay.shift_register_reg[2][4]\ => get_G_n_6,
      \needs_delay.shift_register_reg[2][5]\ => get_G_n_7,
      \needs_delay.shift_register_reg[2][6]\ => get_G_n_8,
      \needs_delay.shift_register_reg[2][7]\ => get_G_n_9,
      ram_reg_bram_0(7 downto 0) => rb_at_br_int(7 downto 0),
      resetn_out => resetn_out,
      sync_active_to_RB_at_BR => sync_active_to_RB_at_BR,
      \time_control_regs[0]\(22 downto 0) => \time_control_regs[0]\(22 downto 0)
    );
get_RB_at_G: entity work.design_1_v_cfa_0_0_interpolate_RB_at_G
     port map (
      D(7 downto 0) => \needs_delay.shift_register_reg[39]_10\(7 downto 0),
      G_r3c1_d(7 downto 0) => G_r3c1_d(7 downto 0),
      G_r4c2_d(7 downto 0) => G_r4c2_d(7 downto 0),
      Q(9 downto 0) => L(10 downto 1),
      RB_G_g_intp_b_d(7 downto 0) => RB_G_g_intp_b_d(7 downto 0),
      RB_G_g_intp_l_d(7 downto 0) => RB_G_g_intp_l_d(7 downto 0),
      RB_nhood(31 downto 16) => RB_nhood(47 downto 32),
      RB_nhood(15 downto 0) => RB_nhood(15 downto 0),
      SR(0) => \^sr\(0),
      SS(0) => sync_del_RB_at_G_n_0,
      aclk => aclk,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      core_en_i_reg(0) => core_en_i_reg_2(0),
      core_en_i_reg_0(0) => core_en_i_reg_3(0),
      core_en_i_reg_1 => core_en_i_reg_4,
      g_select_ce => g_select_ce,
      intc_if(0) => intc_if(0),
      \muxed_br_b_reg[7]_0\ => \muxed_br_b_reg[7]\,
      \needs_delay.shift_register_reg[1][10]\ => pix_matrix_RB_n_38,
      \needs_delay.shift_register_reg[1][10]_0\ => pix_matrix_RB_n_36,
      \needs_delay.shift_register_reg[1][12]\ => pix_matrix_RB_n_39,
      \needs_delay.shift_register_reg[1][14]\ => pix_matrix_RB_n_40,
      \needs_delay.shift_register_reg[1][15]\ => pix_matrix_RB_n_41,
      \needs_delay.shift_register_reg[1][38]\(6) => get_RB_at_G_n_0,
      \needs_delay.shift_register_reg[1][38]\(5) => get_RB_at_G_n_1,
      \needs_delay.shift_register_reg[1][38]\(4) => get_RB_at_G_n_2,
      \needs_delay.shift_register_reg[1][38]\(3) => get_RB_at_G_n_3,
      \needs_delay.shift_register_reg[1][38]\(2) => get_RB_at_G_n_4,
      \needs_delay.shift_register_reg[1][38]\(1) => get_RB_at_G_n_5,
      \needs_delay.shift_register_reg[1][38]\(0) => get_RB_at_G_n_6,
      \needs_delay.shift_register_reg[1][40]__0\ => pix_matrix_orig_n_7,
      \needs_delay.shift_register_reg[1][41]__0\ => pix_matrix_orig_n_6,
      \needs_delay.shift_register_reg[1][42]__0\ => pix_matrix_orig_n_5,
      \needs_delay.shift_register_reg[1][43]__0\ => pix_matrix_orig_n_4,
      \needs_delay.shift_register_reg[1][44]__0\ => pix_matrix_orig_n_3,
      \needs_delay.shift_register_reg[1][45]__0\ => pix_matrix_orig_n_2,
      \needs_delay.shift_register_reg[1][46]__0\ => pix_matrix_orig_n_1,
      \needs_delay.shift_register_reg[1][47]__0\ => pix_matrix_orig_n_0,
      \needs_delay.shift_register_reg[1][8]\ => pix_matrix_RB_n_37,
      \needs_delay.shift_register_reg[1][8]_0\ => pix_matrix_RB_n_3,
      \needs_delay.shift_register_reg[37][7]__0\(7 downto 0) => \needs_delay.shift_register_reg[37]_5\(7 downto 0),
      \needs_delay.shift_register_reg[38][7]\(7 downto 0) => \needs_delay.shift_register_reg[38]_9\(7 downto 0),
      \needs_delay.shift_register_reg[5][7]__0\(7 downto 0) => rb_at_g(7 downto 0),
      nhood(14 downto 7) => nhood(223 downto 216),
      nhood(6 downto 0) => nhood(134 downto 128),
      \q_reg[0]\(0) => Q(0),
      \raw_reg[10]\(0) => \raw_reg[10]\(0),
      rb_select_ce => rb_select_ce,
      resetn_out => resetn_out,
      sync_active_to_RB_at_G => sync_active_to_RB_at_G,
      \time_control_regs[0]\(22 downto 0) => \time_control_regs[0]\(22 downto 0),
      \valid_dm_reg[3]_0\(0) => row_reg(0)
    );
\green_int_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_green_intpol_n_7,
      Q => green_int_d1(0),
      R => '0'
    );
\green_int_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_green_intpol_n_6,
      Q => green_int_d1(1),
      R => '0'
    );
\green_int_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_green_intpol_n_5,
      Q => green_int_d1(2),
      R => '0'
    );
\green_int_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_green_intpol_n_4,
      Q => green_int_d1(3),
      R => '0'
    );
\green_int_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_green_intpol_n_3,
      Q => green_int_d1(4),
      R => '0'
    );
\green_int_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_green_intpol_n_2,
      Q => green_int_d1(5),
      R => '0'
    );
\green_int_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_green_intpol_n_1,
      Q => green_int_d1(6),
      R => '0'
    );
\green_int_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_green_intpol_n_0,
      Q => green_int_d1(7),
      R => '0'
    );
\green_int_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => green_int_d1(0),
      Q => green_int_d2(0),
      R => '0'
    );
\green_int_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => green_int_d1(1),
      Q => green_int_d2(1),
      R => '0'
    );
\green_int_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => green_int_d1(2),
      Q => green_int_d2(2),
      R => '0'
    );
\green_int_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => green_int_d1(3),
      Q => green_int_d2(3),
      R => '0'
    );
\green_int_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => green_int_d1(4),
      Q => green_int_d2(4),
      R => '0'
    );
\green_int_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => green_int_d1(5),
      Q => green_int_d2(5),
      R => '0'
    );
\green_int_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => green_int_d1(6),
      Q => green_int_d2(6),
      R => '0'
    );
\green_int_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => green_int_d1(7),
      Q => green_int_d2(7),
      R => '0'
    );
\green_int_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_0_in(0),
      Q => green_int_d3(0),
      R => '0'
    );
\green_int_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_0_in(1),
      Q => green_int_d3(1),
      R => '0'
    );
\green_int_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_0_in(2),
      Q => green_int_d3(2),
      R => '0'
    );
\green_int_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_0_in(3),
      Q => green_int_d3(3),
      R => '0'
    );
\green_int_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_0_in(4),
      Q => green_int_d3(4),
      R => '0'
    );
\green_int_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_0_in(5),
      Q => green_int_d3(5),
      R => '0'
    );
\green_int_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_0_in(6),
      Q => green_int_d3(6),
      R => '0'
    );
\green_int_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_0_in(7),
      Q => green_int_d3(7),
      R => '0'
    );
pix_matrix_G: entity work.\design_1_v_cfa_0_0_pix_matrix__parameterized0\
     port map (
      D(0) => pix_matrix_G_n_1,
      E(0) => flop_ce,
      G_nhood(55 downto 24) => G_nhood(63 downto 32),
      G_nhood(23 downto 0) => G_nhood(23 downto 0),
      aclk => aclk,
      active_g_pix_mat => active_g_pix_mat,
      addr_rd1 => addr_rd1,
      en => active_ce,
      eqOp0_out => eqOp0_out,
      intc_if(0) => intc_if(0),
      line_len_changed => line_len_changed,
      \needs_delay.shift_register_reg[29][0]__0\ => \^addr_rd_reg[9]_0\,
      \needs_delay.shift_register_reg[29][0]__0_0\ => delay_active_g_int_n_2,
      \needs_delay.shift_register_reg[29][0]__0_1\(0) => addr_rd,
      resetn_out => resetn_out,
      sync_out_reg => \^sync_out_reg_0\,
      \time_control_regs[0]\(8 downto 0) => \time_control_regs[0]\(9 downto 1),
      \var_min_cols[9]_i_3\ => \var_min_cols[9]_i_3\,
      \var_min_cols[9]_i_3_0\(8) => get_G_n_11,
      \var_min_cols[9]_i_3_0\(7) => get_G_n_12,
      \var_min_cols[9]_i_3_0\(6) => get_G_n_13,
      \var_min_cols[9]_i_3_0\(5) => get_G_n_14,
      \var_min_cols[9]_i_3_0\(4) => get_G_n_15,
      \var_min_cols[9]_i_3_0\(3) => get_G_n_16,
      \var_min_cols[9]_i_3_0\(2) => get_G_n_17,
      \var_min_cols[9]_i_3_0\(1) => get_G_n_18,
      \var_min_cols[9]_i_3_0\(0) => minusOp(0),
      we => we,
      wr_data(7 downto 0) => g_int(7 downto 0)
    );
pix_matrix_RB: entity work.\design_1_v_cfa_0_0_pix_matrix__parameterized1\
     port map (
      D(0) => minusOp(0),
      E(0) => addr_rd_1,
      RB_nhood(31 downto 16) => RB_nhood(47 downto 32),
      RB_nhood(15 downto 0) => RB_nhood(15 downto 0),
      SR(0) => addr_rd0_in(9),
      aclk => aclk,
      active_rb_pix_mat => active_rb_pix_mat,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      en => flop_ce_0,
      eqOp0_out => eqOp0_out_2,
      intc_if(0) => intc_if(0),
      line_len_changed => line_len_changed_3,
      \muxed_br_l_reg[0]\ => pix_matrix_RB_n_37,
      \muxed_br_l_reg[2]\ => pix_matrix_RB_n_38,
      \muxed_br_l_reg[4]\ => pix_matrix_RB_n_39,
      \muxed_br_l_reg[6]\ => pix_matrix_RB_n_40,
      \muxed_br_l_reg[7]\ => pix_matrix_RB_n_41,
      \muxed_br_r_reg[0]\ => pix_matrix_RB_n_3,
      \muxed_br_r_reg[2]\ => pix_matrix_RB_n_36,
      \needs_delay.shift_register_reg[17][0]__0\ => \^addr_rd_reg[9]\,
      \needs_delay.shift_register_reg[17][0]__0_0\ => \needs_delay.shift_register_reg[17][0]__0\,
      resetn_out => resetn_out,
      \row_reg[0]\(0) => row_reg(0),
      \time_control_regs[0]\(8 downto 0) => \time_control_regs[0]\(9 downto 1),
      \var_min_cols[9]_i_3\(8) => pix_matrix_G_n_1,
      \var_min_cols[9]_i_3\(7) => get_G_n_11,
      \var_min_cols[9]_i_3\(6) => get_G_n_12,
      \var_min_cols[9]_i_3\(5) => get_G_n_13,
      \var_min_cols[9]_i_3\(4) => get_G_n_14,
      \var_min_cols[9]_i_3\(3) => get_G_n_15,
      \var_min_cols[9]_i_3\(2) => get_G_n_16,
      \var_min_cols[9]_i_3\(1) => get_G_n_17,
      \var_min_cols[9]_i_3\(0) => get_G_n_18,
      wr_data(7 downto 0) => rb_at_br_int(7 downto 0)
    );
pix_matrix_orig: entity work.design_1_v_cfa_0_0_pix_matrix
     port map (
      D(9) => get_G_n_19,
      D(8) => get_G_n_20,
      D(7) => get_G_n_21,
      D(6) => get_G_n_22,
      D(5) => get_G_n_23,
      D(4) => get_G_n_24,
      D(3) => get_G_n_25,
      D(2) => get_G_n_26,
      D(1) => get_G_n_27,
      D(0) => \^d\(0),
      \D0103_reg[7]\(112 downto 97) => nhood(231 downto 216),
      \D0103_reg[7]\(96 downto 81) => nhood(207 downto 192),
      \D0103_reg[7]\(80) => nhood(183),
      \D0103_reg[7]\(79 downto 72) => nhood(151 downto 144),
      \D0103_reg[7]\(71 downto 40) => nhood(135 downto 104),
      \D0103_reg[7]\(39 downto 32) => nhood(87 downto 80),
      \D0103_reg[7]\(31 downto 24) => nhood(71 downto 64),
      \D0103_reg[7]\(23 downto 16) => nhood(55 downto 48),
      \D0103_reg[7]\(15 downto 8) => nhood(31 downto 24),
      \D0103_reg[7]\(7 downto 0) => nhood(15 downto 8),
      \D0103_reg[8]\(8) => pix_matrix_orig_n_170,
      \D0103_reg[8]\(7) => pix_matrix_orig_n_171,
      \D0103_reg[8]\(6) => pix_matrix_orig_n_172,
      \D0103_reg[8]\(5) => pix_matrix_orig_n_173,
      \D0103_reg[8]\(4) => pix_matrix_orig_n_174,
      \D0103_reg[8]\(3) => pix_matrix_orig_n_175,
      \D0103_reg[8]\(2) => pix_matrix_orig_n_176,
      \D0103_reg[8]\(1) => pix_matrix_orig_n_177,
      \D0103_reg[8]\(0) => pix_matrix_orig_n_178,
      \D0111_reg[8]\(8) => pix_matrix_orig_n_206,
      \D0111_reg[8]\(7) => pix_matrix_orig_n_207,
      \D0111_reg[8]\(6) => pix_matrix_orig_n_208,
      \D0111_reg[8]\(5) => pix_matrix_orig_n_209,
      \D0111_reg[8]\(4) => pix_matrix_orig_n_210,
      \D0111_reg[8]\(3) => pix_matrix_orig_n_211,
      \D0111_reg[8]\(2) => pix_matrix_orig_n_212,
      \D0111_reg[8]\(1) => pix_matrix_orig_n_213,
      \D0111_reg[8]\(0) => pix_matrix_orig_n_214,
      \D0313_reg[7]\(7) => pix_matrix_orig_n_129,
      \D0313_reg[7]\(6) => pix_matrix_orig_n_130,
      \D0313_reg[7]\(5) => pix_matrix_orig_n_131,
      \D0313_reg[7]\(4) => pix_matrix_orig_n_132,
      \D0313_reg[7]\(3) => pix_matrix_orig_n_133,
      \D0313_reg[7]\(2) => pix_matrix_orig_n_134,
      \D0313_reg[7]\(1) => pix_matrix_orig_n_135,
      \D0313_reg[7]\(0) => pix_matrix_orig_n_136,
      \D0515_reg[8]\(8) => pix_matrix_orig_n_224,
      \D0515_reg[8]\(7) => pix_matrix_orig_n_225,
      \D0515_reg[8]\(6) => pix_matrix_orig_n_226,
      \D0515_reg[8]\(5) => pix_matrix_orig_n_227,
      \D0515_reg[8]\(4) => pix_matrix_orig_n_228,
      \D0515_reg[8]\(3) => pix_matrix_orig_n_229,
      \D0515_reg[8]\(2) => pix_matrix_orig_n_230,
      \D0515_reg[8]\(1) => pix_matrix_orig_n_231,
      \D0515_reg[8]\(0) => pix_matrix_orig_n_232,
      \D1113_reg[8]\(8) => pix_matrix_orig_n_179,
      \D1113_reg[8]\(7) => pix_matrix_orig_n_180,
      \D1113_reg[8]\(6) => pix_matrix_orig_n_181,
      \D1113_reg[8]\(5) => pix_matrix_orig_n_182,
      \D1113_reg[8]\(4) => pix_matrix_orig_n_183,
      \D1113_reg[8]\(3) => pix_matrix_orig_n_184,
      \D1113_reg[8]\(2) => pix_matrix_orig_n_185,
      \D1113_reg[8]\(1) => pix_matrix_orig_n_186,
      \D1113_reg[8]\(0) => pix_matrix_orig_n_187,
      \D1121_reg[8]\(8) => pix_matrix_orig_n_188,
      \D1121_reg[8]\(7) => pix_matrix_orig_n_189,
      \D1121_reg[8]\(6) => pix_matrix_orig_n_190,
      \D1121_reg[8]\(5) => pix_matrix_orig_n_191,
      \D1121_reg[8]\(4) => pix_matrix_orig_n_192,
      \D1121_reg[8]\(3) => pix_matrix_orig_n_193,
      \D1121_reg[8]\(2) => pix_matrix_orig_n_194,
      \D1121_reg[8]\(1) => pix_matrix_orig_n_195,
      \D1121_reg[8]\(0) => pix_matrix_orig_n_196,
      \D1315_reg[8]\(8 downto 0) => \robust_chrominance.get_var_min_G/plusOp\(8 downto 0),
      \D1323_reg[8]\(8) => pix_matrix_orig_n_197,
      \D1323_reg[8]\(7) => pix_matrix_orig_n_198,
      \D1323_reg[8]\(6) => pix_matrix_orig_n_199,
      \D1323_reg[8]\(5) => pix_matrix_orig_n_200,
      \D1323_reg[8]\(4) => pix_matrix_orig_n_201,
      \D1323_reg[8]\(3) => pix_matrix_orig_n_202,
      \D1323_reg[8]\(2) => pix_matrix_orig_n_203,
      \D1323_reg[8]\(1) => pix_matrix_orig_n_204,
      \D1323_reg[8]\(0) => pix_matrix_orig_n_205,
      \D1525_reg[8]\(8) => pix_matrix_orig_n_215,
      \D1525_reg[8]\(7) => pix_matrix_orig_n_216,
      \D1525_reg[8]\(6) => pix_matrix_orig_n_217,
      \D1525_reg[8]\(5) => pix_matrix_orig_n_218,
      \D1525_reg[8]\(4) => pix_matrix_orig_n_219,
      \D1525_reg[8]\(3) => pix_matrix_orig_n_220,
      \D1525_reg[8]\(2) => pix_matrix_orig_n_221,
      \D1525_reg[8]\(1) => pix_matrix_orig_n_222,
      \D1525_reg[8]\(0) => pix_matrix_orig_n_223,
      \D2123_reg[8]\(8) => pix_matrix_orig_n_233,
      \D2123_reg[8]\(7) => pix_matrix_orig_n_234,
      \D2123_reg[8]\(6) => pix_matrix_orig_n_235,
      \D2123_reg[8]\(5) => pix_matrix_orig_n_236,
      \D2123_reg[8]\(4) => pix_matrix_orig_n_237,
      \D2123_reg[8]\(3) => pix_matrix_orig_n_238,
      \D2123_reg[8]\(2) => pix_matrix_orig_n_239,
      \D2123_reg[8]\(1) => pix_matrix_orig_n_240,
      \D2123_reg[8]\(0) => pix_matrix_orig_n_241,
      \D2325_reg[8]\(8) => pix_matrix_orig_n_242,
      \D2325_reg[8]\(7) => pix_matrix_orig_n_243,
      \D2325_reg[8]\(6) => pix_matrix_orig_n_244,
      \D2325_reg[8]\(5) => pix_matrix_orig_n_245,
      \D2325_reg[8]\(4) => pix_matrix_orig_n_246,
      \D2325_reg[8]\(3) => pix_matrix_orig_n_247,
      \D2325_reg[8]\(2) => pix_matrix_orig_n_248,
      \D2325_reg[8]\(1) => pix_matrix_orig_n_249,
      \D2325_reg[8]\(0) => pix_matrix_orig_n_250,
      E(0) => E(0),
      S(7) => pix_matrix_orig_n_121,
      S(6) => pix_matrix_orig_n_122,
      S(5) => pix_matrix_orig_n_123,
      S(4) => pix_matrix_orig_n_124,
      S(3) => pix_matrix_orig_n_125,
      S(2) => pix_matrix_orig_n_126,
      S(1) => pix_matrix_orig_n_127,
      S(0) => pix_matrix_orig_n_128,
      aclk => aclk,
      active_input_reg => \^ram_reg_bram_0\,
      \d1113_reg[7]\(7) => pix_matrix_orig_n_137,
      \d1113_reg[7]\(6) => pix_matrix_orig_n_138,
      \d1113_reg[7]\(5) => pix_matrix_orig_n_139,
      \d1113_reg[7]\(4) => pix_matrix_orig_n_140,
      \d1113_reg[7]\(3) => pix_matrix_orig_n_141,
      \d1113_reg[7]\(2) => pix_matrix_orig_n_142,
      \d1113_reg[7]\(1) => pix_matrix_orig_n_143,
      \d1113_reg[7]\(0) => pix_matrix_orig_n_144,
      \d1323_reg[7]\(7) => pix_matrix_orig_n_145,
      \d1323_reg[7]\(6) => pix_matrix_orig_n_146,
      \d1323_reg[7]\(5) => pix_matrix_orig_n_147,
      \d1323_reg[7]\(4) => pix_matrix_orig_n_148,
      \d1323_reg[7]\(3) => pix_matrix_orig_n_149,
      \d1323_reg[7]\(2) => pix_matrix_orig_n_150,
      \d1323_reg[7]\(1) => pix_matrix_orig_n_151,
      \d1323_reg[7]\(0) => pix_matrix_orig_n_152,
      \i_b_reg[7]\(7) => pix_matrix_orig_n_153,
      \i_b_reg[7]\(6) => pix_matrix_orig_n_154,
      \i_b_reg[7]\(5) => pix_matrix_orig_n_155,
      \i_b_reg[7]\(4) => pix_matrix_orig_n_156,
      \i_b_reg[7]\(3) => pix_matrix_orig_n_157,
      \i_b_reg[7]\(2) => pix_matrix_orig_n_158,
      \i_b_reg[7]\(1) => pix_matrix_orig_n_159,
      \i_b_reg[7]\(0) => pix_matrix_orig_n_160,
      intc_if(0) => intc_if(0),
      \needs_delay.shift_register_reg[2][0]\ => get_G_n_2,
      \needs_delay.shift_register_reg[2][1]\ => get_G_n_3,
      \needs_delay.shift_register_reg[2][2]\ => get_G_n_4,
      \needs_delay.shift_register_reg[2][3]\ => get_G_n_5,
      \needs_delay.shift_register_reg[2][4]\ => get_G_n_6,
      \needs_delay.shift_register_reg[2][5]\ => get_G_n_7,
      \needs_delay.shift_register_reg[2][6]\(6) => get_RB_at_G_n_0,
      \needs_delay.shift_register_reg[2][6]\(5) => get_RB_at_G_n_1,
      \needs_delay.shift_register_reg[2][6]\(4) => get_RB_at_G_n_2,
      \needs_delay.shift_register_reg[2][6]\(3) => get_RB_at_G_n_3,
      \needs_delay.shift_register_reg[2][6]\(2) => get_RB_at_G_n_4,
      \needs_delay.shift_register_reg[2][6]\(1) => get_RB_at_G_n_5,
      \needs_delay.shift_register_reg[2][6]\(0) => get_RB_at_G_n_6,
      \needs_delay.shift_register_reg[2][6]_0\ => get_G_n_8,
      \needs_delay.shift_register_reg[2][7]\ => get_G_n_9,
      \needs_delay.shift_register_reg[3][0]\ => get_G_n_31,
      \needs_delay.shift_register_reg[3][3]\(1 downto 0) => valid_ablr_d(3 downto 2),
      \rb_orig_a_d2_reg[0]\ => pix_matrix_orig_n_7,
      \rb_orig_a_d2_reg[1]\ => pix_matrix_orig_n_6,
      \rb_orig_a_d2_reg[2]\ => pix_matrix_orig_n_5,
      \rb_orig_a_d2_reg[3]\ => pix_matrix_orig_n_4,
      \rb_orig_a_d2_reg[4]\ => pix_matrix_orig_n_3,
      \rb_orig_a_d2_reg[5]\ => pix_matrix_orig_n_2,
      \rb_orig_a_d2_reg[6]\ => pix_matrix_orig_n_1,
      \rb_orig_a_d2_reg[7]\ => pix_matrix_orig_n_0,
      resetn_out => resetn_out,
      \time_control_regs[0]\(9 downto 0) => \time_control_regs[0]\(9 downto 0),
      wr_data(7 downto 0) => video_data_in_d(7 downto 0)
    );
\rb_at_g_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_rb_at_g_n_7,
      Q => rb_at_g_d1(0),
      R => '0'
    );
\rb_at_g_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_rb_at_g_n_6,
      Q => rb_at_g_d1(1),
      R => '0'
    );
\rb_at_g_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_rb_at_g_n_5,
      Q => rb_at_g_d1(2),
      R => '0'
    );
\rb_at_g_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_rb_at_g_n_4,
      Q => rb_at_g_d1(3),
      R => '0'
    );
\rb_at_g_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_rb_at_g_n_3,
      Q => rb_at_g_d1(4),
      R => '0'
    );
\rb_at_g_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_rb_at_g_n_2,
      Q => rb_at_g_d1(5),
      R => '0'
    );
\rb_at_g_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_rb_at_g_n_1,
      Q => rb_at_g_d1(6),
      R => '0'
    );
\rb_at_g_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_rb_at_g_n_0,
      Q => rb_at_g_d1(7),
      R => '0'
    );
\rb_at_g_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_at_g_d1(0),
      Q => p_1_in(8),
      R => '0'
    );
\rb_at_g_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_at_g_d1(1),
      Q => p_1_in(9),
      R => '0'
    );
\rb_at_g_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_at_g_d1(2),
      Q => p_1_in(10),
      R => '0'
    );
\rb_at_g_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_at_g_d1(3),
      Q => p_1_in(11),
      R => '0'
    );
\rb_at_g_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_at_g_d1(4),
      Q => p_1_in(12),
      R => '0'
    );
\rb_at_g_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_at_g_d1(5),
      Q => p_1_in(13),
      R => '0'
    );
\rb_at_g_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_at_g_d1(6),
      Q => p_1_in(14),
      R => '0'
    );
\rb_at_g_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_at_g_d1(7),
      Q => p_1_in(15),
      R => '0'
    );
\rb_at_g_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_1_in(8),
      Q => p_1_in(0),
      R => '0'
    );
\rb_at_g_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_1_in(9),
      Q => p_1_in(1),
      R => '0'
    );
\rb_at_g_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_1_in(10),
      Q => p_1_in(2),
      R => '0'
    );
\rb_at_g_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_1_in(11),
      Q => p_1_in(3),
      R => '0'
    );
\rb_at_g_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_1_in(12),
      Q => p_1_in(4),
      R => '0'
    );
\rb_at_g_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_1_in(13),
      Q => p_1_in(5),
      R => '0'
    );
\rb_at_g_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_1_in(14),
      Q => p_1_in(6),
      R => '0'
    );
\rb_at_g_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => p_1_in(15),
      Q => p_1_in(7),
      R => '0'
    );
\rb_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5AEDEDA5004848"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => rb_int_d3(0),
      I2 => \core_control_regs[0]\(0),
      I3 => rb_int_d2(0),
      I4 => row_outmux_reg(0),
      I5 => \rb_int_d1_reg_n_0_[0]\,
      O => \rb_int[0]_i_2_n_0\
    );
\rb_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5AEDEDA5004848"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => rb_int_d3(1),
      I2 => \core_control_regs[0]\(0),
      I3 => rb_int_d2(1),
      I4 => row_outmux_reg(0),
      I5 => \rb_int_d1_reg_n_0_[1]\,
      O => \rb_int[1]_i_2_n_0\
    );
\rb_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5AEDEDA5004848"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => rb_int_d3(2),
      I2 => \core_control_regs[0]\(0),
      I3 => rb_int_d2(2),
      I4 => row_outmux_reg(0),
      I5 => \rb_int_d1_reg_n_0_[2]\,
      O => \rb_int[2]_i_2_n_0\
    );
\rb_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5AEDEDA5004848"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => rb_int_d3(3),
      I2 => \core_control_regs[0]\(0),
      I3 => rb_int_d2(3),
      I4 => row_outmux_reg(0),
      I5 => \rb_int_d1_reg_n_0_[3]\,
      O => \rb_int[3]_i_2_n_0\
    );
\rb_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5AEDEDA5004848"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => rb_int_d3(4),
      I2 => \core_control_regs[0]\(0),
      I3 => rb_int_d2(4),
      I4 => row_outmux_reg(0),
      I5 => \rb_int_d1_reg_n_0_[4]\,
      O => \rb_int[4]_i_2_n_0\
    );
\rb_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5AEDEDA5004848"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => rb_int_d3(5),
      I2 => \core_control_regs[0]\(0),
      I3 => rb_int_d2(5),
      I4 => row_outmux_reg(0),
      I5 => \rb_int_d1_reg_n_0_[5]\,
      O => \rb_int[5]_i_2_n_0\
    );
\rb_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5AEDEDA5004848"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => rb_int_d3(6),
      I2 => \core_control_regs[0]\(0),
      I3 => rb_int_d2(6),
      I4 => row_outmux_reg(0),
      I5 => \rb_int_d1_reg_n_0_[6]\,
      O => \rb_int[6]_i_2_n_0\
    );
\rb_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5AEDEDA5004848"
    )
        port map (
      I0 => \core_control_regs[0]\(1),
      I1 => rb_int_d3(7),
      I2 => \core_control_regs[0]\(0),
      I3 => rb_int_d2(7),
      I4 => row_outmux_reg(0),
      I5 => \rb_int_d1_reg_n_0_[7]\,
      O => \rb_int[7]_i_2_n_0\
    );
\rb_int_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_intpol_n_7,
      Q => \rb_int_d1_reg_n_0_[0]\,
      R => '0'
    );
\rb_int_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_intpol_n_6,
      Q => \rb_int_d1_reg_n_0_[1]\,
      R => '0'
    );
\rb_int_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_intpol_n_5,
      Q => \rb_int_d1_reg_n_0_[2]\,
      R => '0'
    );
\rb_int_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_intpol_n_4,
      Q => \rb_int_d1_reg_n_0_[3]\,
      R => '0'
    );
\rb_int_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_intpol_n_3,
      Q => \rb_int_d1_reg_n_0_[4]\,
      R => '0'
    );
\rb_int_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_intpol_n_2,
      Q => \rb_int_d1_reg_n_0_[5]\,
      R => '0'
    );
\rb_int_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_intpol_n_1,
      Q => \rb_int_d1_reg_n_0_[6]\,
      R => '0'
    );
\rb_int_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => delay_match_rb_intpol_n_0,
      Q => \rb_int_d1_reg_n_0_[7]\,
      R => '0'
    );
\rb_int_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_int_d1_reg_n_0_[0]\,
      Q => rb_int_d2(0),
      R => '0'
    );
\rb_int_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_int_d1_reg_n_0_[1]\,
      Q => rb_int_d2(1),
      R => '0'
    );
\rb_int_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_int_d1_reg_n_0_[2]\,
      Q => rb_int_d2(2),
      R => '0'
    );
\rb_int_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_int_d1_reg_n_0_[3]\,
      Q => rb_int_d2(3),
      R => '0'
    );
\rb_int_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_int_d1_reg_n_0_[4]\,
      Q => rb_int_d2(4),
      R => '0'
    );
\rb_int_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_int_d1_reg_n_0_[5]\,
      Q => rb_int_d2(5),
      R => '0'
    );
\rb_int_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_int_d1_reg_n_0_[6]\,
      Q => rb_int_d2(6),
      R => '0'
    );
\rb_int_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => \rb_int_d1_reg_n_0_[7]\,
      Q => rb_int_d2(7),
      R => '0'
    );
\rb_int_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int_d2(0),
      Q => rb_int_d3(0),
      R => '0'
    );
\rb_int_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int_d2(1),
      Q => rb_int_d3(1),
      R => '0'
    );
\rb_int_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int_d2(2),
      Q => rb_int_d3(2),
      R => '0'
    );
\rb_int_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int_d2(3),
      Q => rb_int_d3(3),
      R => '0'
    );
\rb_int_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int_d2(4),
      Q => rb_int_d3(4),
      R => '0'
    );
\rb_int_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int_d2(5),
      Q => rb_int_d3(5),
      R => '0'
    );
\rb_int_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int_d2(6),
      Q => rb_int_d3(6),
      R => '0'
    );
\rb_int_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int_d2(7),
      Q => rb_int_d3(7),
      R => '0'
    );
\rb_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int(0),
      Q => \rb_int_reg_n_0_[0]\,
      R => '0'
    );
\rb_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int(1),
      Q => \rb_int_reg_n_0_[1]\,
      R => '0'
    );
\rb_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int(2),
      Q => \rb_int_reg_n_0_[2]\,
      R => '0'
    );
\rb_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int(3),
      Q => \rb_int_reg_n_0_[3]\,
      R => '0'
    );
\rb_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int(4),
      Q => \rb_int_reg_n_0_[4]\,
      R => '0'
    );
\rb_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int(5),
      Q => \rb_int_reg_n_0_[5]\,
      R => '0'
    );
\rb_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int(6),
      Q => \rb_int_reg_n_0_[6]\,
      R => '0'
    );
\rb_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => core_en_i_reg_0(0),
      D => rb_int(7),
      Q => \rb_int_reg_n_0_[7]\,
      R => '0'
    );
\row_g_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sync_del_G_n_5,
      Q => row_g_int_reg(0),
      R => '0'
    );
\row_outmux_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sync_del_Out_Mux_n_1,
      Q => row_outmux_reg(0),
      R => '0'
    );
sync_active_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \GenerateDoutWriteFirstB.t_qb_reg[9]\,
      Q => \^sync_out_reg\,
      R => '0'
    );
sync_del_G: entity work.design_1_v_cfa_0_0_timing_delay
     port map (
      CO(0) => active_g_int_reg_i_3_n_3,
      Q(0) => \col_g_int_reg__0__0\(9),
      SR(0) => sync_del_G_n_0,
      SS(0) => sync_del_G_n_2,
      aclk => aclk,
      active_g_int_reg => sync_del_G_n_3,
      active_g_int_reg_0 => active_g_int_reg_n_0,
      \active_to_G_delay_reg[11]_inv\(9) => \active_to_G_delay_reg[11]_inv_n_0\,
      \active_to_G_delay_reg[11]_inv\(8 downto 1) => active_to_G_delay(10 downto 3),
      \active_to_G_delay_reg[11]_inv\(0) => active_to_G_delay(1),
      addr_rd1 => addr_rd1,
      aresetn => \^sr\(0),
      \col_g_int_reg[0]\ => active_g_int_i_6_n_0,
      \col_g_int_reg[3]\ => active_g_int_i_4_n_0,
      \col_g_int_reg[6]\ => active_g_int_i_5_n_0,
      delay(0) => active_to_RB_G_delay(3),
      intc_if(0) => intc_if(0),
      line_len_changed => line_len_changed,
      resetn_out => resetn_out,
      row_g_int0 => row_g_int0,
      row_g_int_reg(0) => row_g_int_reg(0),
      row_g_int_reg_0_sp_1 => sync_del_G_n_5,
      sync_active_reg => \^sync_out_reg\,
      sync_out_reg_0 => \^sync_out_reg_0\,
      \total_cols_reg[9]\ => \^valid_ablr_reg[1]\,
      \total_cols_reg[9]_0\(0) => L(10)
    );
sync_del_Out_Mux: entity work.design_1_v_cfa_0_0_timing_delay_8
     port map (
      CO(0) => active_outmux_reg_i_2_n_3,
      Q(0) => \col_outmux_reg__0\(9),
      SS(0) => sync_del_Out_Mux_n_0,
      aclk => aclk,
      activate_outmux_reg => sync_del_Out_Mux_n_2,
      activate_outmux_reg_0 => activate_outmux_reg_n_0,
      active_outmux => \^active_outmux\,
      active_outmux_reg => sync_del_Out_Mux_n_3,
      \active_to_OutMux_delay_reg[11]_inv\(0) => \active_to_OutMux_delay_reg[11]_inv_n_0\,
      aresetn => \^sr\(0),
      \col_outmux_reg[0]\ => active_outmux_i_16_n_0,
      \col_outmux_reg[3]\ => active_outmux_i_14_n_0,
      \col_outmux_reg[6]\ => active_outmux_i_15_n_0,
      delay(9 downto 1) => active_to_OutMux_delay(10 downto 2),
      delay(0) => active_to_OutMux_delay(0),
      intc_if(0) => intc_if(0),
      resetn_out => resetn_out,
      row_outmux_reg(0) => row_outmux_reg(0),
      row_outmux_reg_0_sp_1 => sync_del_Out_Mux_n_1,
      sync_active_reg => \^sync_out_reg\,
      \total_cols_reg[9]\(0) => L(10)
    );
sync_del_RB_at_BR: entity work.design_1_v_cfa_0_0_timing_delay_9
     port map (
      Q(10) => \active_to_RB_BR_delay_reg[11]_inv_n_0\,
      Q(9 downto 0) => active_to_RB_BR_delay(10 downto 1),
      SS(0) => sync_del_RB_at_BR_n_0,
      aclk => aclk,
      aresetn => \^sr\(0),
      intc_if(0) => intc_if(0),
      resetn_out => resetn_out,
      sync_active_reg => \^sync_out_reg\,
      sync_active_to_RB_at_BR => sync_active_to_RB_at_BR
    );
sync_del_RB_at_G: entity work.design_1_v_cfa_0_0_timing_delay_10
     port map (
      Q(0) => \active_to_RB_G_delay_reg[11]_inv_n_0\,
      SS(0) => sync_del_RB_at_G_n_0,
      aclk => aclk,
      aresetn => \^sr\(0),
      delay(9 downto 2) => active_to_RB_G_delay(10 downto 3),
      delay(1) => active_to_OutMux_delay(2),
      delay(0) => active_to_RB_G_delay(1),
      intc_if(0) => intc_if(0),
      resetn_out => resetn_out,
      sync_active_reg => \^sync_out_reg\,
      sync_active_to_RB_at_G => sync_active_to_RB_at_G
    );
\total_cols[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      O => plusOp(6)
    );
\total_cols[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \time_control_regs[0]\(7),
      O => plusOp(7)
    );
\total_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \time_control_regs[0]\(6),
      I1 => \time_control_regs[0]\(7),
      I2 => \time_control_regs[0]\(8),
      O => plusOp(8)
    );
\total_cols[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \time_control_regs[0]\(7),
      I1 => \time_control_regs[0]\(6),
      I2 => \time_control_regs[0]\(8),
      I3 => \time_control_regs[0]\(9),
      O => plusOp(9)
    );
\total_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \time_control_regs[0]\(0),
      Q => L(1),
      R => '0'
    );
\total_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \time_control_regs[0]\(1),
      Q => L(2),
      R => '0'
    );
\total_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \time_control_regs[0]\(2),
      Q => L(3),
      R => '0'
    );
\total_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \time_control_regs[0]\(3),
      Q => L(4),
      R => '0'
    );
\total_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \time_control_regs[0]\(4),
      Q => L(5),
      R => '0'
    );
\total_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \time_control_regs[0]\(5),
      Q => L(6),
      R => '0'
    );
\total_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(6),
      Q => L(7),
      R => '0'
    );
\total_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(7),
      Q => L(8),
      R => '0'
    );
\total_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(8),
      Q => L(9),
      R => '0'
    );
\total_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => plusOp(9),
      Q => L(10),
      R => '0'
    );
\video_data_out_p[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \col_outmux_reg__1\(0),
      I1 => row_outmux_reg(0),
      I2 => \core_control_regs[0]\(0),
      I3 => \core_control_regs[0]\(1),
      O => video_data_out_p12_out
    );
\video_data_out_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(0),
      Q => \video_data_out_p_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(10),
      Q => \video_data_out_p_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(11),
      Q => \video_data_out_p_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(12),
      Q => \video_data_out_p_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(13),
      Q => \video_data_out_p_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(14),
      Q => \video_data_out_p_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(15),
      Q => \video_data_out_p_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(16),
      Q => \video_data_out_p_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(17),
      Q => \video_data_out_p_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(18),
      Q => \video_data_out_p_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(19),
      Q => \video_data_out_p_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(1),
      Q => \video_data_out_p_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(20),
      Q => \video_data_out_p_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(21),
      Q => \video_data_out_p_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(22),
      Q => \video_data_out_p_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(23),
      Q => \video_data_out_p_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(2),
      Q => \video_data_out_p_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(3),
      Q => \video_data_out_p_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(4),
      Q => \video_data_out_p_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(5),
      Q => \video_data_out_p_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(6),
      Q => \video_data_out_p_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(7),
      Q => \video_data_out_p_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(8),
      Q => \video_data_out_p_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\video_data_out_p_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => active_outmux_reg_0(0),
      D => p_6_out(9),
      Q => \video_data_out_p_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\video_data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[0]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(0),
      R => \^sr\(0)
    );
\video_data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[10]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(10),
      R => \^sr\(0)
    );
\video_data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[11]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(11),
      R => \^sr\(0)
    );
\video_data_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[12]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(12),
      R => \^sr\(0)
    );
\video_data_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[13]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(13),
      R => \^sr\(0)
    );
\video_data_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[14]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(14),
      R => \^sr\(0)
    );
\video_data_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[15]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(15),
      R => \^sr\(0)
    );
\video_data_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[16]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(16),
      R => \^sr\(0)
    );
\video_data_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[17]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(17),
      R => \^sr\(0)
    );
\video_data_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[18]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(18),
      R => \^sr\(0)
    );
\video_data_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[19]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(19),
      R => \^sr\(0)
    );
\video_data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[1]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(1),
      R => \^sr\(0)
    );
\video_data_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[20]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(20),
      R => \^sr\(0)
    );
\video_data_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[21]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(21),
      R => \^sr\(0)
    );
\video_data_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[22]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(22),
      R => \^sr\(0)
    );
\video_data_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[23]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(23),
      R => \^sr\(0)
    );
\video_data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[2]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(2),
      R => \^sr\(0)
    );
\video_data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[3]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(3),
      R => \^sr\(0)
    );
\video_data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[4]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(4),
      R => \^sr\(0)
    );
\video_data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[5]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(5),
      R => \^sr\(0)
    );
\video_data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[6]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(6),
      R => \^sr\(0)
    );
\video_data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[7]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(7),
      R => \^sr\(0)
    );
\video_data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[8]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(8),
      R => \^sr\(0)
    );
\video_data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => intc_if(0),
      D => \video_data_out_p_reg_n_0_[9]\,
      Q => \GenerateDoutWriteFirstB.t_qb_reg[15]\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_cfa_core is
  port (
    valid_d : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce_rb_pix_mat : out STD_LOGIC;
    green_g_pix_mat : out STD_LOGIC;
    sclr : out STD_LOGIC;
    active_video_prev : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC;
    sync_out_reg : out STD_LOGIC;
    sync_active_to_G : out STD_LOGIC;
    eqOp : out STD_LOGIC;
    eqOp_0 : out STD_LOGIC;
    row_g_int0 : out STD_LOGIC;
    \muxed_br_b_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    active_outmux : out STD_LOGIC;
    \GenerateDoutWriteFirstB.t_qb_reg[15]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    intc_if : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    g_select_ce : in STD_LOGIC;
    rb_select_ce : in STD_LOGIC;
    active_video : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \GenerateDoutWriteFirstB.t_qb_reg[9]\ : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    active_video_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[27][1]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_en_i_reg_4 : in STD_LOGIC;
    \GenerateDoutWriteFirstB.t_qb_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    active_outmux_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    we : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \needs_delay.shift_register_reg[17][0]__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_cfa_core : entity is "cfa_core";
end design_1_v_cfa_0_0_cfa_core;

architecture STRUCTURE of design_1_v_cfa_0_0_cfa_core is
  signal \line_len_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \var_min_cols[9]_i_3_n_0\ : STD_LOGIC;
begin
\line_len_1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \time_control_regs[0]\(4),
      I1 => \time_control_regs[0]\(2),
      I2 => \time_control_regs[0]\(0),
      I3 => \time_control_regs[0]\(1),
      I4 => \time_control_regs[0]\(3),
      I5 => \time_control_regs[0]\(5),
      O => \line_len_1[9]_i_2_n_0\
    );
var_min_cfa_instance: entity work.design_1_v_cfa_0_0_var_min_cfa
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \GenerateDoutWriteFirstB.t_qb_reg[15]\(23 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[15]\(23 downto 0),
      \GenerateDoutWriteFirstB.t_qb_reg[7]\(7 downto 0) => \GenerateDoutWriteFirstB.t_qb_reg[7]\(7 downto 0),
      \GenerateDoutWriteFirstB.t_qb_reg[9]\ => \GenerateDoutWriteFirstB.t_qb_reg[9]\,
      Q(0) => Q(0),
      SR(0) => sclr,
      SS(0) => SS(0),
      aclk => aclk,
      active_outmux => active_outmux,
      active_outmux_reg_0(0) => active_outmux_reg(0),
      active_video => active_video,
      active_video_i_reg => active_video_i_reg,
      active_video_prev => active_video_prev,
      \addr_rd_reg[9]\ => ce_rb_pix_mat,
      \addr_rd_reg[9]_0\ => green_g_pix_mat,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      core_en_i_reg(0) => core_en_i_reg(0),
      core_en_i_reg_0(0) => core_en_i_reg_0(0),
      core_en_i_reg_1(0) => core_en_i_reg_1(0),
      core_en_i_reg_2(0) => core_en_i_reg_2(0),
      core_en_i_reg_3(0) => core_en_i_reg_3(0),
      core_en_i_reg_4 => core_en_i_reg_4,
      eqOp_0 => eqOp_0,
      g_select_ce => g_select_ce,
      intc_if(0) => intc_if(0),
      \line_len_1[9]_i_2\ => \line_len_1[9]_i_2_n_0\,
      \muxed_br_b_reg[7]\ => \muxed_br_b_reg[7]\,
      \needs_delay.shift_register_reg[17][0]__0\ => \needs_delay.shift_register_reg[17][0]__0\,
      \needs_delay.shift_register_reg[27][1]__0\(0) => \needs_delay.shift_register_reg[27][1]__0\(0),
      ram_reg_bram_0 => ram_reg_bram_0,
      \raw_reg[10]\(0) => SR(0),
      rb_select_ce => rb_select_ce,
      resetn_out => resetn_out,
      row_g_int0 => row_g_int0,
      sync_out_reg => sync_out_reg,
      sync_out_reg_0 => sync_active_to_G,
      sync_out_reg_1(0) => sync_out_reg_0(0),
      \time_control_regs[0]\(22 downto 0) => \time_control_regs[0]\(22 downto 0),
      \valid_ablr_reg[1]\ => eqOp,
      valid_d(0) => valid_d(0),
      \var_min_cols[9]_i_3\ => \var_min_cols[9]_i_3_n_0\,
      we => we
    );
\var_min_cols[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \time_control_regs[0]\(5),
      I1 => \time_control_regs[0]\(3),
      I2 => \time_control_regs[0]\(1),
      I3 => \time_control_regs[0]\(2),
      I4 => \time_control_regs[0]\(4),
      I5 => \time_control_regs[0]\(6),
      O => \var_min_cols[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0_cfa_top is
  port (
    s_axis_video_tready : out STD_LOGIC;
    intc_if : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    reg_update : out STD_LOGIC;
    m_axis_video_tvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    resetn_out : in STD_LOGIC;
    \time_control_regs[0]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    aclken : in STD_LOGIC;
    \genr_control_regs[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_tready : in STD_LOGIC;
    da : in STD_LOGIC_VECTOR ( 9 downto 0 );
    core_d_out : in STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    \core_control_regs[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_cfa_0_0_cfa_top : entity is "cfa_top";
end design_1_v_cfa_0_0_cfa_top;

architecture STRUCTURE of design_1_v_cfa_0_0_cfa_top is
  signal \UOSD_AXIS_SYNC_FIFO/wen\ : STD_LOGIC;
  signal active_delay_i : STD_LOGIC;
  signal active_video : STD_LOGIC;
  signal axi_control_n_15 : STD_LOGIC;
  signal axi_control_n_16 : STD_LOGIC;
  signal axi_control_n_17 : STD_LOGIC;
  signal axi_control_n_18 : STD_LOGIC;
  signal axi_control_n_19 : STD_LOGIC;
  signal axi_control_n_20 : STD_LOGIC;
  signal axi_control_n_24 : STD_LOGIC;
  signal axi_control_n_25 : STD_LOGIC;
  signal axi_control_n_26 : STD_LOGIC;
  signal axi_control_n_38 : STD_LOGIC;
  signal axi_in_fifo_n_2 : STD_LOGIC;
  signal axi_in_fifo_n_3 : STD_LOGIC;
  signal axi_in_fifo_n_4 : STD_LOGIC;
  signal axi_in_fifo_n_5 : STD_LOGIC;
  signal axi_out_fifo_n_0 : STD_LOGIC;
  signal axi_out_fifo_n_1 : STD_LOGIC;
  signal axi_out_fifo_n_2 : STD_LOGIC;
  signal col_cnt : STD_LOGIC;
  signal fifo_wr_i : STD_LOGIC;
  signal in_fifo_reset : STD_LOGIC;
  signal \^intc_if\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal intcore_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal intcore_n_11 : STD_LOGIC;
  signal intcore_n_5 : STD_LOGIC;
  signal intcore_n_6 : STD_LOGIC;
  signal leqOp21_in : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal master_en : STD_LOGIC;
  signal out_fifo_eol : STD_LOGIC;
  signal out_fifo_sof : STD_LOGIC;
  signal sclr : STD_LOGIC;
  signal \var_min_cfa_instance/active_outmux\ : STD_LOGIC;
  signal \var_min_cfa_instance/active_video_prev\ : STD_LOGIC;
  signal \var_min_cfa_instance/ce_g_pix_mat\ : STD_LOGIC;
  signal \var_min_cfa_instance/ce_rb_pix_mat\ : STD_LOGIC;
  signal \var_min_cfa_instance/en_RB_pix_mat\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_G/G130\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_G/eqOp\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_G/max_cols\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_G/row\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_G/valid_d\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \var_min_cfa_instance/get_RB_at_BR/eqOp\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_RB_at_BR/row\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_RB_at_G/g_select_ce\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_RB_at_G/get_RB/p_0_in\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_RB_at_G/rb_orig_a_d2\ : STD_LOGIC;
  signal \var_min_cfa_instance/get_RB_at_G/rb_select_ce\ : STD_LOGIC;
  signal \var_min_cfa_instance/green_g_pix_mat\ : STD_LOGIC;
  signal \var_min_cfa_instance/pix_matrix_orig/addr_rd\ : STD_LOGIC;
  signal \var_min_cfa_instance/rb_g_corr\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \var_min_cfa_instance/row_g_int0\ : STD_LOGIC;
  signal \var_min_cfa_instance/sync_active_to_G\ : STD_LOGIC;
  signal \var_min_cfa_instance/video_data_out_p\ : STD_LOGIC;
  signal vid_data_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vid_empty : STD_LOGIC;
  signal vid_eol_in : STD_LOGIC;
  signal vid_sof_in : STD_LOGIC;
begin
  intc_if(8 downto 0) <= \^intc_if\(8 downto 0);
axi_control: entity work.design_1_v_cfa_0_0_axi4s_control
     port map (
      CO(0) => leqOp21_in,
      D(0) => \var_min_cfa_instance/rb_g_corr\(1),
      E(0) => axi_control_n_15,
      \G13_reg[7]\(0) => \var_min_cfa_instance/get_G/G130\,
      \GenerateDoutWriteFirstB.t_qb_reg[8]\ => axi_in_fifo_n_5,
      Q(0) => \var_min_cfa_instance/get_RB_at_G/get_RB/p_0_in\,
      SR(0) => axi_control_n_20,
      SS(0) => axi_control_n_17,
      aclk => aclk,
      aclken => aclken,
      aclken_0 => axi_in_fifo_n_4,
      active_delay_i => active_delay_i,
      active_input_reg => axi_control_n_38,
      active_input_reg_0 => intcore_n_5,
      active_outmux => \var_min_cfa_instance/active_outmux\,
      active_video => active_video,
      active_video_prev => \var_min_cfa_instance/active_video_prev\,
      \addr_rd_reg[9]\(0) => \var_min_cfa_instance/pix_matrix_orig/addr_rd\,
      ce_rb_pix_mat => \var_min_cfa_instance/ce_rb_pix_mat\,
      col_cnt => col_cnt,
      \col_cnt_reg[12]_0\(0) => ltOp,
      \col_cnt_reg[12]_1\ => axi_control_n_25,
      core_d_out => core_d_out,
      da(1) => out_fifo_sof,
      da(0) => out_fifo_eol,
      \enable_reg[0]\(0) => axi_control_n_16,
      eqOp => \var_min_cfa_instance/get_G/eqOp\,
      eqOp_0 => \var_min_cfa_instance/get_RB_at_BR/eqOp\,
      fifo_rd_i_reg_0 => axi_control_n_26,
      fifo_wr_i => fifo_wr_i,
      full_int_reg => axi_out_fifo_n_0,
      g_select_ce => \var_min_cfa_instance/get_RB_at_G/g_select_ce\,
      \genr_control_regs[0]\(1) => \genr_control_regs[0]\(2),
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      green_g_pix_mat => \var_min_cfa_instance/green_g_pix_mat\,
      in_fifo_reset => in_fifo_reset,
      in_fifo_reset_reg_0 => axi_control_n_24,
      intc_if(8 downto 0) => \^intc_if\(8 downto 0),
      master_en => master_en,
      \q_reg[0]\ => axi_control_n_18,
      ram_reg_bram_0 => \var_min_cfa_instance/ce_g_pix_mat\,
      \rb_orig_a_d2_reg[7]\(0) => \var_min_cfa_instance/get_RB_at_G/rb_orig_a_d2\,
      rb_select_ce => \var_min_cfa_instance/get_RB_at_G/rb_select_ce\,
      resetn_out => resetn_out,
      row_g_int0 => \var_min_cfa_instance/row_g_int0\,
      \row_reg[0]\ => intcore_n_11,
      \row_reg[12]\(0) => \var_min_cfa_instance/get_G/row\,
      \row_reg[12]_0\(0) => \var_min_cfa_instance/get_RB_at_BR/row\,
      sclr => sclr,
      sync_active_reg => axi_control_n_19,
      sync_active_reg_0 => intcore_n_6,
      sync_active_to_G => \var_min_cfa_instance/sync_active_to_G\,
      t_qb(1) => vid_sof_in,
      t_qb(0) => vid_eol_in,
      \time_control_regs[0]\(25 downto 0) => \time_control_regs[0]\(25 downto 0),
      valid_d(0) => \var_min_cfa_instance/get_G/valid_d\(1),
      \var_min_cols_reg[9]\(0) => \var_min_cfa_instance/get_G/max_cols\,
      vid_empty => vid_empty,
      \video_data_out_p_reg[0]\(0) => \var_min_cfa_instance/video_data_out_p\,
      we => \var_min_cfa_instance/en_RB_pix_mat\,
      wen => \UOSD_AXIS_SYNC_FIFO/wen\,
      \word_count_reg[2]\ => axi_in_fifo_n_2,
      \write_ptr_int_reg[2]\ => axi_out_fifo_n_1,
      \write_ptr_int_reg[2]_0\ => axi_out_fifo_n_2
    );
axi_in_fifo: entity work.design_1_v_cfa_0_0_axis_input_buffer
     port map (
      Q(9) => vid_sof_in,
      Q(8) => vid_eol_in,
      Q(7 downto 0) => vid_data_in(7 downto 0),
      aclk => aclk,
      aclken => aclken,
      \col_cnt_reg[12]\ => axi_in_fifo_n_3,
      da(9 downto 0) => da(9 downto 0),
      empty_match_reg => axi_in_fifo_n_2,
      eol_late_i_reg => axi_in_fifo_n_5,
      fifo_rd_i_reg => axi_control_n_24,
      \genr_control_regs[0]\(1 downto 0) => \genr_control_regs[0]\(1 downto 0),
      in_fifo_reset => in_fifo_reset,
      master_en => master_en,
      reg_update => reg_update,
      resetn_out => resetn_out,
      s_axis_video_tready => s_axis_video_tready,
      s_axis_video_tvalid => s_axis_video_tvalid,
      sclr => sclr,
      vid_empty => vid_empty,
      \word_count_reg[4]\ => axi_in_fifo_n_4
    );
axi_out_fifo: entity work.design_1_v_cfa_0_0_axis_output_buffer
     port map (
      CO(0) => leqOp21_in,
      O52(25 downto 0) => O52(25 downto 0),
      aclk => aclk,
      aclken => aclken,
      aclken_0 => axi_in_fifo_n_4,
      active_delay_i => active_delay_i,
      col_cnt => col_cnt,
      \col_cnt_reg[7]\(0) => ltOp,
      core_d_out => core_d_out,
      da(25) => out_fifo_sof,
      da(24) => out_fifo_eol,
      da(23 downto 0) => intcore_data_out(23 downto 0),
      empty_match_reg => axi_control_n_25,
      empty_match_reg_0 => axi_in_fifo_n_3,
      fifo_rd_i_reg => axi_out_fifo_n_2,
      fifo_wr_i => fifo_wr_i,
      \genr_control_regs[0]\(0) => \genr_control_regs[0]\(0),
      intc_if(0) => \^intc_if\(6),
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tvalid => m_axis_video_tvalid,
      pixel_cnt_tc_reg => axi_out_fifo_n_1,
      resetn_out => resetn_out,
      \row_cnt_reg[12]\ => axi_control_n_26,
      sclr => sclr,
      wen => \UOSD_AXIS_SYNC_FIFO/wen\,
      \write_ptr_int_reg[0]\ => axi_out_fifo_n_0
    );
intcore: entity work.design_1_v_cfa_0_0_cfa_core
     port map (
      D(0) => \var_min_cfa_instance/rb_g_corr\(1),
      E(0) => \var_min_cfa_instance/pix_matrix_orig/addr_rd\,
      \GenerateDoutWriteFirstB.t_qb_reg[15]\(23 downto 0) => intcore_data_out(23 downto 0),
      \GenerateDoutWriteFirstB.t_qb_reg[7]\(7 downto 0) => vid_data_in(7 downto 0),
      \GenerateDoutWriteFirstB.t_qb_reg[9]\ => axi_control_n_19,
      Q(0) => \var_min_cfa_instance/get_RB_at_G/get_RB/p_0_in\,
      SR(0) => axi_control_n_20,
      SS(0) => axi_control_n_17,
      aclk => aclk,
      active_outmux => \var_min_cfa_instance/active_outmux\,
      active_outmux_reg(0) => \var_min_cfa_instance/video_data_out_p\,
      active_video => active_video,
      active_video_i_reg => axi_control_n_38,
      active_video_prev => \var_min_cfa_instance/active_video_prev\,
      ce_rb_pix_mat => \var_min_cfa_instance/ce_rb_pix_mat\,
      \core_control_regs[0]\(1 downto 0) => \core_control_regs[0]\(1 downto 0),
      core_en_i_reg(0) => \var_min_cfa_instance/get_G/row\,
      core_en_i_reg_0(0) => axi_control_n_16,
      core_en_i_reg_1(0) => \var_min_cfa_instance/get_RB_at_BR/row\,
      core_en_i_reg_2(0) => axi_control_n_15,
      core_en_i_reg_3(0) => \var_min_cfa_instance/get_RB_at_G/rb_orig_a_d2\,
      core_en_i_reg_4 => axi_control_n_18,
      eqOp => \var_min_cfa_instance/get_G/eqOp\,
      eqOp_0 => \var_min_cfa_instance/get_RB_at_BR/eqOp\,
      g_select_ce => \var_min_cfa_instance/get_RB_at_G/g_select_ce\,
      green_g_pix_mat => \var_min_cfa_instance/green_g_pix_mat\,
      intc_if(0) => \^intc_if\(0),
      \muxed_br_b_reg[7]\ => intcore_n_11,
      \needs_delay.shift_register_reg[17][0]__0\ => \var_min_cfa_instance/en_RB_pix_mat\,
      \needs_delay.shift_register_reg[27][1]__0\(0) => \var_min_cfa_instance/get_G/G130\,
      ram_reg_bram_0 => intcore_n_5,
      rb_select_ce => \var_min_cfa_instance/get_RB_at_G/rb_select_ce\,
      resetn_out => resetn_out,
      row_g_int0 => \var_min_cfa_instance/row_g_int0\,
      sclr => sclr,
      sync_active_to_G => \var_min_cfa_instance/sync_active_to_G\,
      sync_out_reg => intcore_n_6,
      sync_out_reg_0(0) => \var_min_cfa_instance/get_G/max_cols\,
      \time_control_regs[0]\(22 downto 10) => \time_control_regs[0]\(25 downto 13),
      \time_control_regs[0]\(9 downto 0) => \time_control_regs[0]\(9 downto 0),
      valid_d(0) => \var_min_cfa_instance/get_G/valid_d\(1),
      we => \var_min_cfa_instance/ce_g_pix_mat\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
dJY2AJl5ur/uS9YaRBOnvY2dgJVYAWa+RgAEJgOr1f6K+HMjAzxYUCx/qoT+CtXK8648JxDfX3BA
sVqOg8ZyyA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BWAHfOey1ztKlD4Bh9YL807mKFhPVws3WIWncxQUrG5Fu8jAuXAk1CZelHpjXVhuZFh4iGHIAqf0
ym0lNX2/cjRMu2IqfGwRpY6oWEf/L8E0gQZqFG0TkgUaeCvX2RBfOvD7FLBJUB2AHvrJaHou70dW
KWIzHsXBtiRPqL7gyEg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jgIUJozRvr6FXgFV1hmq6TPg4puZkScqm9E/bbOtE22Aatn2n2saHbOaboVQNxH9WXeteNBBfO42
2cjHDfhwXPnxrdWckMY215wPD9eFWapPhK5vsbQq9wiS4F6SZjyGB+CmRIlEihlg6e7xT3G1Lrt3
51N5rLv1t/GKb5wBJAyCyujlOCa3gwVDgK856PuxBAF43Z8Rn7i7hb53kn+gecSS1j9p4Qw69RH9
8FS5Nz0vjooOQUJnu4pEOcG82RGrg+H1sxuTMbqabDP4k+QIxsd9KeQUowsKgiRq+6YGwIvdKmIf
84qCPKfNWIDayBVbBAZPVxJLgyNOkPybz7UtfQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tz5AdFIzaDymzwUAPALVc+4L7Q+LMTnI+B5KAI45tI7eQS1wfTDFfs35UDr9bkvA0XSrYUnsg2E/
2ixieJq8meKXgB9S/lc+Lhhkx5/BCEtEGFjMC18QM8iedpqFgulqapHItAxv5GuCkX9BiIWEHC6b
8x0MN9bPW35/Ejx5/XLolA8F7dLe+5iCl7C+M/S6FjO7yrfrbRnsYTYxzLl6ddjz+KG/VXn6fysu
9mnH7FcPsBDwEDnMXrBC4vBoIwM+e+xzTEQpBRsgQo+Wxe++RvHNJzD7lJL8ZOgyjxqMY4/h3He7
gaMYMybODsuDHUPYcqtbJyT1Gjo5Fpkd19pouQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dq7mf0ehCob372tCeosxKnoe8aOWsqeM0KFrPJL2Pqr+pVy8gdkyf5oR0q3rHmDu42Lf5QauTGrI
DiOrUTTZhhuErglpPStir1WcV/bPKKbNWCld4KEVRABhUGkUWbLGzg+LsmFpkEpgnFMnUb00YByP
WyLV9Z+vjljPiWji07G26pWOqVjh3wpDGj2mOBmv9qUA8H7pLwRZI0U3PSwPJsvddi172LbNfmjY
bl0d1FSufwk0nOrXEC92NEHkuyRkjDjN296n/mLLdGYjCPaPPqchlohx1oRLaC9u8zpkTowqzRgf
IzK8qx+W8UU3iSFHRh4swmkoeJNdPZ/gWKATqg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FTeTnjUyMFCDl2Q2GUf7kZYxePtHpLtg8P3y12CN3rWqbO3v7qBNDKPgQ5SMASH3I6FWmxSNDFAo
ByzY04647eGDk4wVo7xyxo+eLMoc5tX68lADFSt/DDE+sedgD04188UL3KECGsZMh2ZytazONFA1
hnf39BdYWRdheMqVf/4=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IBM7rdA814z1BgyA3+f6cpd+7GvLKP0kOPd0UO3yxG67kkS/AJsERacobsqh6RRUzgDSjKGFc6J7
cv4hWsFiwUGL8LrYp0KHLoux+dqmcwP0ct83RV1BPvTI+rxkJpgiBQdb09VhHwE8rWW6yXURQLjg
Kr7CEaeg5UJOtoFQAbft+ZJ0NZ0/HNwDJKqLGgA7nXEF/s1Z3DJP8IVa57H3JIbEMhK7h5wOftLT
dOQgU3vaUh4CuMPlP/27qy2J/Urba4LJKj6LmvTczigL47ceeozMPFmao9YCbnoPNgRdXJ+KqtJG
Ev6kGxEH/6DJhWeI6ZL6qVd3vcPwOhOvQIiftA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16064)
`protect data_block
MxuYZDIlOpNdX3wuAFR/erpvPzexnR3sHLT4fHbY8iHPml+lF0FKOKrWTk4HK7vOFv6/bC3juzFY
wg0FwifmS3ErnwOWmKSl2eshC0yqapYPU5hAY1UcU4Gi/hCPGcWAh9NW1S5leNMV/1QmPH9m3mud
klUdO9UBLVJbPSPbBzxrnematiz8IFS2nvw8EK3edylwHNWBekI14LXXSR2SD4sM7YhX/woBLNj0
VpbjIRkaYQojkbfVzeVvRrWdigAY7VtODuAoXXRbtjlCXsvM4wWbVSMdgc/SLaoqTnA+CH5sP4TO
rGOvAXNgjhepyqMZQ9vaA/kOLKxt6/PCpJSFtq852ji9wZeTG/Ny3SFTS5XS0cr1XQOq6GOMlMCo
DllVbzY/OpJXywdwPNLQ9vrsAKTe4rkMZc6bccv/acUu+WaJ7TVKZEY4bSWOdKCcelgpDWtZvfsK
AEy6Ln5hSlEm+QxF8uEJLHhRFoBx2/ATlZ5dTEZvcWXxF0UqMzcCTto+enB2iC77I7FE4z71h4nl
8f0qO4swpOK/yoBDlTnPZ9C/l+IU/Ft3GlyL9uQQiUnxeXvDgcrA2flB2IYIek4nE79aDldKwGqi
n6LfxYpAyRkUGvBfJquavuKfy3bIOCuqApY/IvnE3xegkU+e9oExazNlZf1XFXpN29mvw0lSx3/T
CizVIijdGBBheG/1r+DhawfNXj/ZrG6A97gqU4kd4DdKbiXvcir0PAGHiFsUnWOQCE2HABvGoUrI
H0lT9zaZIRMM2yei2JDEWyrTd27pqE6mkkG2KPX+PtyCgy/VCLeFwOlnXh8/kam7EemQANo2GWdT
gXlRiZKoU7rnZGyO8hGaQGq9WRVzLd0VQt59Cz6jjmn3Cxk+RiWy1kMT5zrrWyHi03PXEGZwzFul
MP10yFlNau2rGthYSZIAYijwZT4sQWmDdT10jOYMzCEZ2Dt2DsYoCA6K5qt7c9fj3lJcGGm1Sydu
aryYunjItTcvQWEwwLTchhvPPd0Y2666OEPGIxWchWwC9sy+LyQFIE1qmtNoSx9HOYRHpZNct8N0
+p7xGL2RIzGKVRxUL924O1tStVfjzYtoaj82bOd1OT0YO67lMIze1pwk0/kn1ei6xKIu3QzPdWT+
ps4ZtgsH6hkZ/y7V0uCw3IToO7lB8PcW7emcZaM/0/RIiIxi9aWqCgRpw38DhKwWR9lZWkM7O76V
H9LjLzvoh7jHe9dyr7f5fEEnnOKngghja8RWKgsBoRN/qlht4SuIpmRQIwqCJytzSJs44KwpPYfN
K3iBQMTkMppA9NLLRSHia6zGs6Ql8hSA/Obe57fBHzJ5wfgHJk8ggzy4SspaQQGhHsceEogJodFy
LZHByqMbx7uV/aTj/VGOqTCSb2eYr3k7Jp1bpXr94VedwkH/g/4O1oVFfm3KoY36aSrW8JM8Mvns
muWOPsz2S/nHImtnptXRFGFDQuQZooLTN/amhD3JoDhh8SxadbCUQrUVcGvwjSC0GQy9+ieS+6W3
Frrk5N7cgioTW29v4M3DnpFd0W3oX8gP6nxXe/TlSZAtLCsTRC2ZGRDgWafxWOabEUmKUj0Pz3Id
p/eO06nnlrz7wJWecPSWlMXHHzjMDzAjTGzdLdcX51cqqpY74ahfKzTrLfeb2P5EHzp7Y8lrFe0l
ywxDklfCpLkM3OGZerDcaJ3wDO938esBLJm3eqDAt5vZDULR25K9U2168KObZYX8q5VEgSumkyXw
arbZjlU2MydD1winqHZ70JUkmJFfTUCDi/chK1Kb3KMcR5G6fp7CH/aaeYK7B34QLCno+tZNLw1L
AqLv004gck/pYQUDrw8pB/MKGO1TS4B0/dyOgioGT7+9igTgRtJ50Ep2qiRRwZ08PUp8Yjsz0ht2
W5mCwx49s//8aZYo8nwYOEyREtnzJ82ndWiYnnUbFX5VIiz1hQyUSCclvPiIlPh3Psa8bU1MFdP6
PIXAtkt0eXx6HdaISXhrAHdHmRnO3qor1sU0w5k0OiokVXXRUhnMH4k92b1naH0ULLzLs/qXwYus
Tcwk6pOWtO6mpyVn0aaUCeae9nKFLUTrbu9DU/mxcGZMdIRQcC/yjLOn2l9ckH+v7K0l7d48pZfU
huPR7jFxMOl0joLjV+n9FPsTyak8hpdYewf8izzs9dAHYJ6O/ER6qHnju2FhDb7RY7VoUXZqUdbw
Nw51ynVjJq/dwmf9jVNFyPgGExb9xpG9bXegUSxVaDS8ArKMnexOnXhI9p0mcmeup2Qm+dmDGLph
jGXHRuPuI9c5wT7Ie8VZI+D5NzErf9ZBELnLD3v/OzVWxLUcy29ve1TYrVcIgaNG/i6/RdLV0f9E
mjWfO3ApPSc/50fQHun0V262SsmLck0UbusP/WipfKFotwiKvU6qe1dyuXXl/pLXh6ROPdXq/yOh
MMCX6K/u4y6L1REIX0ZVefhQBfO0aR4O/XSVcV+BDoFuMfr9sypZvh+YXRTzIsFYXR6SZUzKXMUK
ewXi4omZVIu8NkiYGV6IiOqpt28gmxWwPHxi59RKLXXgrrV8dnekJve+TYO9+CJPI8ceyEkGPkHQ
2ZUxeSim92ZP9A5QTWb7MdHtmFRqkvHVHqawE6au91zFSa5Rnws6cITZbwSXB2JqTp6eTCiqaFX4
4bAYXB7G67Z+bk1ooCBu+igwC3jHOp5tIxUNPXjdnoDzujygqZYRxJRI8N2knnLqbtSQrrKXbfpo
gqO1WKk12xGV7ULXH19T4XeFx5AmABwQiXiw0ra9tkPvwKrU0jZqGHkOI28d8gVaTk9nOhBt8jhh
Pfx0T1wF+OSgoA2S8k4z2j3suCtqACbbRnNTHZJOwiXuS5kXLk+Do/1uBIdNd9P+Ix3wTDLy2kn0
BikH2pjKuf8dlE/KBBX/KGLf/mx/oVFsd+X23ZMCcOdiGHRYpAwOCi3yW83PFPjxiFHlIv+Vp8yx
OEOUy5dfGaRxhQMvFEHvca3amS6atPDaudZMkFeO5FjGzInXFsE+LkOvKbnwkFJs2UEV4D1uYDwF
t4yTAIBnpo4Ny4LDsbOo+o5o9jlCTgSA2vasdxjhYHEaXYBhLLCdWgVz4upNy16OYyNZqDomqg8P
jH++Fgn7ff7YwBZySSBoRP5OLP4AQ+ZcJwXGMW/rtM5SG5ef7kr0/riWQXha56cfvmViC440p5sY
WRs+ayckOYOoZGcxwpambWUPpxQP1QCoKbgTVQzhl336mElDk10gv3Hn2XRTqqJcBAd25obxCIkp
G15sGSChPCi6GZncF/7c3TNT1ZTyQBz38JIJbPk6I7qCw/Zgc04IA9cDx+z+QqNM3DO7YqxAq46a
ZyJW8zU+7FmCnh3Ea5KsaCbbM86XASqTM1IAXrp6rilwufwNlvV0fMWyIp6z+dmw8YPetXzisHoI
7zybRLhz5wCCUc5DKxddMvdoVxrDlT6K6OtAQs2tTEXBAuFI6I9JUoDW+mMK/WQeLY6fU/1W1x/F
iX7kP/I/reZVsHX1QgJGcMenwM0ouHF+ecg+D0WXlQywaxFKdlG0T4PY4JkaWbzVw6oqwyOTEHQ7
Rdc5Hhqfw+cYndqQ69sttSi21ujto7E9C7K7X8jVQ/HC2iKAxp3VNbaHgzM2rK9LroBhXVD/JZ2b
9FEOXvJI65sBbtR4/NEJm1qRX4GOyUIcZEKEK0c/BZjDIx0YUPqr9l47FGBU0vdnL4bvk3d4BJ6W
zlRAd+fsa72vOAr/FmGwdKbEcQlZfpK9m3BlF59HSGnAlVYtwLUcP6u4ZPSKljovG7F+a5mptSWY
QPAnhMdthmGdLGve8YP9nc2mIxZ3HOFtO/c1yr84LoCmu9xCiGVOvuhrXqe9z4uCdfdj3M4ri7sD
anPUuRKC81RqesxAwIc/r0LwLm8iuoqGuT9rlma1eNOZPISItHAmAsjqHcm9NO4T2jgCfi0YYy0K
Y1ikXJEavBL863AFmBFBApkKNlw1VQwUOSgqWHhszvVYJbGyiGA8VCwuoAu98qnb+hmJRvxSgF/V
KRvFUrlLqt28ZNeiZRoYTHSotHdK4wJdrNnc4rFgMDgMmEeneeNnT12/e30l4Dz8NtC2vcqQP36S
PeGQ7QqB0xBTv3WOaw65qn+iLESN1hFiAmVtOUBwHQqjGT8bTwXi4tGlkKdtEie1G/t6x36QC7yb
vArMveDBpQYblcnTQfYqiN0/pf1uFWxvKDftu/CSXhk9EcHyPQZvrvbPhe+fS1YhqtaQaPbP0okb
z0OWrgOB29Nv5b5rLmJGBTP/nrXLPHY81K1YrVRgFep9XxMV7eysn8eAo22DBcxbTJO5Cztm8Jjm
RfKuD8eNMCNw3A02Mj7Hvx8D1r5//b1L7LJOXApIEGYR0bn20n0t1fHINeN9T4XZ1RzoMdrKOxEZ
Kx3UF8LWlzOc40wcMV/XR/9wphutu2Fs1szXPSAD3ODCu6mVj+/trGWhlZuSOd34iwFZFvzNaFC1
L+mfaY8zBo9yzcpGRu76kvnvLol4yw59qZopueL3HrE1xd5VkH9wVeC4zNxC7lFCuXddYa21LgZX
Kr+hjz0S/5Oi1uU79LqUkP9nMoOVq+HTpFXc5zz5XgsYnqJTEiZl9o+/KLCA6g3IimXbhCnqSQYy
PBCuHt3DH1LyMyOFKS+clbJJCTRipxyQEjSGa2w+4Sktir0FbbyM6HshmOT2NwDSDjhJQrixk5ko
kkbHCq/WMXVjAnVbbaU7q6YDO3Wdz3rOOcX4i1l7DUCRsvP+zDFMP3BO0cgD4oeXI6+3vc0fHV7/
5MBL21RHaOeDD3+7UeByoadIIRIhEyfZ+rcH5foGe/Z/XURS8oiaI0D4h9a8rjgalKCgt2ZB3zEo
BMI87+AOBzuoVF7nQ0Uy7fIbw9/xqyelGMgKn9WyvipAKLzhGALXEyG7ACEp1InzlF2pMdygXRQV
GvFYeKKBfPtrpq0EtDTN7IG1m4buDwzTETdiRvZojIozIZBCgWYlRSYL4LzpWhVgzUVgm66BTACG
+aIofmNw58pD+ojDCbtQ7LYI9/U4q+WBgWL2cX3vnUOX+EmxttPRW6iBS7HkZBqgyCpsZDa5DF8s
FAKBBYbLEDIDa5PVRhDvBh4tQaUT5rzqxo07DEUmeqbhUPFIduMMLSz83QtzzbsBqH5KQRIBllxU
esyuFsgUFElQZ4khyr8wSMKJfY/2NsV2o8BmsmDVbivGc+O77iw++GblqZBf9kKLMfIB3R7cXtj9
5aacOUBGI/GqzaqJ2yUBlnYGztNXkQTsM5vSkaZ3EaZTWoOjoclYeaPR8gDFG4+tXhEDHOIck3CR
y3yhm1ZdWRcMQVGuzqaroUTo9wYZzSkpeUWlfmmG8VVdxFEGpBZCKYp7BIvxT8iVLU9AwuSt9ERs
DPaGMNddFdKjnQ+mndmYmv/4gpcRY9fYpOzp4mKkRrUKck13/ZRGr7sVeuDhuXHx7acJb7yIGUV4
CdC+1yIM0lJjLAiX7r6rHFw+4agD0vfZMeaUt/BYZMNsz2velD8FT0dgU/hYIjoFGQJimIxiC/9J
fvRRL3KS6poZcWPiR42YllF+4qJPzVFyjlLWnpwKEMGGHyWjz7GZK8sXktMlrZjTNi0aPuViCsGS
rTkATl93dWZ+bvtWDMqt3pVLKhOkMntREfVbJV7Oqpiq9TEQ8zc2F0LhAxezlQs96rr6pzUfkT0/
BbC4XseRWDK+cGrhz1fSs1XBGxy1pzcus/ez6N/nN9pH8i+/lCZHIZScYw3C2tU3AaxbYZFzKx59
g3j/ih+ljioixWvKQP9B65SMAEKqDyO6mFyxSrv6xFAh+8eHL0As64pIaiH1Fz1xLLTmezKQoeFI
qWys5CcyvGeaFA687zBNKFRbmu9A439wLyoHUmDiuSUh06SDcU1FIM6InNXAE+Mp1AyMQ5hgYMd5
MYrEILILsemLfE7xS8PQKfspQJDTLUXdzYDJ/Dj+5MVirkRM0gworIHD/3E5A9dLtAeeFfoCQnyX
zyLJWGRHSIqcE4biZJ2hbT3WoLfg5Adzg/Bd73UxXRP79IxzHs0Y6Lu/UuQDQ6j+S3AFnrpswpr6
LUIKnSwvGiLfacgdKDbZ24YVV6nEQ3De5ZE7g86ub7nwlSZUIT6ZXku1fcAjiN7yIRHNirUewJ6N
Ki7Nm/+H1FxfcT1RMPbEurChT+Iax6mIZdAwEq7mk8fWp58rDbN/anSGBXf1fjM89ZU5rCPBVXoV
hAVryIQr+G0fzdV+HdPMl6M6sns0GaAxaFhionhRz7o0BpDYN7V0FmzFRrLlL9BQynVBe9+9o+45
Jl7ZEaharbuvuQBqZoX5cBQd8FlSdjEd9u/3qiP6OwYBDuNNCIkr3jisAbA84HCsrnr4w5H1kMtZ
8icPRMMg0vgw0LZdcnFABkDfjqAYRid9SkxavCEm8YTz3L9r2AYWZNqEbbJ40x3keQbUeb/QvzLk
jIcR7vaUPGwf1lVedx7Is7eGvcE0NVaM/gYPpk36pzAmf4+f3Xh4Joze0XN2tRDYwwK9TxMS4Uxt
ZRLFUAXUzqDiDAj+6yIPKiT25O+0mr9UREjv4ruKXUvYruk6XR3IXrPbRoVtJLWG7WWotQOwhOQB
7I+Vsiy3fWG9rbsfoLSndR9IkkjnrUrzbMwmS4KxwoCXAxP/zWFzk4Cx43arbMst6pw14q5MCtEE
rWnlUVUHMK4nBrBsHJJYOEJ2qK6VSQh67mS3vLE9Jgf22KL1CUx1XIWnPcg4iUbXkPPiZJK3ho7q
NgJH6zbFllZYFYvoU1ub2jl3RzjJRdoDC5ZYUl/SaYPyq95tEhJgHi+aNLT3Worp+KYBwLrh/N9+
IzFrR2/PeXYtHoSkjKQz6hXEFivu0QSBpPuTyvx9IwH/hbmtr00aePO1tqjuDiCovoG034shyKop
qCHSKiDQA1oNe4JfI17maLlP1mDeL20A+oaGXwLT4IvV3k0GYCNk81wwS711BUrjpDIBAICzj8GZ
9r4/Z1EsjBU4cVS6o4UAP4R/hgG7r9PyaRp3sROLkVSDE+7hd+1K6Z7d0fyPa2mvFH4SrrbdRE4H
u4GS1RYWkeu72k12RJqDlmDwrtu/5vrfxuDnOo617XEvpLQp/2WdB1/AhKhTD3uD6WXUqvJGaK0I
LQ/61wt3Da42XKhPg9nssqnLbLMe6yPfoOcE5xUhVKlgqsyXHqj6HM1npxA/Fv+6n34r5Aurw8XR
89dQO+BbbwhBg0GuMV1Uj1RE4q1AjaMiKSiifvhNQOd0yB/XwhjpYSgg4NpIYGdss/0WY+lw8kVL
irxeUR9wOlDs7zmQv8bzeKRZoBgMBL1c1H5GM+iEW85hyhYZ5kXo6sDwMQ9lmRpjb7mmDZXhAjBW
qbjCyVtzS+NbtCcj7iDm2EY+IFxnEl7TXpa+DCtE2omRrgq+CRmrfnWHVBnY4LDgq8KM2X23RATr
T4qqsIrRiDk5NBICn7Il2ODd1CzlejMZzF4giNNHONpCKk+cJyO90myEmRnr/Vvw7HGtMBmxQdr2
LEmFbpDZChXvYcewe+aS4lbX0Eq8olsQijLuv98OT+j30L6nxaIxsDHqk5iyvnuNvzo7XH/8+klJ
1VpHCcGsOw0xfCgMUnpzH3MRrg19ZQzIPNBf1Dpf5tpYloHXWw6hXMfGssfkLaLb7uvtAVnv4JVE
zbKp0S1xAYLaasypzmpcnb0/tTcMX43JT4o4ObEhU5hyODh6hZjB6xtdJiNvdHBBBKA84xnO7owP
DfPubgIOmyXqM1um3NAtyKVhcx/G68WxvP+NUus3TnKBTnj5S4FVxwYxVWTQJ3f85pJDUvDYh01S
MG9jZze6lzRQamq8hUKJLu7SjjPS6Sii5b6Oz9T9SbcTG+NJwM7Yx8GaWG1+hCZ2fqkN6w2jk4/9
/+N3i9vHRutsm+jMcLeagrZyqD1vFqqcm90s2mgFRX9KtvARJ2ODD6pEvvAbqohhkpBptZoTOCtE
VlWNqS6bIG1Exc4MlIon5+Lj9VyRyqbzT+FxI6ULMNy096TwZsrKp/3xqg4Aw7NKorbh0XzXx56a
Ysg9kgInnQJJ6swde9fAxpt/63Y1UlO+7ZJ7NGmi39SpzCzMyrysaPe4DdSy41s/79ylunnSIh5Q
VdjvRTiOZZwph6kD4pmW8zPMGYzpRgeBqg1NNbo82zbIoRJP4ZtqQSCkMGoyxD2Fc7Gg0r203CdU
l12tJb4wemZ5n3rr5s8fyOCoMsyvfY1EykPW2ieLcGghAvsmEoC6PKdN6TbgRFErrQRXpRdezVIs
q1T8gnGwKEcAR3c9Npz++BN1nbluvrsB7FfBqxi9qApzh9TjasGv0PGlHkjKMpy5iZI0ovw4LO+Q
inaV2wLgPn0mWv5J7rkU1QXMjM11lQeMCj8spXA07WB8zrEj/gOPTY0D87YGlbTijZHiivRt6u14
Xdlw13dlGoPW3hBhJ3g9k8orYAz0xYPbBL2Ne4m8tabdoUTnmyFs1BT5pnGCAJa4kBasm8wFXaYS
zV2e5d13ZqAXGKJhZoofgXdATAXY3UURafPY2PYDcqclPf0ViMYrjeDp5y0yLQRbmOx4YQOYo1xp
91peXStnSFumPXttONHbDVxm+k30yxvaHbDnYV0jyyiN4JzdUiykSJjS7msRix0OhQzWU+CrRidJ
jH5ZBvwGBV47tHqIisidk46VKdjq+JKd+7cr9cxyxMNg7v/sgOogaaCmRIvXA3y3O3ZZ6ox1v6JC
9dyaXzI6pzdwMkHF+eey12AeKCfo83L4rLochN+rZa1BobaXvXhmXOP2vh7OHSJAlYHen+6Vb3sx
4R0xGT+s7d7m5w7HmlyK6UCzi8TDPx7+J0UkW+raoGwlRaYAqPLS1YbywzXlgcKWaMtd1DHdBet/
E4YYSkZBRqMDyYWkQEcxgyObkw00l8LkwuS2YSPbrVgE2PRKwiQnm+JpMVUtJkvX1lpZRp/sQ+wh
2VTGIfJzefmnZMvSwskx/t6T747xLD3oBzDRyJMlk60xHyySAGL4pQM1SnZD6jCIHSc6nZpJsK93
3uEIlumQzb2t/2GQJ88hVdDcDkaBl/h3efJv2YgsjWnU2wQci1psCLZa9fszecruZqJjn0UVKiI9
u1J02fx+l5lry0vJcrcoArw+tO6F3Uze/akdmGmqTPckV6LsuXLG9pFu5FwWxKeHykFQMyD5g13O
46D4ZVDsUf37pOOlmuLRhgVeAx/+yHFsMor5J6mJ74DwAXvoz8SyrmrtykYkoshq0cdvgrT9gjwP
dzuUmFUGuAbOfciAOY4q/CgG22dsxJkAhsWGj8qjR2qHbt03isRpqnLSVHnxo4WY7x9bgHUL+qnn
l3wNPiCXEqJVvOHrLLh5ehqdylzxfpNSUM1eIYfMC+UMa2DyoCbldRsc4JzGNLbqPlgWR3eS3H+R
e10J+hk+AUuHZBAkxQ+4VBDIhvIFI8G8exhrWd5i6+OmY93zkTopVQgCXlzzfa/xxViUYoSdygsZ
b9Cocn6grJISUgCXSTOz/hWSTs46MXWErK3jloVMRGNoXZXn/gFaV7tW6qOOdOxYzchUFL7qpPRO
MpXlAvk+Aima/w0VDyUsPZodUfT3K6oGAP6UGthuBMieE9CHqiDN50OO97QYIFPKXL5Va5W+B9a8
2/GWnLJHn4F6D1sM+rm/YuTlEyqD21RsfxoBzky1xwrh5kEH8fpIJrxNPYLx1UqIOzpRRsA2QX5F
7BQEgP6zpYUpvOZaYqq3fLTHbWnFCqLKKKFvD2uku9qwLFFRW1R0dv8OgCqBNTk+2uaJ87G27v0n
EWlawI+l3DWEPwlQXAOnNo/DDs+ektM4x2SENOpeKZGN1YpW3G9JbATbvKtc3tCPLhdbVT7g7mMD
sRXz7KESQfGr9ukBy4uzzUiFfjerjFySiAivXMnzEOY5/wWumC6jKQKCowPOLgx+0ErJ2nYMb/Lx
DnqGk53B3WDxa2FCkv+3lAxeWFQtLIU91+oQrAH9L+foOrFmZXIQI5QDq1sEupu4IfGfxsPWL+ys
qOTRoLwyjPK+HWupvz/oiVyNu7YaJZlwyR6mXH8R8qJPhuJQzJh97nS4IrDPQbSaowiLw0vxi8FM
LUiuRZGksiADHjXnnodC3pu3rAepr4HLYwFjGK2rgXEfN+XW4Q8dKtbZNmAQtob8rUR2Rmc2m2qH
64AQTox3G7mOC0QSYElhEg+/D86ADrzdRMDyUAt8BCQwAmAW9nX+Iq7g9ZvgtZ9MLeC3UkFEgs8n
QJFn5chh+ckwwfIB1MmfDWCUoJCTlhMik6AaT1o9QWtdlImPcVx1rXuqX0tetQSR2nO1jEVyjSvl
OebRC76V0VoS1gAhVxfaIsCGREEFcaLMfEaAljwJZhYep6Vmj3eTjChAYm2gNPiK0zfaRhVMlF80
sB4RpuPMzbbAr6j2TjyEO/wjqd9E1qTEy7WE4GbUymTxTmnuy/213a9X6GIi9f59MEqYqvzjneEG
EP3BO1Y/kfLeUPsPxgXbxV7cmsvQ0WDWZPsMNKvg7rDPYsJvouAJnRkB2pyO/Hb8/91LRnBKFp5I
ofhYThTnYkUFKcNf+a8b5zoKEn7myO/cVWXvXjMQjdllcqqDZBp9CKRaXvdR+sy6PAXJHJmWJLTx
+IaXkmktTiX9FiTwFIXPf4/E026Fr1m6JkntTCIoxB1ujF923cklSYyvUjaen1ezVM9JQDOlnM6m
eOu64XH7upq4NMTgZUy+o8ixJ1KHGygPJlafQ8QZ58Jj5vEZJb30v7ESXeFUos8aow/d2lcLupjI
xrjkKRlRNWnssMhoDuk8oOVOdvRprKn09RwacfRCHX1fx00FhtVAIWo+lbwmKvZDDKlsJbsnJre1
etcxnYRrrHonNgitGLLpImLP2FC7dMnd6aB5o9vhh7CnEzTxVFMNSC160Hi5FW0A4FngcNc/qMPI
s5HsLDkqIeMxjB95KzMJ/aUCWaFJ8TFZ2HAT0jSm/qWdHefJg1JNRdfQmtSCSYnN9MIq1o9zOcT1
axpCk2ICErrHbJAAVQTO6ZfjZOk1dE0N528cioaByDbTQlKgOb9Z/CNiDlQQNugDuY4P3Kv+l4SL
sin5Oer2O27byL9XPBPoZUJs68xTH5kbpQIuQUCyW2tqoKAt99WkihBswarLkQuEk9WDOUltFKJt
PpQvL78s7gZOMCcEBK1I4oIKu9TlhzMJ0IPtJeFZpHXjTa2h3joWt2rF1yATSaWnTUZeHjk+fGOn
03uaNIyDVVsGpDJafObRdK+SLkRcuotMr28XanZk7fbX1e04mPGzdshI6D3NxFZiwwSHovDtCzNt
MYvkVFjL2BNa9uO1ElSRgO+0QYw1sxQgZEydckGHS3/mtcIYuPEVsUDIqvfh0856ulQBSPQpK5N2
yPFwShgyEvJazI+m2lcdSLynMnQu/oSvfPyeoU5ft67KpRuQTFjzjSeVNwHDb6J08QlS/3+8zU18
e3CfQ9zw9T3mLbdud+u3tf78DOvfbRV5m+5x3DsBsPteTFA0SSakYjFIibyTWvwB+IXcaZiRcPF/
yxHGhp4G8wmv7aZ4d7OtTWIKi+TEXdxO+LeKhpTQE9eJ8iDtRIkGu368D6Fu9tOD85R5+BwpcmHP
VLd1tC3F5qQ5VlaBe+JhNpAmEMj/QZRJitKZF1BhV6hZ8yGkjWRFQ6iLWoWs7Az5Is4yJemYOiPD
58BFTn3bOnCmPdyXpN4dAishbveeeRgNY2gHqUOP48F70wMTKy1DjGEsYm6y8Nx4Xu2vDQYQX2lI
TdtAmWyrrVRtXLVc7pcCStE27Mp4FRFmnlBKjdujGlfzXOg4MBaXGM4gkLSFDTpIt9Hln2uPCbLa
fWAufgfW8ngLWZf99MN8c2+/ktpJ/fXB+cGGD4gr3tKrUEQYSNxT9Cun3OC8oASFg+/MD76ir9ld
F0jzm6+5VWvcZJOwLcrBzwNNsLGFGkJDaPA2cVOZ68roO3a7Q/2yG4VlwCQBBZKQvkb7QBFZirlk
2Xp/+RJ22Am2GjpPTRrDhgynEIfP/A+7YtYqvYDpC5+P+5T6CHwW0+wGUv5vizXbu5B95lqD7tfK
MUTmXr760nWykt5m13CRmTsXpEk9FK+7+9ypNmPjpfucxTRqUu8J1ABTpTkjAStJ+Qf2RR9XxoST
wuca6zTCpRrgCBw7J81i1eal/9T2Yh8wxiggli4H46KfwfGIWKQr8gnelED5+mPyN/kn4P1gPTC/
4otpMSU7zAzX6ScbA3HO9SFzbi0QAP+QBb1YeVtzHwPv4sUYRTP9QbTtRRQ60rUbhbn69gSlD6/u
M5A40ue5Y+nHzkwAwUd92Od+tigr4ycWToM9dxx/VWXik+iJC33rRUVo4ZlkdbzjbK+7CGiGyS1E
twgddxJ53R5IcWF+GbY6BpxyCdH9G/DvmJgzOuiSP4RwF3zOavQWQVD+uSWIGqHAMwPnZp3daPpx
KaEZKHr75RnPJmsgoEHcZAXLie+EgU4O9CVZEMfXiFB4M9hAlP01rVNzn3gtSHvDdpe3HYkwCCDX
SQFf47va13+Gn0kZs0mrV/IM2BvD4s9qv8uEquOZjpCSJbOWfy/qFbpyKNOy/V8Zp1f84z16lAnf
XsCcSrzR+1WnsXzIUuCYY4lZeB69+2QkrRJkRdkoF1n0I1lNU5K89ZgUZuWXYWRvZSkIs42s1L/E
Q2aTX1mS29lY8ki2NZ7KAgU+48v7h+xNhByCnb7/N+eNQ6bpyAz0RpwPYT4gvzvvQBJWAfKR5H4Y
8yvD/cwmK5/QzWdaBVS1RkXFTCZA+V6sAepbBXDdUN9QFP/P+juWuDReIokTfXA6TE5p+1iHbr7W
z/psUqdLih0qj27VwfoN9QFUHyzx5kIMJK1mdZ9AxBGmgfTovGiejl2QuqDIbV42ngBd3H/iVQCC
BFKsUNbnG+22mAFlaPd3t78UgRFJAGAmm1x3rVn5aYG//8i3sfJfj6nDEiHvbALUo7JNcwFcKr4n
eGFbhem82NHYV2IGzz0FyMmUBtfC0QpjFo/aZYgf4ww3zRkU/sqhhK34Q3h9kinrJbg8lzc81WhP
ZEZTAAYunJXFRNDU2LCK6XWTGPoGXAIudewQExl7cTuDNZmWgHKtrvz+GxjQlsJmvaO0RlePX09t
pp8JwcNDPB4E0t6g88BxnvFtupFveQgIOZx6kqctctH3LzGSOViqrAd+jw8CLPYUCCe2u5jhcf+e
LmbaECXfoCKOkSI+GfsY8Q+/TgCqoJP+yacmJD1CtbEHjm0pfdmTuJmcDU2jOS4UKkUTXrC7wN66
34gGxwBGremABRV3YDfJCofhmDw8uwuemyYNyPuitl5ZoP5yrGmXUZvk/htg8uMm03qL9gxtKH7B
I6+F4fX2uC17XNTFeEJU/mHGx3hGdeT4OuppwT0c670+9cO/XdnL7wxXq2GHcNsOhshsRx4Ogdi4
i1V4LR1734y4q6q2HZQADVYkj1uz/zNkhbWA1rA/G8AOidURlBkxP99OmylvWJWOhu8EoqOn4kZX
jGluKyMWJ4J30P2tphH41kkyMMicshaQCKLgbImGLQGNfm/kU3VRRHkC8yZEuDMU/sVvfP1l2Zn4
0VePZBqecZoY0oYM4UFRVfNyYQgCYlUrf+JjdOakfOqPOWWAhKlhpgwRKiiFadkO94CZy5LPHU7A
RuBGFRj0P7eiiRPEeRh+JwW5FuMTPhdE9u75JugZm9RZNVohumGJ/JomzAqIQIoUoSoBjS5GzE/B
oVuxJ456msYoPOY4sV6btFXFt2bffMhqxfgqEa6aaaquJOww/oBzGeHPtE4sDQOYdkpw13xLoL9P
lz2vJN4S9NrAQGf/GxQvxNplazpPPQjCWt5wz1vUoXXapz4a9RJyo0m6XHyeiqBsPuDyfwWt/Qcr
O2je3DKCGKjPVKvw6n5wiXU3An/OAZXMlJzM2J4HeM8kD7yiun61SnX1UHUzXq5DNHs2rrAUDILc
ydyAiiW9qMu6WyaCwqogOfLL3ZpPv1Ep8mrPbRUMh6DDNPS/IcwtsoHXNY18gJqkPybKAK9fK+O0
6uCnW1t6973Y9QCLugQ9/FR82Vf+OjA9cm9SrxKnHIEpBgvTX+D/AyA8Q7GgIIVx5hX5YQjBwgjn
bm0D4EmftZ6pmpvRG7265I7BYoQ9wiAYC0FRSc95zXG6BTd1Yp394TN0/GF0AcNOcwTulaFit92I
2WENxC9PCAjFq+9VKjYJ+ERNaUMFMoPZDvL7CIEICaM9qWUBSRK33iyAmpkpCc1pywqY9Vigx7TQ
W9wkjXUjvUHXkyFx4kqSl26AlqUYyPV41T4w1waxGqrVl7EiGeX8WXX5OmZUff9LZtxI7ElsSQaA
EFUjWcSKDU6OGK+MVPPgWiR0pW6mFSFY3JatLRx7LeB0KcV4gK/9/yCkGDz/sFcu5HqVWM14QKhr
VY82ybNNkRSwaARQ8QzcdgIDdkHRehO9IashzSsi4z5y0ewOYyONv4VTlOF5KJ1IUbJ7S1RZt5p4
Dub2Ge4l/2ZcbrUQgjjekd8tvDF/ibW/GDemZKuMrXGfOtdije11An8bxTkBGypLyx17trv2UCjt
s6hnqtEl5PJyOv5tibKEkvmiHzg1dNOmZBekLmyKgIRLHboOrJCOso4XCAKHgPfTW3zBIcgyCA5w
o8Bm4FuIU+EjO67Dv175CIR9RI21EKujSomCxBaKypbmnJv4qkej+ENnub7BZkyEXXRtaSr+HUEl
1GZnmOsBeM6TbgKt2i9K06I2TRLchrQCyxT2kZp90TdsaQnXxXJFxSjHylbJk+CtLiibXAa75xKX
zqt+MoAIPMMdhNyBb7bZzONce6cbyQXyzGBVYv3PFwpOedTzIDakf9QGThEPySstX5eea98zxJYi
KcJzqiKCW3zg8xSqzc9Ya/25ILqB16VNdweduWN/bRhISDfu224RjvUbxbjUW2bySAj8EFPubC6K
b9PDNRNaz02if5O0GuMvROlS4Szt5fih2v6IiP1Ru0cJxe52dOe48WOuFc60qexJZtNSmGiJuEik
UFV2OVkyO96gzIcjEmsQi531rGJsmEeEs408DhS/iY0Z+lPMzsAUTNYUl1NztXvh1D4WOqWpQleP
Ey8bVemak8bUDoPRWQyZvVLjLxlw1J7POKtMdpt5+UEJLMmWTi+pgaaFbLtAHfRHO8fBJVa/rewO
LI/gQn9S7g4yHcQiNjyq3qyz+OQgFE15/A+aZNYx3h6dZ3/smAtMzX9LmXjxsFS+q4rgAGZvkr8T
DM4o8+gP2KlTDnR5033KHd68PZCbTSBUktynpYYoqQJIfWamueWja2rzR8Al1xkFEXQuwVnjWrQM
IE9HaYCIGveu6rNolaR6093dwvKm1nEfdIhcpq8sM851TrLN/8HBdFaF0eXCNkR3tCm+BUzbWNQZ
6zTgv7eMZs3efcCYYUDRClx0qJS6Znf2aO9FWD5cVc4X1bMSV0i0ZaGjfuDMUvrN6sFufubbtaS6
xA4FxdGWe6H3xppDN9Aq99xSMtWSa+K2hYxpwaEDXkB8/KcgOfiZbttS+2nj6whyf07cxXeXDlAs
ue+4SRBbnP4OpnhGPiirt3IL78tCVrD4p0OG8hut3LETznL6Xq3z1LlZViJotSPN8rwJzK1vUBL5
+ZyT9RoG23AQqbB5/iCjxe0wIM4UCCEftjXFzLqyIICQqk7adiFF2W3TC9eQVm+4UzDxPm7F0W7Q
ZIOKpBltVh/DDfp1tf/KC4tEbjrImnLl+OHnGCc+x1VzihrgL3FooPXIgiCpfQDG1MhXIqeHO6AL
YyEeMARSU9ykETLQ0TJDBNXdnby3wDfsXWpo1/8qQF3+XnBXEan8dAJ6BFLC453QPa71DvPGKloe
lXpkhAfk/jYB5sk8zNyfhvlos74pzRIVzscCWimq/nlZSeSIdwSGjjDETgcO9NMnKQKa9gV5PJoP
dSiHFHiyCazRjWGK4KGujXBoEV8oc5dViP4JZECjqx/HVkQrZRAjR0B72hoWf0ixr3euMoSjgpz2
ug2KS7kT2BSiyiJ90vbc1VahrZ2DxdvHRsXneKQuxUZy3TLdHlfXaqb2F05aHd5UiFG2AZ2oCpDF
NJSr3hPtkrhQ9ptWGvNaAvelwL9Rqy7Ad9ajPSG0SAQh1k23V47bmTKamdaUYtGfemlbzbZWhHmg
DSKR+zzic6wD12slF0FNz/6bX+q+wNGWWEZ93F9Dek4Uh0M4oFzSMXDP7qlYpKXMb1LTMU32TYK7
+treYLJ00V3jnkB4dBJcELbyvHts9NRog2tLL0Pl6+1PQZOQDVqjb9jkhuA3iSqiBGttPj85MGHm
CBJgNDxj7+r6+GvlDDeqOj7ZLG8eRv3ndEADEdAeltz5XeMU9Cm5uiGtuaCDDYJaOpzvFcaaELfp
Karax5YQlOOMyBuwm3Lb2j9I6eSIqss5ua9e/UIVGO4y5lavucqNzFkuiZIsUAajvfLMiqhcqVes
wH2TZE5eJiSH+rh3Pb02Tkl2NGdBhuMzz1uRIbsKyX0G3DPoSTgGGzPNASqOYMk+mByN6QCld/9B
0fsPAI2HCE6PLmubfOmuF4hzPQ3S85iTWx1XETAHE9MDM3VJLGhsuXoOkRiLMIT7eTQO3nwzQS0y
pg8WT+5cUnSf6k5Hw2dMl0oOmvUg4tHskDewCcLGO7MiQAVbAv89/MLxMQk0gym086bqcRBMd+nN
Zqf8aorc7Np/JKxulz1pk4duSs5buINqWElcJ+mVbXiYuGxAth5Ovix1MpmKnx86LFrk6co/qCms
NX3njHHHbxTbQDCD00CGnDjj/wkiv3uRoEAgU4At4rxPB9fnY/hbAMldSHZ/JosycZJMyiyPmPS3
vWrvnUHH5lmymX4PTawDMVK+y/HLBUsKOo93HFgjQtUFS1QHqr9pNo7+eKovnpzeG6OymQih99o4
4+eRg5CVgTr3VKmjQCWqKWzX988/Q0v9wl4MiFrKVOO4T57ptyapR/P/ViPb7glHTg594dzb02SZ
/06pfTpvVRT14u1N7twuQ7xYXu0sI9NvQSXzZo9ATHpmcX11wBMawad9fkFcfpabOFVGFc5LnQW+
SW6Es+SgA7XEwRqokhFXKyyOCWEDaFh7COnaqAMF0l9wnbAiFvf6M7+LWi/k77MlrGrGuCyiJxvh
ngxjTOSX1KuOz1KPuuMYQ52dsXs/tlBeSsw2ejrT3NwSBYKEoBh7gSBQ1s8cW+j6AwqiveZSVZfI
cEyr0S81UnERvINhLHdlgqpZUiXE05IU8Da5Ut0agu2ClWViMH0/PMe+vn7LtaINqXcDM1kCs8yo
EY6KCuFjYb1sBaBxFMK6bm+yxj8TOSmm5k7eX4hEjCK+nQEdnbE59noo/GpAAmqYvFn5VkDVjro3
Z9bgirW8Ja6VwUDH6TPyYzYpkU0kBtGCq+PkVPyRbluzcODuqMp0KMqpCBwlpkzwMheKWu6DIvJ3
XhIB/CJyUZdjA+d59WiYT7WZy0Pp7FrXrL+7RMu7IYQsUmC1J3G/3DdOqr5WVuogXQSK5Hoy0tMS
lWvBQstDX25Gys0H+vTsfpU6y7/iXWoEfOW92yWLVpHAERdHUgf8jwT0cwcEuOSDP+wkf099FYPT
RF9IX/ZI4M/WQK8zdSKP6n2Tl0FliDk2q9jSn+0QKI31wmJdDHH6Su7ESf2eNl2nxIqk/ZryJ5Nb
E7SkjGf7l3s6qMdgfY52B8MHyy8ayAViShNs9NDb81CBUhVt1NSUSkqHSPvuW47icggn59hGuB4f
EHSjPLWGbUAKYGgVInDvVlK2SbHt9S7xXmFQ8bdq3qV7R2YKMVCPgtkbnsouKy3ngukbLGvZty1g
B8ltmyGdgx2B/3YVMr6CJdf+oa+rW1yhL/EdmIVuAU33MsMqIRHFc1OMvIqWpgcYoaxXtp8KmLXx
diKs9BwlDsJoD5tloCdP5o1x3V17wNZ1ahq02h/+GSs37DmTZFFgYHy1KmtMe7ZOHojNdf+Vsmkx
S11qd680wYXsJ/1IaSRwFBs7JIJtsBUdR9Ni8BBiKV+Yqalkm6OnuwLdw8z2Lst+nR7tWH79ugc5
qkBj5BJyFL/R7918GFZl56QD9MjHZ8D8SnHepNqUo4NxM0Sg1KCGj0R25aKP+U+FxmmHkLxeAWm8
qXzk/XLgsN6+ziKbUPEZ7b03vrjCWlQjKlUKeze69PpoAi5+RbemxWyLNS0knrFQMxKXw6c0Ajrd
CAMFPa21VyepHWQo9QwLPtcNDw+4+pF9MJk8Zkl014wHTS8lrXlXFVQO8BegRqsYR5ksQmx5M1gx
Oje7v/MgqtbQNkg2a0AL8/fjCWHd6FrQ2iWRjMVORfoyxgdruUX9RKW176bh5WynXNQ5xeMDkxGX
gAowDrRXuw3qIUj6C83oQfi4yI0rSOVmScILJ/CYv2DtUFyRP0cKXskfVCT8LqfCI7mbnekjsA0x
YSU2ov2RaCGtkHt+v3PzZ3kGrYj0EVf9JqobZ4pq3uYDaKi2VfCg51Y98vcNbJVEdMIC6uUWEvM4
7b9rpAs7UECeE5QmBquc31HWAkxf1XOCfYk/x8fiwt2LImuwwrDEXf+TS04EXatczveXaTVqPkQc
9rScJR3u7mfcFe0FjQuvzXw/+Vu6gmN801w8j+X4AC94ExzB7GWHuE8rlW5zy30NQjPd1JGFH4fZ
fvx+IU5DxUt8xXMkYRermxeHd0Snt6v7FGywWZtGYC5wFVUo2MbpdFRNa4WkM8WDHjGrKcoFnVJ8
xQKHcVBYvl+g3PGWH+5yHkdHf8Gd7DTyCS+mKc26SoCcMWkbbN3kElUdqmWeQQJYvAjxJDeqqdlG
ssCwPPKvbuR4YLeXCKIdtVmZFRuNxYnIqWyIW5cTMQfRjWp+bmP2BTgBAIb3+Ee6GV+gKdhncf6g
qG7msAAUpujaA8pDhDqNdE2MOWX/m4/riGIt1WMT8xRxgCnRZPiETPFjMJt53M4AXcC6zgrsEpoR
F3ea4050c8PRk9iKHFHcsDD5WVU4HDxykcQaz7Ut5XMDZ/Wtb8D6xRNzfO/facE1wyQoYpeApADK
GJwsMdliu3XOAuhUHB74u0mMxhytd+m/LWN3vG8Bzl9/hMq1g2jxQMYQy1/ZZWLlOd2VBeY/GihK
SqQcJpfDBiaTD9cBsTt/c5Ak0U7PoEwW6iKcFEFOzGM2vHbLhZtd9Q3JPostEA3mwVuPE/EJGUnL
at7wSeZohe9pAUiulCSKFVy+GBMwMnLOO2o0wNm6703Ye2a8Zs2haO6Ufj9oMegSpvSlyjemdeKf
RRC1/tPTZTgwe4U3tL50wYwHchKw/RHVL6NW/B8EO3ETppnqvQ4vb6ikB9DtJQp7hBpwLnwdc87Z
4t9uabIN8ZrQ0QFjsODzUZ3GxWaxtphb0NJHsHsGIaU5IkQkCihxFFjJFanNkSB8iu+b+LeofGuC
NZhm1Q5Yar6EN+BMysp7ttILqyXB5q1IllmwWipirFTJ128jpjNlXmGAYv4mWhNfXMvrzC/fTQ2F
2LlprHsbH/gZhPzxJnwvAzYXcC2ww0RqfVXW5UpHTahgT+LGwXIOKvv6hLVbSYQLg7ba1W4qA5pt
i5vsJkjyVja6rsuRCH95LBUWqucjsBCdN6oFmlBEp5ySdjev5hibx11CnnOW8GRLli2tnrz+pbsb
p3Bv8amq1qO2kRDInnti46yR1v+v/jEs0tWAl3MLjbyKGOFbKFETFQWx7G3hHSOQ/MU4Lw2wMs+W
H3LC4Z7lMIAXjntYSky71o+wRsc0T/6aCN9IlaN5vob9tqzc9lEs2sOa1cOBk5FyLQPQfqMr1vhG
lqlSeKoSh9b9vwgfpmEcWA1wzQ/9J04MOoHEMD3Tc331S9yAYe926Fyw6sYf3aMDugw/NnLdn7o7
TO+sHgqkjQUVREheA5MET3mcWSW/Halek/Aa5wDIpNFz8AXXXyZxksCREXBy8OYnFyEffJjplL+k
HoiGkdTB9OIIWrfQqVf8GHC54+o64hq1brmFrq7GDndh3TQEugFnWmBFAW+AuzHY9PJ4/hG8Vzqv
ex9++aH1EXHpWT8eMECnYuGHpEUTYAjk6Fz7XEc0y7DmjbptZEoTawJGYUfdsEZkYh7uGTAoJGp3
ArzzD8Wv0mYgsNZD1StAX1UDFr2taPJ0T6VSwiH5WL9avznDp+O2HHt6pdKLID6ryTvaoUfmdgws
QSGPDmg+UVTMR3e4xrobkRyY2oKyr6sYIVNFM/V3+jLELxPhnX7hDP9nYZoF9IokmcD3eIv/K1DY
ULl/KoCFj4e/FIIUDnLhSI8pCD6YqY9VA6UDfsMi3hMwd3Tme1ieJHU37SdJvtPiVHwNwiZyY+Fv
gFPoeZsqjrN07LvZN2Xqjx9hUsMsKizjP/FaHhkgd/V+I+D8s3oeiY/mBwbu/9ezX+wzajjjynnv
Tm7sxdTh5oA0qOehDpnDBCPD9fC+xHttbdJda2KiycA70dpDrniYc35zTRvkMzSwSzzPOIYiEoLh
4v2slAmR30d3fMzkd/CevNEwMkke0e83JfAa+C92eW3Rq5ReUh03Sr0wQ0StT4NrUuDyVV+7uGCB
LKflNX8nrYlIaW+tvqzH9YyVu3qZ1UYubbXT19WPniSqtLv0AXDiE5G/8+LE3vJ34S+mlAElKaSu
2mW4jCl4Xk8/Njm7fZXDUvlwqdBnwKiFFfsOcqqQ30PFZ72vEeRpO9FalIjGv8/gCkYxP7eAgv4D
vr36J7irHIldXkddEF8atmIJqtrrDo+08z44Ov72uUqQHzXXGOS10MjFnjIDlWLXhvRRbcqP5dZn
nRamfLw+Qh5vJcFloW/uoogZu8QjLh5no/8uh4teBS+LaVcnU9Ib55unNtUVeXmTE0ro22R6vylK
uw8039UAfLcTukXW8DEvT46bDIkM4hm3voLnMFKGEpPFgx0HZs58KAcHjY8nPzgLWTReJ/42zreg
3nCOWs/I2ojWKy2jQtmKj9UmxlSHe/kOHTFDrTi9QBAAGZrxwyZ4pHAG8nDUDt+jGhxG5zj+0mf/
xBMWI1Caj2pDvc/DTeMnZ4ZQVvTTeS4tdBCb/99tSFI2t4m140JceBTGe1gJJfyDHhFYhDWBpGC5
4GFkn8qgmqNBsL/rxWA25OUsCs2/VpAojzGHMdCY3Udw2xJU37DnzabYBxvpKNCpaBtbgBLP0pP6
MlWCB8A2QHtcUdQIPM7f/MZKsCNqAeJwh2k4GR4ZH5RZTqEl8Cv4ghYKNlYttrKQTibxcGWZsMra
QzT6g0EbewoP0GCyEMZeOv9wlV7o2CiaMDYvxJujAG8fRFyVcRzEndXn4463Uq/eCvhedXm1ZZyH
TUVbctaHZhC64GeaNdC1WiRMLGn7/0YQR51zpDaKpgEmztqfE4rmRGlLOVRYuIY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_cfa_0_0 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_video_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_tready : out STD_LOGIC;
    s_axis_video_tvalid : in STD_LOGIC;
    s_axis_video_tlast : in STD_LOGIC;
    s_axis_video_tuser : in STD_LOGIC;
    m_axis_video_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_tvalid : out STD_LOGIC;
    m_axis_video_tready : in STD_LOGIC;
    m_axis_video_tlast : out STD_LOGIC;
    m_axis_video_tuser : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_v_cfa_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_v_cfa_0_0 : entity is "design_1_v_cfa_0_0,v_cfa,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_v_cfa_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_v_cfa_0_0 : entity is "v_cfa,Vivado 2018.2";
end design_1_v_cfa_0_0;

architecture STRUCTURE of design_1_v_cfa_0_0 is
  signal NLW_U0_S_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_irq_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_intc_if_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ACTIVE_COLS : integer;
  attribute C_ACTIVE_COLS of U0 : label is 752;
  attribute C_ACTIVE_ROWS : integer;
  attribute C_ACTIVE_ROWS of U0 : label is 480;
  attribute C_BAYER_PHASE : integer;
  attribute C_BAYER_PHASE of U0 : label is 3;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex5";
  attribute C_FRINGE_TOL : integer;
  attribute C_FRINGE_TOL of U0 : label is 0;
  attribute C_HAS_AXI4_LITE : integer;
  attribute C_HAS_AXI4_LITE of U0 : label is 0;
  attribute C_HAS_DEBUG : integer;
  attribute C_HAS_DEBUG of U0 : label is 0;
  attribute C_HAS_INTC_IF : integer;
  attribute C_HAS_INTC_IF of U0 : label is 0;
  attribute C_HOR_FILT : integer;
  attribute C_HOR_FILT of U0 : label is 0;
  attribute C_MAX_COLS : integer;
  attribute C_MAX_COLS of U0 : label is 752;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_DATA_WIDTH of U0 : label is 8;
  attribute C_M_AXIS_VIDEO_FORMAT : integer;
  attribute C_M_AXIS_VIDEO_FORMAT of U0 : label is 2;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TDATA_WIDTH of U0 : label is 24;
  attribute C_M_AXIS_VIDEO_TUSER_WIDTH : integer;
  attribute C_M_AXIS_VIDEO_TUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_DATA_WIDTH of U0 : label is 8;
  attribute C_S_AXIS_VIDEO_FORMAT : integer;
  attribute C_S_AXIS_VIDEO_FORMAT of U0 : label is 12;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_TDATA_WIDTH of U0 : label is 8;
  attribute C_S_AXIS_VIDEO_TUSER_WIDTH : integer;
  attribute C_S_AXIS_VIDEO_TUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_CLK_FREQ_HZ : integer;
  attribute C_S_AXI_CLK_FREQ_HZ of U0 : label is 100000000;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 aclk_intf CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 150000003, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk1";
  attribute x_interface_info of aclken : signal is "xilinx.com:signal:clockenable:1.0 aclken_intf CE";
  attribute x_interface_parameter of aclken : signal is "XIL_INTERFACENAME aclken_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn_intf RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME aresetn_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of m_axis_video_tlast : signal is "xilinx.com:interface:axis:1.0 video_out TLAST";
  attribute x_interface_info of m_axis_video_tready : signal is "xilinx.com:interface:axis:1.0 video_out TREADY";
  attribute x_interface_info of m_axis_video_tuser : signal is "xilinx.com:interface:axis:1.0 video_out TUSER";
  attribute x_interface_info of m_axis_video_tvalid : signal is "xilinx.com:interface:axis:1.0 video_out TVALID";
  attribute x_interface_info of s_axis_video_tlast : signal is "xilinx.com:interface:axis:1.0 video_in TLAST";
  attribute x_interface_info of s_axis_video_tready : signal is "xilinx.com:interface:axis:1.0 video_in TREADY";
  attribute x_interface_info of s_axis_video_tuser : signal is "xilinx.com:interface:axis:1.0 video_in TUSER";
  attribute x_interface_info of s_axis_video_tvalid : signal is "xilinx.com:interface:axis:1.0 video_in TVALID";
  attribute x_interface_info of m_axis_video_tdata : signal is "xilinx.com:interface:axis:1.0 video_out TDATA";
  attribute x_interface_parameter of m_axis_video_tdata : signal is "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000003, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}";
  attribute x_interface_info of s_axis_video_tdata : signal is "xilinx.com:interface:axis:1.0 video_in TDATA";
  attribute x_interface_parameter of s_axis_video_tdata : signal is "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000003, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:Y_400:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_Y {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value Y} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 8}";
begin
U0: entity work.design_1_v_cfa_0_0_v_cfa
     port map (
      S_AXI_ARADDR(8 downto 0) => B"000000000",
      S_AXI_ARREADY => NLW_U0_S_AXI_ARREADY_UNCONNECTED,
      S_AXI_ARVALID => '0',
      S_AXI_AWADDR(8 downto 0) => B"000000000",
      S_AXI_AWREADY => NLW_U0_S_AXI_AWREADY_UNCONNECTED,
      S_AXI_AWVALID => '0',
      S_AXI_BREADY => '0',
      S_AXI_BRESP(1 downto 0) => NLW_U0_S_AXI_BRESP_UNCONNECTED(1 downto 0),
      S_AXI_BVALID => NLW_U0_S_AXI_BVALID_UNCONNECTED,
      S_AXI_RDATA(31 downto 0) => NLW_U0_S_AXI_RDATA_UNCONNECTED(31 downto 0),
      S_AXI_RREADY => '0',
      S_AXI_RRESP(1 downto 0) => NLW_U0_S_AXI_RRESP_UNCONNECTED(1 downto 0),
      S_AXI_RVALID => NLW_U0_S_AXI_RVALID_UNCONNECTED,
      S_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S_AXI_WREADY => NLW_U0_S_AXI_WREADY_UNCONNECTED,
      S_AXI_WSTRB(3 downto 0) => B"0000",
      S_AXI_WVALID => '0',
      aclk => aclk,
      aclken => aclken,
      aresetn => aresetn,
      intc_if(8 downto 0) => NLW_U0_intc_if_UNCONNECTED(8 downto 0),
      irq => NLW_U0_irq_UNCONNECTED,
      m_axis_video_tdata(23 downto 0) => m_axis_video_tdata(23 downto 0),
      m_axis_video_tlast => m_axis_video_tlast,
      m_axis_video_tready => m_axis_video_tready,
      m_axis_video_tuser => m_axis_video_tuser,
      m_axis_video_tvalid => m_axis_video_tvalid,
      s_axi_aclk => '0',
      s_axi_aclken => '1',
      s_axi_aresetn => '1',
      s_axis_video_tdata(7 downto 0) => s_axis_video_tdata(7 downto 0),
      s_axis_video_tlast => s_axis_video_tlast,
      s_axis_video_tready => s_axis_video_tready,
      s_axis_video_tuser => s_axis_video_tuser,
      s_axis_video_tvalid => s_axis_video_tvalid
    );
end STRUCTURE;
