#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Wed Apr  3 19:54:14 2024
# Process ID: 17432
# Current directory: C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_axi_timebase_wdt_0_0_synth_1
# Command line: vivado.exe -log Licenta_Design_axi_timebase_wdt_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Licenta_Design_axi_timebase_wdt_0_0.tcl
# Log file: C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_axi_timebase_wdt_0_0_synth_1/Licenta_Design_axi_timebase_wdt_0_0.vds
# Journal file: C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_axi_timebase_wdt_0_0_synth_1\vivado.jou
# Running On: Patrick, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34193 MB
#-----------------------------------------------------------
source Licenta_Design_axi_timebase_wdt_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 573.719 ; gain = 183.066
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Licenta_Design_axi_timebase_wdt_0_0
Command: synth_design -top Licenta_Design_axi_timebase_wdt_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8484
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.879 ; gain = 438.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Licenta_Design_axi_timebase_wdt_0_0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_axi_timebase_wdt_0_0/synth/Licenta_Design_axi_timebase_wdt_0_0.vhd:87]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WDT_INTERVAL bound to: 30 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_WINDOW_WDT bound to: 0 - type: integer 
	Parameter C_SST_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_COUNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_timebase_wdt_top' declared at 'c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2917' bound to instance 'U0' of component 'axi_timebase_wdt_top' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_axi_timebase_wdt_0_0/synth/Licenta_Design_axi_timebase_wdt_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_timebase_wdt_top' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2959]
INFO: [Synth 8-638] synthesizing module 'axi_timebase_wdt' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1305]
INFO: [Synth 8-638] synthesizing module 'timebase_wdt_core' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:609]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-226] default block is never used [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:631]
INFO: [Synth 8-256] done synthesizing module 'timebase_wdt_core' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:609]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timebase_wdt' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1305]
INFO: [Synth 8-256] done synthesizing module 'axi_timebase_wdt_top' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2959]
INFO: [Synth 8-256] done synthesizing module 'Licenta_Design_axi_timebase_wdt_0_0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_axi_timebase_wdt_0_0/synth/Licenta_Design_axi_timebase_wdt_0_0.vhd:87]
WARNING: [Synth 8-3848] Net wdt_reset_pending in module/entity axi_timebase_wdt_top does not have driver. [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2954]
WARNING: [Synth 8-3848] Net wdt_state_vec in module/entity axi_timebase_wdt_top does not have driver. [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/801d/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2955]
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[12] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[11] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[10] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[9] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[8] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[7] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[6] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[5] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[4] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[3] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[2] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module timebase_wdt_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_reset_pending in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[6] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[5] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[4] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[3] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[2] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[1] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[0] in module axi_timebase_wdt_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.719 ; gain = 557.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.719 ; gain = 557.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.719 ; gain = 557.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1565.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_axi_timebase_wdt_0_0/Licenta_Design_axi_timebase_wdt_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_axi_timebase_wdt_0_0/Licenta_Design_axi_timebase_wdt_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_axi_timebase_wdt_0_0/Licenta_Design_axi_timebase_wdt_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_axi_timebase_wdt_0_0/Licenta_Design_axi_timebase_wdt_0_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_axi_timebase_wdt_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_axi_timebase_wdt_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDR => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1661.395 ; gain = 0.328
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_axi_timebase_wdt_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'WDT_Current_State_reg' in module 'timebase_wdt_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              resetstate |                             0001 |                               00
             expiredonce |                             0010 |                               10
      expiredoncedelayed |                             0100 |                               01
            expiredtwice |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'WDT_Current_State_reg' using encoding 'one-hot' in module 'timebase_wdt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wdt_reset_pending in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[6] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[5] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[4] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[3] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[2] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[1] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdt_state_vec[0] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module axi_timebase_wdt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module axi_timebase_wdt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timebase_wdt_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+----------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                               | Depth x Width | Implemented As | 
+---------------------+----------------------------------------------------------+---------------+----------------+
|timebase_wdt_core    | number                                                   | 32x5          | LUT            | 
|axi_timebase_wdt_top | LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/number | 32x5          | LUT            | 
+---------------------+----------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     4|
|3     |LUT2   |    13|
|4     |LUT3   |    10|
|5     |LUT4   |    11|
|6     |LUT5   |    19|
|7     |LUT6   |    65|
|8     |MUXF7  |     2|
|9     |FDR    |     4|
|10    |FDRE   |   106|
|11    |FDSE   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1661.395 ; gain = 652.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1661.395 ; gain = 557.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1661.395 ; gain = 652.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1661.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FDR => FDRE: 4 instances

Synth Design complete | Checksum: c53515f9
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1661.395 ; gain = 1073.289
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_axi_timebase_wdt_0_0_synth_1/Licenta_Design_axi_timebase_wdt_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Licenta_Design_axi_timebase_wdt_0_0, cache-ID = a760d45e6dec7ddd
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_axi_timebase_wdt_0_0_synth_1/Licenta_Design_axi_timebase_wdt_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Licenta_Design_axi_timebase_wdt_0_0_utilization_synth.rpt -pb Licenta_Design_axi_timebase_wdt_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 19:54:52 2024...
