// Seed: 2813483662
module module_0 #(
    parameter id_25 = 32'd56
) (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    output uwire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output uwire id_11,
    output supply1 id_12,
    input tri id_13,
    output supply0 id_14,
    input uwire id_15
    , id_17
);
  assign id_14 = id_7;
  parameter id_18 = 1;
  assign id_12 = -1;
  wire  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  _id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  localparam id_34 = (id_18);
  assign id_24 = id_29;
  logic id_35[1  +  1 : id_25] = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd26
) (
    input  wor   id_0,
    input  tri   _id_1,
    input  tri0  _id_2,
    output wor   id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  uwire id_6
);
  assign id_3 = -1;
  wire [id_2 : id_1] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_4,
      id_5,
      id_0,
      id_3,
      id_0,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_4
  );
endmodule
