$date
	Sun Oct 23 04:52:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#769842
b11000 &
b11000 %
1$
b11000 !
1"
#769843
0"
#769846
b1100 &
b1100 %
#769850
b110 &
b110 %
#769854
b11 &
b11 %
#769858
b1010 &
b1010 %
#769862
b101 &
b101 %
#769866
b10000 &
b10000 %
#769870
b1000 &
b1000 %
#769874
b100 &
b100 %
#769878
b10 &
b10 %
#769882
b1 &
b1 %
1#
#769886
b0 &
0#
b0 %
0$
#1830957
b111 !
1"
#1830958
b111 &
b111 %
1$
#1830959
0"
#1830962
b10110 &
b10110 %
#1830966
b1011 &
b1011 %
#1830970
b100010 &
b100010 %
#1830974
b10001 &
b10001 %
#1830978
b110100 &
b110100 %
#1830982
b11010 &
b11010 %
#1830986
b1101 &
b1101 %
#1830990
b101000 &
b101000 %
#1830994
b10100 &
b10100 %
#1830998
b1010 &
b1010 %
#1831002
b101 &
b101 %
#1831006
b10000 &
b10000 %
#1831010
b1000 &
b1000 %
#1831014
b100 &
b100 %
#1831018
b10 &
b10 %
#1831022
b1 &
1#
b1 %
#1831026
b0 &
b0 %
0#
0$
#2825234
b11000 &
b11000 %
1$
b11000 !
1"
#2825235
0"
#2825238
b1100 &
b1100 %
#2825242
b110 &
b110 %
#2825246
b11 &
b11 %
#2825250
b1010 &
b1010 %
#2825254
b101 &
b101 %
#2825258
b10000 &
b10000 %
#2825262
b1000 &
b1000 %
#2825266
b100 &
b100 %
#2825270
b10 &
b10 %
#2825274
b1 &
b1 %
1#
#2825278
b0 &
0#
b0 %
0$
#4500012
