// system verilog code for and gate

module andgate
(input logic a,b,
 output logic y);
 
 always_combo
 	y=a&b;
 always_combo
 	y=a|b;

endmodule

