{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644611857199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644611857212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 15:37:37 2022 " "Processing started: Fri Feb 11 15:37:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644611857212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611857212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611857212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644611857921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644611857921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_out-mux_out1 " "Found design unit 1: mux_out-mux_out1" {  } { { "mux_out.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870117 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_out " "Found entity 1: mux_out" {  } { { "mux_out.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_proc-proc " "Found design unit 1: logic_proc-proc" {  } { { "logic_proc.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/logic_proc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870119 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_proc " "Found entity 1: logic_proc" {  } { { "logic_proc.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/logic_proc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4bit-Circuit " "Found design unit 1: full_adder_4bit-Circuit" {  } { { "full_adder_4bit.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_4bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870122 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_4bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1bit-Circuit " "Found design unit 1: full_adder_1bit-Circuit" {  } { { "full_adder_1bit.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870125 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_1bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_mux-mux_logic " "Found design unit 1: hex_mux-mux_logic" {  } { { "hex_mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870128 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_mux " "Found entity 1: hex_mux" {  } { { "hex_mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab2_top-Circuit " "Found design unit 1: LogicalStep_Lab2_top-Circuit" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870132 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644611870188 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex_mux_out1 LogicalStep_Lab2_top.vhd(70) " "VHDL Signal Declaration warning at LogicalStep_Lab2_top.vhd(70): used implicit default value for signal \"hex_mux_out1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644611870189 "|LogicalStep_Lab2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_mux hex_mux:mux1 " "Elaborating entity \"hex_mux\" for hierarchy \"hex_mux:mux1\"" {  } { { "LogicalStep_Lab2_top.vhd" "mux1" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit full_adder_4bit:inst2 " "Elaborating entity \"full_adder_4bit\" for hierarchy \"full_adder_4bit:inst2\"" {  } { { "LogicalStep_Lab2_top.vhd" "inst2" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit full_adder_4bit:inst2\|full_adder_1bit:adder0 " "Elaborating entity \"full_adder_1bit\" for hierarchy \"full_adder_4bit:inst2\|full_adder_1bit:adder0\"" {  } { { "full_adder_4bit.vhd" "adder0" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_4bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_proc logic_proc:inst3 " "Elaborating entity \"logic_proc\" for hierarchy \"logic_proc:inst3\"" {  } { { "LogicalStep_Lab2_top.vhd" "inst3" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_out mux_out:inst4 " "Elaborating entity \"mux_out\" for hierarchy \"mux_out:inst4\"" {  } { { "LogicalStep_Lab2_top.vhd" "inst4" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870199 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[3\] leds\[3\] " "Net \"leds\[3\]\", which fans out to \"leds\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_mux:mux1\|hex_out\[3\] " "Net is fed by \"hex_mux:mux1\|hex_out\[3\]\"" {  } { { "hex_mux.vhd" "hex_out\[3\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_out:inst4\|mux_out_final\[3\] " "Net is fed by \"mux_out:inst4\|mux_out_final\[3\]\"" {  } { { "mux_out.vhd" "mux_out_final\[3\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[3\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1644611870275 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[2\] leds\[2\] " "Net \"leds\[2\]\", which fans out to \"leds\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_mux:mux1\|hex_out\[2\] " "Net is fed by \"hex_mux:mux1\|hex_out\[2\]\"" {  } { { "hex_mux.vhd" "hex_out\[2\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_out:inst4\|mux_out_final\[2\] " "Net is fed by \"mux_out:inst4\|mux_out_final\[2\]\"" {  } { { "mux_out.vhd" "mux_out_final\[2\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[2\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1644611870275 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[1\] leds\[1\] " "Net \"leds\[1\]\", which fans out to \"leds\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_mux:mux1\|hex_out\[1\] " "Net is fed by \"hex_mux:mux1\|hex_out\[1\]\"" {  } { { "hex_mux.vhd" "hex_out\[1\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_out:inst4\|mux_out_final\[1\] " "Net is fed by \"mux_out:inst4\|mux_out_final\[1\]\"" {  } { { "mux_out.vhd" "mux_out_final\[1\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[1\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1644611870275 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[0\] leds\[0\] " "Net \"leds\[0\]\", which fans out to \"leds\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_mux:mux1\|hex_out\[0\] " "Net is fed by \"hex_mux:mux1\|hex_out\[0\]\"" {  } { { "hex_mux.vhd" "hex_out\[0\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_out:inst4\|mux_out_final\[0\] " "Net is fed by \"mux_out:inst4\|mux_out_final\[0\]\"" {  } { { "mux_out.vhd" "mux_out_final\[0\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[0\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1644611870275 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644611870444 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 11 15:37:50 2022 " "Processing ended: Fri Feb 11 15:37:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644611870444 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644611870444 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644611870444 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644611857199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644611857212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 15:37:37 2022 " "Processing started: Fri Feb 11 15:37:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644611857212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611857212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611857212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644611857921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644611857921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_out-mux_out1 " "Found design unit 1: mux_out-mux_out1" {  } { { "mux_out.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870117 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_out " "Found entity 1: mux_out" {  } { { "mux_out.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_proc-proc " "Found design unit 1: logic_proc-proc" {  } { { "logic_proc.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/logic_proc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870119 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_proc " "Found entity 1: logic_proc" {  } { { "logic_proc.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/logic_proc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4bit-Circuit " "Found design unit 1: full_adder_4bit-Circuit" {  } { { "full_adder_4bit.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_4bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870122 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_4bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1bit-Circuit " "Found design unit 1: full_adder_1bit-Circuit" {  } { { "full_adder_1bit.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870125 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_1bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_mux-mux_logic " "Found design unit 1: hex_mux-mux_logic" {  } { { "hex_mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870128 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_mux " "Found entity 1: hex_mux" {  } { { "hex_mux.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab2_top-Circuit " "Found design unit 1: LogicalStep_Lab2_top-Circuit" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870132 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644611870132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644611870188 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex_mux_out1 LogicalStep_Lab2_top.vhd(70) " "VHDL Signal Declaration warning at LogicalStep_Lab2_top.vhd(70): used implicit default value for signal \"hex_mux_out1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644611870189 "|LogicalStep_Lab2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_mux hex_mux:mux1 " "Elaborating entity \"hex_mux\" for hierarchy \"hex_mux:mux1\"" {  } { { "LogicalStep_Lab2_top.vhd" "mux1" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4bit full_adder_4bit:inst2 " "Elaborating entity \"full_adder_4bit\" for hierarchy \"full_adder_4bit:inst2\"" {  } { { "LogicalStep_Lab2_top.vhd" "inst2" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit full_adder_4bit:inst2\|full_adder_1bit:adder0 " "Elaborating entity \"full_adder_1bit\" for hierarchy \"full_adder_4bit:inst2\|full_adder_1bit:adder0\"" {  } { { "full_adder_4bit.vhd" "adder0" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/full_adder_4bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_proc logic_proc:inst3 " "Elaborating entity \"logic_proc\" for hierarchy \"logic_proc:inst3\"" {  } { { "LogicalStep_Lab2_top.vhd" "inst3" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_out mux_out:inst4 " "Elaborating entity \"mux_out\" for hierarchy \"mux_out:inst4\"" {  } { { "LogicalStep_Lab2_top.vhd" "inst4" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644611870199 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[3\] leds\[3\] " "Net \"leds\[3\]\", which fans out to \"leds\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_mux:mux1\|hex_out\[3\] " "Net is fed by \"hex_mux:mux1\|hex_out\[3\]\"" {  } { { "hex_mux.vhd" "hex_out\[3\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_out:inst4\|mux_out_final\[3\] " "Net is fed by \"mux_out:inst4\|mux_out_final\[3\]\"" {  } { { "mux_out.vhd" "mux_out_final\[3\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[3\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1644611870275 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[2\] leds\[2\] " "Net \"leds\[2\]\", which fans out to \"leds\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_mux:mux1\|hex_out\[2\] " "Net is fed by \"hex_mux:mux1\|hex_out\[2\]\"" {  } { { "hex_mux.vhd" "hex_out\[2\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_out:inst4\|mux_out_final\[2\] " "Net is fed by \"mux_out:inst4\|mux_out_final\[2\]\"" {  } { { "mux_out.vhd" "mux_out_final\[2\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[2\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1644611870275 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[1\] leds\[1\] " "Net \"leds\[1\]\", which fans out to \"leds\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_mux:mux1\|hex_out\[1\] " "Net is fed by \"hex_mux:mux1\|hex_out\[1\]\"" {  } { { "hex_mux.vhd" "hex_out\[1\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_out:inst4\|mux_out_final\[1\] " "Net is fed by \"mux_out:inst4\|mux_out_final\[1\]\"" {  } { { "mux_out.vhd" "mux_out_final\[1\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[1\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1644611870275 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "leds\[0\] leds\[0\] " "Net \"leds\[0\]\", which fans out to \"leds\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_mux:mux1\|hex_out\[0\] " "Net is fed by \"hex_mux:mux1\|hex_out\[0\]\"" {  } { { "hex_mux.vhd" "hex_out\[0\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/hex_mux.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_out:inst4\|mux_out_final\[0\] " "Net is fed by \"mux_out:inst4\|mux_out_final\[0\]\"" {  } { { "mux_out.vhd" "mux_out_final\[0\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/mux_out.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1644611870275 ""}  } { { "LogicalStep_Lab2_top.vhd" "leds\[0\]" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1644611870275 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644611870444 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 11 15:37:50 2022 " "Processing ended: Fri Feb 11 15:37:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644611870444 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644611870444 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644611870444 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644611870444 ""}
