{
  "module_name": "qe.h",
  "hash_id": "10e1d0dce6a32d09d887f729407afff46d1323cec1e424c4d28912bc123203d3",
  "original_prompt": "Ingested from linux-6.6.14/include/soc/fsl/qe/qe.h",
  "human_readable_source": " \n \n#ifndef _ASM_POWERPC_QE_H\n#define _ASM_POWERPC_QE_H\n#ifdef __KERNEL__\n\n#include <linux/compiler.h>\n#include <linux/genalloc.h>\n#include <linux/spinlock.h>\n#include <linux/errno.h>\n#include <linux/err.h>\n#include <soc/fsl/cpm.h>\n#include <soc/fsl/qe/immap_qe.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/types.h>\n\n#define QE_NUM_OF_SNUM\t256\t \n#define QE_NUM_OF_BRGS\t16\n#define QE_NUM_OF_PORTS\t1024\n\n \nenum qe_clock {\n\tQE_CLK_NONE = 0,\n\tQE_BRG1,\t\t \n\tQE_BRG2,\t\t \n\tQE_BRG3,\t\t \n\tQE_BRG4,\t\t \n\tQE_BRG5,\t\t \n\tQE_BRG6,\t\t \n\tQE_BRG7,\t\t \n\tQE_BRG8,\t\t \n\tQE_BRG9,\t\t \n\tQE_BRG10,\t\t \n\tQE_BRG11,\t\t \n\tQE_BRG12,\t\t \n\tQE_BRG13,\t\t \n\tQE_BRG14,\t\t \n\tQE_BRG15,\t\t \n\tQE_BRG16,\t\t \n\tQE_CLK1,\t\t \n\tQE_CLK2,\t\t \n\tQE_CLK3,\t\t \n\tQE_CLK4,\t\t \n\tQE_CLK5,\t\t \n\tQE_CLK6,\t\t \n\tQE_CLK7,\t\t \n\tQE_CLK8,\t\t \n\tQE_CLK9,\t\t \n\tQE_CLK10,\t\t \n\tQE_CLK11,\t\t \n\tQE_CLK12,\t\t \n\tQE_CLK13,\t\t \n\tQE_CLK14,\t\t \n\tQE_CLK15,\t\t \n\tQE_CLK16,\t\t \n\tQE_CLK17,\t\t \n\tQE_CLK18,\t\t \n\tQE_CLK19,\t\t \n\tQE_CLK20,\t\t \n\tQE_CLK21,\t\t \n\tQE_CLK22,\t\t \n\tQE_CLK23,\t\t \n\tQE_CLK24,\t\t \n\tQE_RSYNC_PIN,\t\t \n\tQE_TSYNC_PIN,\t\t \n\tQE_CLK_DUMMY\n};\n\nstatic inline bool qe_clock_is_brg(enum qe_clock clk)\n{\n\treturn clk >= QE_BRG1 && clk <= QE_BRG16;\n}\n\nextern spinlock_t cmxgcr_lock;\n\n \n#ifdef CONFIG_QUICC_ENGINE\nextern void qe_reset(void);\n#else\nstatic inline void qe_reset(void) {}\n#endif\n\nint cpm_muram_init(void);\n\n#if defined(CONFIG_CPM) || defined(CONFIG_QUICC_ENGINE)\ns32 cpm_muram_alloc(unsigned long size, unsigned long align);\nvoid cpm_muram_free(s32 offset);\ns32 cpm_muram_alloc_fixed(unsigned long offset, unsigned long size);\nvoid __iomem *cpm_muram_addr(unsigned long offset);\nunsigned long cpm_muram_offset(const void __iomem *addr);\ndma_addr_t cpm_muram_dma(void __iomem *addr);\nvoid cpm_muram_free_addr(const void __iomem *addr);\n#else\nstatic inline s32 cpm_muram_alloc(unsigned long size,\n\t\t\t\t  unsigned long align)\n{\n\treturn -ENOSYS;\n}\n\nstatic inline void cpm_muram_free(s32 offset)\n{\n}\n\nstatic inline s32 cpm_muram_alloc_fixed(unsigned long offset,\n\t\t\t\t\tunsigned long size)\n{\n\treturn -ENOSYS;\n}\n\nstatic inline void __iomem *cpm_muram_addr(unsigned long offset)\n{\n\treturn NULL;\n}\n\nstatic inline unsigned long cpm_muram_offset(const void __iomem *addr)\n{\n\treturn -ENOSYS;\n}\n\nstatic inline dma_addr_t cpm_muram_dma(void __iomem *addr)\n{\n\treturn 0;\n}\nstatic inline void cpm_muram_free_addr(const void __iomem *addr)\n{\n}\n#endif  \n\n \n#define QE_PIO_PINS 32\n\nstruct qe_pio_regs {\n\t__be32\tcpodr;\t\t \n\t__be32\tcpdata;\t\t \n\t__be32\tcpdir1;\t\t \n\t__be32\tcpdir2;\t\t \n\t__be32\tcppar1;\t\t \n\t__be32\tcppar2;\t\t \n#ifdef CONFIG_PPC_85xx\n\tu8\tpad[8];\n#endif\n};\n\n#define QE_PIO_DIR_IN\t2\n#define QE_PIO_DIR_OUT\t1\nextern void __par_io_config_pin(struct qe_pio_regs __iomem *par_io, u8 pin,\n\t\t\t\tint dir, int open_drain, int assignment,\n\t\t\t\tint has_irq);\n#ifdef CONFIG_QUICC_ENGINE\nextern int par_io_init(struct device_node *np);\nextern int par_io_of_config(struct device_node *np);\nextern int par_io_config_pin(u8 port, u8 pin, int dir, int open_drain,\n\t\t\t     int assignment, int has_irq);\nextern int par_io_data_set(u8 port, u8 pin, u8 val);\n#else\nstatic inline int par_io_init(struct device_node *np) { return -ENOSYS; }\nstatic inline int par_io_of_config(struct device_node *np) { return -ENOSYS; }\nstatic inline int par_io_config_pin(u8 port, u8 pin, int dir, int open_drain,\n\t\tint assignment, int has_irq) { return -ENOSYS; }\nstatic inline int par_io_data_set(u8 port, u8 pin, u8 val) { return -ENOSYS; }\n#endif  \n\n \nstruct device;\nstruct qe_pin;\n#ifdef CONFIG_QE_GPIO\nextern struct qe_pin *qe_pin_request(struct device *dev, int index);\nextern void qe_pin_free(struct qe_pin *qe_pin);\nextern void qe_pin_set_gpio(struct qe_pin *qe_pin);\nextern void qe_pin_set_dedicated(struct qe_pin *pin);\n#else\nstatic inline struct qe_pin *qe_pin_request(struct device *dev, int index)\n{\n\treturn ERR_PTR(-ENOSYS);\n}\nstatic inline void qe_pin_free(struct qe_pin *qe_pin) {}\nstatic inline void qe_pin_set_gpio(struct qe_pin *qe_pin) {}\nstatic inline void qe_pin_set_dedicated(struct qe_pin *pin) {}\n#endif  \n\n#ifdef CONFIG_QUICC_ENGINE\nint qe_issue_cmd(u32 cmd, u32 device, u8 mcn_protocol, u32 cmd_input);\n#else\nstatic inline int qe_issue_cmd(u32 cmd, u32 device, u8 mcn_protocol,\n\t\t\t       u32 cmd_input)\n{\n\treturn -ENOSYS;\n}\n#endif  \n\n \nenum qe_clock qe_clock_source(const char *source);\nunsigned int qe_get_brg_clk(void);\nint qe_setbrg(enum qe_clock brg, unsigned int rate, unsigned int multiplier);\nint qe_get_snum(void);\nvoid qe_put_snum(u8 snum);\nunsigned int qe_get_num_of_risc(void);\nunsigned int qe_get_num_of_snums(void);\n\nstatic inline int qe_alive_during_sleep(void)\n{\n\t \n#ifdef CONFIG_PPC_85xx\n\treturn 0;\n#else\n\treturn 1;\n#endif\n}\n\n \n#define qe_muram_init cpm_muram_init\n#define qe_muram_alloc cpm_muram_alloc\n#define qe_muram_alloc_fixed cpm_muram_alloc_fixed\n#define qe_muram_free cpm_muram_free\n#define qe_muram_addr cpm_muram_addr\n#define qe_muram_offset cpm_muram_offset\n#define qe_muram_dma cpm_muram_dma\n#define qe_muram_free_addr cpm_muram_free_addr\n\n#define qe_setbits_be32(_addr, _v) iowrite32be(ioread32be(_addr) |  (_v), (_addr))\n#define qe_clrbits_be32(_addr, _v) iowrite32be(ioread32be(_addr) & ~(_v), (_addr))\n\n#define qe_setbits_be16(_addr, _v) iowrite16be(ioread16be(_addr) |  (_v), (_addr))\n#define qe_clrbits_be16(_addr, _v) iowrite16be(ioread16be(_addr) & ~(_v), (_addr))\n\n#define qe_setbits_8(_addr, _v) iowrite8(ioread8(_addr) |  (_v), (_addr))\n#define qe_clrbits_8(_addr, _v) iowrite8(ioread8(_addr) & ~(_v), (_addr))\n\n#define qe_clrsetbits_be32(addr, clear, set) \\\n\tiowrite32be((ioread32be(addr) & ~(clear)) | (set), (addr))\n#define qe_clrsetbits_be16(addr, clear, set) \\\n\tiowrite16be((ioread16be(addr) & ~(clear)) | (set), (addr))\n#define qe_clrsetbits_8(addr, clear, set) \\\n\tiowrite8((ioread8(addr) & ~(clear)) | (set), (addr))\n\n \nstruct qe_firmware {\n\tstruct qe_header {\n\t\t__be32 length;   \n\t\tu8 magic[3];     \n\t\tu8 version;      \n\t} header;\n\tu8 id[62];       \n\tu8 split;\t \n\tu8 count;        \n\tstruct {\n\t\t__be16 model;   \t \n\t\tu8 major;       \t \n\t\tu8 minor;       \t \n\t} __attribute__ ((packed)) soc;\n\tu8 padding[4];\t\t\t \n\t__be64 extended_modes;\t\t \n\t__be32 vtraps[8];\t\t \n\tu8 reserved[4];\t\t\t \n\tstruct qe_microcode {\n\t\tu8 id[32];      \t \n\t\t__be32 traps[16];        \n\t\t__be32 eccr;    \t \n\t\t__be32 iram_offset;      \n\t\t__be32 count;   \t \n\t\t__be32 code_offset;      \n\t\tu8 major;       \t \n\t\tu8 minor;       \t \n\t\tu8 revision;\t\t \n\t\tu8 padding;\t\t \n\t\tu8 reserved[4];\t\t \n\t} __packed microcode[];\n\t \n\t \n} __attribute__ ((packed));\n\nstruct qe_firmware_info {\n\tchar id[64];\t\t \n\tu32 vtraps[8];\t\t \n\tu64 extended_modes;\t \n};\n\n#ifdef CONFIG_QUICC_ENGINE\n \nint qe_upload_firmware(const struct qe_firmware *firmware);\n#else\nstatic inline int qe_upload_firmware(const struct qe_firmware *firmware)\n{\n\treturn -ENOSYS;\n}\n#endif  \n\n \nstruct qe_firmware_info *qe_get_firmware_info(void);\n\n \nint qe_usb_clock_set(enum qe_clock clk, int rate);\n\n \nstruct qe_bd {\n\t__be16 status;\n\t__be16 length;\n\t__be32 buf;\n} __attribute__ ((packed));\n\n#define BD_STATUS_MASK\t0xffff0000\n#define BD_LENGTH_MASK\t0x0000ffff\n\n \n#define QE_INTR_TABLE_ALIGN\t16\t \n#define QE_ALIGNMENT_OF_BD\t8\n#define QE_ALIGNMENT_OF_PRAM\t64\n\n \n#define QE_RISC_ALLOCATION_RISC1\t0x1   \n#define QE_RISC_ALLOCATION_RISC2\t0x2   \n#define QE_RISC_ALLOCATION_RISC3\t0x4   \n#define QE_RISC_ALLOCATION_RISC4\t0x8   \n#define QE_RISC_ALLOCATION_RISC1_AND_RISC2\t(QE_RISC_ALLOCATION_RISC1 | \\\n\t\t\t\t\t\t QE_RISC_ALLOCATION_RISC2)\n#define QE_RISC_ALLOCATION_FOUR_RISCS\t(QE_RISC_ALLOCATION_RISC1 | \\\n\t\t\t\t\t QE_RISC_ALLOCATION_RISC2 | \\\n\t\t\t\t\t QE_RISC_ALLOCATION_RISC3 | \\\n\t\t\t\t\t QE_RISC_ALLOCATION_RISC4)\n\n \nenum qe_fltr_tbl_lookup_key_size {\n\tQE_FLTR_TABLE_LOOKUP_KEY_SIZE_8_BYTES\n\t\t= 0x3f,\t\t \n\tQE_FLTR_TABLE_LOOKUP_KEY_SIZE_16_BYTES\n\t\t= 0x5f,\t\t \n};\n\n \nenum qe_fltr_largest_external_tbl_lookup_key_size {\n\tQE_FLTR_LARGEST_EXTERNAL_TABLE_LOOKUP_KEY_SIZE_NONE\n\t\t= 0x0, \n\tQE_FLTR_LARGEST_EXTERNAL_TABLE_LOOKUP_KEY_SIZE_8_BYTES\n\t\t= QE_FLTR_TABLE_LOOKUP_KEY_SIZE_8_BYTES,\t \n\tQE_FLTR_LARGEST_EXTERNAL_TABLE_LOOKUP_KEY_SIZE_16_BYTES\n\t\t= QE_FLTR_TABLE_LOOKUP_KEY_SIZE_16_BYTES,\t \n};\n\n \nstruct qe_timer_tables {\n\tu16 tm_base;\t\t \n\tu16 tm_ptr;\t\t \n\tu16 r_tmr;\t\t \n\tu16 r_tmv;\t\t \n\tu32 tm_cmd;\t\t \n\tu32 tm_cnt;\t\t \n} __attribute__ ((packed));\n\n#define QE_FLTR_TAD_SIZE\t8\n\n \nstruct qe_fltr_tad {\n\tu8 serialized[QE_FLTR_TAD_SIZE];\n} __attribute__ ((packed));\n\n \nenum comm_dir {\n\tCOMM_DIR_NONE = 0,\n\tCOMM_DIR_RX = 1,\n\tCOMM_DIR_TX = 2,\n\tCOMM_DIR_RX_AND_TX = 3\n};\n\n \n#define QE_CMXUCR_MII_ENET_MNG\t\t0x00007000\n#define QE_CMXUCR_MII_ENET_MNG_SHIFT\t12\n#define QE_CMXUCR_GRANT\t\t\t0x00008000\n#define QE_CMXUCR_TSA\t\t\t0x00004000\n#define QE_CMXUCR_BKPT\t\t\t0x00000100\n#define QE_CMXUCR_TX_CLK_SRC_MASK\t0x0000000F\n\n \n#define QE_CMXGCR_MII_ENET_MNG\t\t0x00007000\n#define QE_CMXGCR_MII_ENET_MNG_SHIFT\t12\n#define QE_CMXGCR_USBCS\t\t\t0x0000000f\n#define QE_CMXGCR_USBCS_CLK3\t\t0x1\n#define QE_CMXGCR_USBCS_CLK5\t\t0x2\n#define QE_CMXGCR_USBCS_CLK7\t\t0x3\n#define QE_CMXGCR_USBCS_CLK9\t\t0x4\n#define QE_CMXGCR_USBCS_CLK13\t\t0x5\n#define QE_CMXGCR_USBCS_CLK17\t\t0x6\n#define QE_CMXGCR_USBCS_CLK19\t\t0x7\n#define QE_CMXGCR_USBCS_CLK21\t\t0x8\n#define QE_CMXGCR_USBCS_BRG9\t\t0x9\n#define QE_CMXGCR_USBCS_BRG10\t\t0xa\n\n \n#define QE_CR_FLG\t\t\t0x00010000\n#define QE_RESET\t\t\t0x80000000\n#define QE_INIT_TX_RX\t\t\t0x00000000\n#define QE_INIT_RX\t\t\t0x00000001\n#define QE_INIT_TX\t\t\t0x00000002\n#define QE_ENTER_HUNT_MODE\t\t0x00000003\n#define QE_STOP_TX\t\t\t0x00000004\n#define QE_GRACEFUL_STOP_TX\t\t0x00000005\n#define QE_RESTART_TX\t\t\t0x00000006\n#define QE_CLOSE_RX_BD\t\t\t0x00000007\n#define QE_SWITCH_COMMAND\t\t0x00000007\n#define QE_SET_GROUP_ADDRESS\t\t0x00000008\n#define QE_START_IDMA\t\t\t0x00000009\n#define QE_MCC_STOP_RX\t\t\t0x00000009\n#define QE_ATM_TRANSMIT\t\t\t0x0000000a\n#define QE_HPAC_CLEAR_ALL\t\t0x0000000b\n#define QE_GRACEFUL_STOP_RX\t\t0x0000001a\n#define QE_RESTART_RX\t\t\t0x0000001b\n#define QE_HPAC_SET_PRIORITY\t\t0x0000010b\n#define QE_HPAC_STOP_TX\t\t\t0x0000020b\n#define QE_HPAC_STOP_RX\t\t\t0x0000030b\n#define QE_HPAC_GRACEFUL_STOP_TX\t0x0000040b\n#define QE_HPAC_GRACEFUL_STOP_RX\t0x0000050b\n#define QE_HPAC_START_TX\t\t0x0000060b\n#define QE_HPAC_START_RX\t\t0x0000070b\n#define QE_USB_STOP_TX\t\t\t0x0000000a\n#define QE_USB_RESTART_TX\t\t0x0000000c\n#define QE_QMC_STOP_TX\t\t\t0x0000000c\n#define QE_QMC_STOP_RX\t\t\t0x0000000d\n#define QE_SS7_SU_FIL_RESET\t\t0x0000000e\n \n#define QE_RESET_BCS\t\t\t0x0000000a\n#define QE_MCC_INIT_TX_RX_16\t\t0x00000003\n#define QE_MCC_STOP_TX\t\t\t0x00000004\n#define QE_MCC_INIT_TX_1\t\t0x00000005\n#define QE_MCC_INIT_RX_1\t\t0x00000006\n#define QE_MCC_RESET\t\t\t0x00000007\n#define QE_SET_TIMER\t\t\t0x00000008\n#define QE_RANDOM_NUMBER\t\t0x0000000c\n#define QE_ATM_MULTI_THREAD_INIT\t0x00000011\n#define QE_ASSIGN_PAGE\t\t\t0x00000012\n#define QE_ADD_REMOVE_HASH_ENTRY\t0x00000013\n#define QE_START_FLOW_CONTROL\t\t0x00000014\n#define QE_STOP_FLOW_CONTROL\t\t0x00000015\n#define QE_ASSIGN_PAGE_TO_DEVICE\t0x00000016\n\n#define QE_ASSIGN_RISC\t\t\t0x00000010\n#define QE_CR_MCN_NORMAL_SHIFT\t\t6\n#define QE_CR_MCN_USB_SHIFT\t\t4\n#define QE_CR_MCN_RISC_ASSIGN_SHIFT\t8\n#define QE_CR_SNUM_SHIFT\t\t17\n\n \n#define QE_CR_SUBBLOCK_INVALID\t\t0x00000000\n#define QE_CR_SUBBLOCK_USB\t\t0x03200000\n#define QE_CR_SUBBLOCK_UCCFAST1\t\t0x02000000\n#define QE_CR_SUBBLOCK_UCCFAST2\t\t0x02200000\n#define QE_CR_SUBBLOCK_UCCFAST3\t\t0x02400000\n#define QE_CR_SUBBLOCK_UCCFAST4\t\t0x02600000\n#define QE_CR_SUBBLOCK_UCCFAST5\t\t0x02800000\n#define QE_CR_SUBBLOCK_UCCFAST6\t\t0x02a00000\n#define QE_CR_SUBBLOCK_UCCFAST7\t\t0x02c00000\n#define QE_CR_SUBBLOCK_UCCFAST8\t\t0x02e00000\n#define QE_CR_SUBBLOCK_UCCSLOW1\t\t0x00000000\n#define QE_CR_SUBBLOCK_UCCSLOW2\t\t0x00200000\n#define QE_CR_SUBBLOCK_UCCSLOW3\t\t0x00400000\n#define QE_CR_SUBBLOCK_UCCSLOW4\t\t0x00600000\n#define QE_CR_SUBBLOCK_UCCSLOW5\t\t0x00800000\n#define QE_CR_SUBBLOCK_UCCSLOW6\t\t0x00a00000\n#define QE_CR_SUBBLOCK_UCCSLOW7\t\t0x00c00000\n#define QE_CR_SUBBLOCK_UCCSLOW8\t\t0x00e00000\n#define QE_CR_SUBBLOCK_MCC1\t\t0x03800000\n#define QE_CR_SUBBLOCK_MCC2\t\t0x03a00000\n#define QE_CR_SUBBLOCK_MCC3\t\t0x03000000\n#define QE_CR_SUBBLOCK_IDMA1\t\t0x02800000\n#define QE_CR_SUBBLOCK_IDMA2\t\t0x02a00000\n#define QE_CR_SUBBLOCK_IDMA3\t\t0x02c00000\n#define QE_CR_SUBBLOCK_IDMA4\t\t0x02e00000\n#define QE_CR_SUBBLOCK_HPAC\t\t0x01e00000\n#define QE_CR_SUBBLOCK_SPI1\t\t0x01400000\n#define QE_CR_SUBBLOCK_SPI2\t\t0x01600000\n#define QE_CR_SUBBLOCK_RAND\t\t0x01c00000\n#define QE_CR_SUBBLOCK_TIMER\t\t0x01e00000\n#define QE_CR_SUBBLOCK_GENERAL\t\t0x03c00000\n\n \n#define QE_CR_PROTOCOL_UNSPECIFIED\t0x00\t \n#define QE_CR_PROTOCOL_HDLC_TRANSPARENT\t0x00\n#define QE_CR_PROTOCOL_QMC\t\t0x02\n#define QE_CR_PROTOCOL_UART\t\t0x04\n#define QE_CR_PROTOCOL_ATM_POS\t\t0x0A\n#define QE_CR_PROTOCOL_ETHERNET\t\t0x0C\n#define QE_CR_PROTOCOL_L2_SWITCH\t0x0D\n\n \n#define QE_BRGC_ENABLE\t\t0x00010000\n#define QE_BRGC_DIVISOR_SHIFT\t1\n#define QE_BRGC_DIVISOR_MAX\t0xFFF\n#define QE_BRGC_DIV16\t\t1\n\n \n#define QE_GTCFR1_PCAS\t0x80\n#define QE_GTCFR1_STP2\t0x20\n#define QE_GTCFR1_RST2\t0x10\n#define QE_GTCFR1_GM2\t0x08\n#define QE_GTCFR1_GM1\t0x04\n#define QE_GTCFR1_STP1\t0x02\n#define QE_GTCFR1_RST1\t0x01\n\n \n#define QE_SDSR_BER1\t0x02000000\n#define QE_SDSR_BER2\t0x01000000\n\n#define QE_SDMR_GLB_1_MSK\t0x80000000\n#define QE_SDMR_ADR_SEL\t\t0x20000000\n#define QE_SDMR_BER1_MSK\t0x02000000\n#define QE_SDMR_BER2_MSK\t0x01000000\n#define QE_SDMR_EB1_MSK\t\t0x00800000\n#define QE_SDMR_ER1_MSK\t\t0x00080000\n#define QE_SDMR_ER2_MSK\t\t0x00040000\n#define QE_SDMR_CEN_MASK\t0x0000E000\n#define QE_SDMR_SBER_1\t\t0x00000200\n#define QE_SDMR_SBER_2\t\t0x00000200\n#define QE_SDMR_EB1_PR_MASK\t0x000000C0\n#define QE_SDMR_ER1_PR\t\t0x00000008\n\n#define QE_SDMR_CEN_SHIFT\t13\n#define QE_SDMR_EB1_PR_SHIFT\t6\n\n#define QE_SDTM_MSNUM_SHIFT\t24\n\n#define QE_SDEBCR_BA_MASK\t0x01FFFFFF\n\n \n#define QE_CP_CERCR_MEE\t\t0x8000\t \n#define QE_CP_CERCR_IEE\t\t0x4000\t \n#define QE_CP_CERCR_CIR\t\t0x0800\t \n\n \n#define QE_IRAM_IADD_AIE\t0x80000000\t \n#define QE_IRAM_IADD_BADDR\t0x00080000\t \n#define QE_IRAM_READY           0x80000000       \n\n \n#define UPGCR_PROTOCOL\t0x80000000\t \n#define UPGCR_TMS\t0x40000000\t \n#define UPGCR_RMS\t0x20000000\t \n#define UPGCR_ADDR\t0x10000000\t \n#define UPGCR_DIAG\t0x01000000\t \n\n \n#define UCC_GUEMR_MODE_MASK_RX\t0x02\n#define UCC_GUEMR_MODE_FAST_RX\t0x02\n#define UCC_GUEMR_MODE_SLOW_RX\t0x00\n#define UCC_GUEMR_MODE_MASK_TX\t0x01\n#define UCC_GUEMR_MODE_FAST_TX\t0x01\n#define UCC_GUEMR_MODE_SLOW_TX\t0x00\n#define UCC_GUEMR_MODE_MASK (UCC_GUEMR_MODE_MASK_RX | UCC_GUEMR_MODE_MASK_TX)\n#define UCC_GUEMR_SET_RESERVED3\t0x10\t \n\n \nstruct ucc_slow_pram {\n\t__be16 rbase;\t\t \n\t__be16 tbase;\t\t \n\tu8 rbmr;\t\t \n\tu8 tbmr;\t\t \n\t__be16 mrblr;\t\t \n\t__be32 rstate;\t\t \n\t__be32 rptr;\t\t \n\t__be16 rbptr;\t\t \n\t__be16 rcount;\t\t \n\t__be32 rtemp;\t\t \n\t__be32 tstate;\t\t \n\t__be32 tptr;\t\t \n\t__be16 tbptr;\t\t \n\t__be16 tcount;\t\t \n\t__be32 ttemp;\t\t \n\t__be32 rcrc;\t\t \n\t__be32 tcrc;\t\t \n} __attribute__ ((packed));\n\n \n#define UCC_SLOW_GUMR_H_SAM_QMC\t\t0x00000000\n#define UCC_SLOW_GUMR_H_SAM_SATM\t0x00008000\n#define UCC_SLOW_GUMR_H_REVD\t\t0x00002000\n#define UCC_SLOW_GUMR_H_TRX\t\t0x00001000\n#define UCC_SLOW_GUMR_H_TTX\t\t0x00000800\n#define UCC_SLOW_GUMR_H_CDP\t\t0x00000400\n#define UCC_SLOW_GUMR_H_CTSP\t\t0x00000200\n#define UCC_SLOW_GUMR_H_CDS\t\t0x00000100\n#define UCC_SLOW_GUMR_H_CTSS\t\t0x00000080\n#define UCC_SLOW_GUMR_H_TFL\t\t0x00000040\n#define UCC_SLOW_GUMR_H_RFW\t\t0x00000020\n#define UCC_SLOW_GUMR_H_TXSY\t\t0x00000010\n#define UCC_SLOW_GUMR_H_4SYNC\t\t0x00000004\n#define UCC_SLOW_GUMR_H_8SYNC\t\t0x00000008\n#define UCC_SLOW_GUMR_H_16SYNC\t\t0x0000000c\n#define UCC_SLOW_GUMR_H_RTSM\t\t0x00000002\n#define UCC_SLOW_GUMR_H_RSYN\t\t0x00000001\n\n#define UCC_SLOW_GUMR_L_TCI\t\t0x10000000\n#define UCC_SLOW_GUMR_L_RINV\t\t0x02000000\n#define UCC_SLOW_GUMR_L_TINV\t\t0x01000000\n#define UCC_SLOW_GUMR_L_TEND\t\t0x00040000\n#define UCC_SLOW_GUMR_L_TDCR_MASK\t0x00030000\n#define UCC_SLOW_GUMR_L_TDCR_32\t        0x00030000\n#define UCC_SLOW_GUMR_L_TDCR_16\t        0x00020000\n#define UCC_SLOW_GUMR_L_TDCR_8\t        0x00010000\n#define UCC_SLOW_GUMR_L_TDCR_1\t        0x00000000\n#define UCC_SLOW_GUMR_L_RDCR_MASK\t0x0000c000\n#define UCC_SLOW_GUMR_L_RDCR_32\t\t0x0000c000\n#define UCC_SLOW_GUMR_L_RDCR_16\t        0x00008000\n#define UCC_SLOW_GUMR_L_RDCR_8\t        0x00004000\n#define UCC_SLOW_GUMR_L_RDCR_1\t\t0x00000000\n#define UCC_SLOW_GUMR_L_RENC_NRZI\t0x00000800\n#define UCC_SLOW_GUMR_L_RENC_NRZ\t0x00000000\n#define UCC_SLOW_GUMR_L_TENC_NRZI\t0x00000100\n#define UCC_SLOW_GUMR_L_TENC_NRZ\t0x00000000\n#define UCC_SLOW_GUMR_L_DIAG_MASK\t0x000000c0\n#define UCC_SLOW_GUMR_L_DIAG_LE\t        0x000000c0\n#define UCC_SLOW_GUMR_L_DIAG_ECHO\t0x00000080\n#define UCC_SLOW_GUMR_L_DIAG_LOOP\t0x00000040\n#define UCC_SLOW_GUMR_L_DIAG_NORM\t0x00000000\n#define UCC_SLOW_GUMR_L_ENR\t\t0x00000020\n#define UCC_SLOW_GUMR_L_ENT\t\t0x00000010\n#define UCC_SLOW_GUMR_L_MODE_MASK\t0x0000000F\n#define UCC_SLOW_GUMR_L_MODE_BISYNC\t0x00000008\n#define UCC_SLOW_GUMR_L_MODE_AHDLC\t0x00000006\n#define UCC_SLOW_GUMR_L_MODE_UART\t0x00000004\n#define UCC_SLOW_GUMR_L_MODE_QMC\t0x00000002\n\n \n#define UCC_FAST_GUMR_LOOPBACK\t0x40000000\n#define UCC_FAST_GUMR_TCI\t0x20000000\n#define UCC_FAST_GUMR_TRX\t0x10000000\n#define UCC_FAST_GUMR_TTX\t0x08000000\n#define UCC_FAST_GUMR_CDP\t0x04000000\n#define UCC_FAST_GUMR_CTSP\t0x02000000\n#define UCC_FAST_GUMR_CDS\t0x01000000\n#define UCC_FAST_GUMR_CTSS\t0x00800000\n#define UCC_FAST_GUMR_TXSY\t0x00020000\n#define UCC_FAST_GUMR_RSYN\t0x00010000\n#define UCC_FAST_GUMR_SYNL_MASK\t0x0000C000\n#define UCC_FAST_GUMR_SYNL_16\t0x0000C000\n#define UCC_FAST_GUMR_SYNL_8\t0x00008000\n#define UCC_FAST_GUMR_SYNL_AUTO\t0x00004000\n#define UCC_FAST_GUMR_RTSM\t0x00002000\n#define UCC_FAST_GUMR_REVD\t0x00000400\n#define UCC_FAST_GUMR_ENR\t0x00000020\n#define UCC_FAST_GUMR_ENT\t0x00000010\n\n \n#define UCC_UART_UCCE_AB\t0x0200\n#define UCC_UART_UCCE_IDLE\t0x0100\n#define UCC_UART_UCCE_GRA\t0x0080\n#define UCC_UART_UCCE_BRKE\t0x0040\n#define UCC_UART_UCCE_BRKS\t0x0020\n#define UCC_UART_UCCE_CCR\t0x0008\n#define UCC_UART_UCCE_BSY\t0x0004\n#define UCC_UART_UCCE_TX\t0x0002\n#define UCC_UART_UCCE_RX\t0x0001\n\n \n#define UCC_HDLC_UCCE_GLR\t0x1000\n#define UCC_HDLC_UCCE_GLT\t0x0800\n#define UCC_HDLC_UCCE_IDLE\t0x0100\n#define UCC_HDLC_UCCE_BRKE\t0x0040\n#define UCC_HDLC_UCCE_BRKS\t0x0020\n#define UCC_HDLC_UCCE_TXE\t0x0010\n#define UCC_HDLC_UCCE_RXF\t0x0008\n#define UCC_HDLC_UCCE_BSY\t0x0004\n#define UCC_HDLC_UCCE_TXB\t0x0002\n#define UCC_HDLC_UCCE_RXB\t0x0001\n\n \n#define UCC_BISYNC_UCCE_GRA\t0x0080\n#define UCC_BISYNC_UCCE_TXE\t0x0010\n#define UCC_BISYNC_UCCE_RCH\t0x0008\n#define UCC_BISYNC_UCCE_BSY\t0x0004\n#define UCC_BISYNC_UCCE_TXB\t0x0002\n#define UCC_BISYNC_UCCE_RXB\t0x0001\n\n \n#define UCC_GETH_UCCE_MPD       0x80000000\n#define UCC_GETH_UCCE_SCAR      0x40000000\n#define UCC_GETH_UCCE_GRA       0x20000000\n#define UCC_GETH_UCCE_CBPR      0x10000000\n#define UCC_GETH_UCCE_BSY       0x08000000\n#define UCC_GETH_UCCE_RXC       0x04000000\n#define UCC_GETH_UCCE_TXC       0x02000000\n#define UCC_GETH_UCCE_TXE       0x01000000\n#define UCC_GETH_UCCE_TXB7      0x00800000\n#define UCC_GETH_UCCE_TXB6      0x00400000\n#define UCC_GETH_UCCE_TXB5      0x00200000\n#define UCC_GETH_UCCE_TXB4      0x00100000\n#define UCC_GETH_UCCE_TXB3      0x00080000\n#define UCC_GETH_UCCE_TXB2      0x00040000\n#define UCC_GETH_UCCE_TXB1      0x00020000\n#define UCC_GETH_UCCE_TXB0      0x00010000\n#define UCC_GETH_UCCE_RXB7      0x00008000\n#define UCC_GETH_UCCE_RXB6      0x00004000\n#define UCC_GETH_UCCE_RXB5      0x00002000\n#define UCC_GETH_UCCE_RXB4      0x00001000\n#define UCC_GETH_UCCE_RXB3      0x00000800\n#define UCC_GETH_UCCE_RXB2      0x00000400\n#define UCC_GETH_UCCE_RXB1      0x00000200\n#define UCC_GETH_UCCE_RXB0      0x00000100\n#define UCC_GETH_UCCE_RXF7      0x00000080\n#define UCC_GETH_UCCE_RXF6      0x00000040\n#define UCC_GETH_UCCE_RXF5      0x00000020\n#define UCC_GETH_UCCE_RXF4      0x00000010\n#define UCC_GETH_UCCE_RXF3      0x00000008\n#define UCC_GETH_UCCE_RXF2      0x00000004\n#define UCC_GETH_UCCE_RXF1      0x00000002\n#define UCC_GETH_UCCE_RXF0      0x00000001\n\n \n#define UCC_UART_UPSMR_FLC\t\t0x8000\n#define UCC_UART_UPSMR_SL\t\t0x4000\n#define UCC_UART_UPSMR_CL_MASK\t\t0x3000\n#define UCC_UART_UPSMR_CL_8\t\t0x3000\n#define UCC_UART_UPSMR_CL_7\t\t0x2000\n#define UCC_UART_UPSMR_CL_6\t\t0x1000\n#define UCC_UART_UPSMR_CL_5\t\t0x0000\n#define UCC_UART_UPSMR_UM_MASK\t\t0x0c00\n#define UCC_UART_UPSMR_UM_NORMAL\t0x0000\n#define UCC_UART_UPSMR_UM_MAN_MULTI\t0x0400\n#define UCC_UART_UPSMR_UM_AUTO_MULTI\t0x0c00\n#define UCC_UART_UPSMR_FRZ\t\t0x0200\n#define UCC_UART_UPSMR_RZS\t\t0x0100\n#define UCC_UART_UPSMR_SYN\t\t0x0080\n#define UCC_UART_UPSMR_DRT\t\t0x0040\n#define UCC_UART_UPSMR_PEN\t\t0x0010\n#define UCC_UART_UPSMR_RPM_MASK\t\t0x000c\n#define UCC_UART_UPSMR_RPM_ODD\t\t0x0000\n#define UCC_UART_UPSMR_RPM_LOW\t\t0x0004\n#define UCC_UART_UPSMR_RPM_EVEN\t\t0x0008\n#define UCC_UART_UPSMR_RPM_HIGH\t\t0x000C\n#define UCC_UART_UPSMR_TPM_MASK\t\t0x0003\n#define UCC_UART_UPSMR_TPM_ODD\t\t0x0000\n#define UCC_UART_UPSMR_TPM_LOW\t\t0x0001\n#define UCC_UART_UPSMR_TPM_EVEN\t\t0x0002\n#define UCC_UART_UPSMR_TPM_HIGH\t\t0x0003\n\n \n#define UCC_GETH_UPSMR_FTFE     0x80000000\n#define UCC_GETH_UPSMR_PTPE     0x40000000\n#define UCC_GETH_UPSMR_ECM      0x04000000\n#define UCC_GETH_UPSMR_HSE      0x02000000\n#define UCC_GETH_UPSMR_PRO      0x00400000\n#define UCC_GETH_UPSMR_CAP      0x00200000\n#define UCC_GETH_UPSMR_RSH      0x00100000\n#define UCC_GETH_UPSMR_RPM      0x00080000\n#define UCC_GETH_UPSMR_R10M     0x00040000\n#define UCC_GETH_UPSMR_RLPB     0x00020000\n#define UCC_GETH_UPSMR_TBIM     0x00010000\n#define UCC_GETH_UPSMR_RES1     0x00002000\n#define UCC_GETH_UPSMR_RMM      0x00001000\n#define UCC_GETH_UPSMR_CAM      0x00000400\n#define UCC_GETH_UPSMR_BRO      0x00000200\n#define UCC_GETH_UPSMR_SMM\t0x00000080\n#define UCC_GETH_UPSMR_SGMM\t0x00000020\n\n \n#define UCC_HDLC_UPSMR_RTE\t0x02000000\n#define UCC_HDLC_UPSMR_BUS\t0x00200000\n#define UCC_HDLC_UPSMR_CW8\t0x00007000\n\n \n#define UCC_SLOW_TOD\t0x8000\n#define UCC_FAST_TOD\t0x8000\n\n \n \n#define UCC_BMR_GBL\t\t0x20\n#define UCC_BMR_BO_BE\t\t0x10\n#define UCC_BMR_CETM\t\t0x04\n#define UCC_BMR_DTB\t\t0x02\n#define UCC_BMR_BDB\t\t0x01\n\n \n#define FC_GBL\t\t\t\t0x20\n#define FC_DTB_LCL\t\t\t0x02\n#define UCC_FAST_FUNCTION_CODE_GBL\t0x20\n#define UCC_FAST_FUNCTION_CODE_DTB_LCL\t0x02\n#define UCC_FAST_FUNCTION_CODE_BDB_LCL\t0x01\n\n#endif  \n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}