<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test_ddr_mgr.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../../DCM_Chipscope_IP/clock_chipscope_gen.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../DCM_Chipscope_IP/coregen.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../DCM_INTER_IP/coregen.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../fifo_ip/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clock_chipscope_gen.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="clock_chipscope_gen.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="clock_chipscope_gen_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clock_gen.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="clock_gen.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="clock_gen_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clock_inter_gen.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="clock_inter_gen.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="clock_inter_gen_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/pcb_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/pcb_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/pcb_timesim.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pcb.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pcb.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="pcb.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pcb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pcb.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pcb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pcb.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pcb.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="pcb.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pcb.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="pcb.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="pcb.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="pcb.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pcb.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="pcb.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pcb.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pcb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="pcb.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="pcb.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="pcb.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pcb.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="pcb.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pcb.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="pcb_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="pcb_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pcb_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="pcb_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="pcb_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pcb_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pcb_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pcb_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="pcb_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcb_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcb_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="pcb_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="pcb_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcb_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pcb_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="pcb_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="pcb_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcb_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1480205580" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1480205580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480205580" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7677773726326339924" xil_pn:start_ts="1480205580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480205580" xil_pn:in_ck="5018198102206566545" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4656293478221027374" xil_pn:start_ts="1480205580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../fifo_ip/dumo_fifo.ngc"/>
      <outfile xil_pn:name="../../fifo_ip/dumo_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1480205580" xil_pn:in_ck="-420159290569261792" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1480205580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480782724" xil_pn:in_ck="-2365592275029282536" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1111194591950496556" xil_pn:start_ts="1480782724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_chipscope_gen.v"/>
      <outfile xil_pn:name="clock_gen.v"/>
      <outfile xil_pn:name="clock_inter_gen.v"/>
    </transform>
    <transform xil_pn:end_ts="1480205581" xil_pn:in_ck="-420159290569261792" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1480205581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480205581" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3008878518177939080" xil_pn:start_ts="1480205581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480782747" xil_pn:in_ck="-6128727321516747289" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6809291764954459158" xil_pn:start_ts="1480782724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pcb.lso"/>
      <outfile xil_pn:name="pcb.ngc"/>
      <outfile xil_pn:name="pcb.ngr"/>
      <outfile xil_pn:name="pcb.prj"/>
      <outfile xil_pn:name="pcb.stx"/>
      <outfile xil_pn:name="pcb.syr"/>
      <outfile xil_pn:name="pcb.xst"/>
      <outfile xil_pn:name="pcb_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1480209660" xil_pn:in_ck="7520718266950183040" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952607191" xil_pn:start_ts="1480209660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480783109" xil_pn:in_ck="-7934886217891279385" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2782530209454641211" xil_pn:start_ts="1480782963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="pcb.bld"/>
      <outfile xil_pn:name="pcb.ngd"/>
      <outfile xil_pn:name="pcb_cs.blc"/>
      <outfile xil_pn:name="pcb_cs.ngc"/>
      <outfile xil_pn:name="pcb_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1480783118" xil_pn:in_ck="-6072742618636050532" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="570889668722473129" xil_pn:start_ts="1480783109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="pcb.pcf"/>
      <outfile xil_pn:name="pcb_map.map"/>
      <outfile xil_pn:name="pcb_map.mrp"/>
      <outfile xil_pn:name="pcb_map.ncd"/>
      <outfile xil_pn:name="pcb_map.ngm"/>
      <outfile xil_pn:name="pcb_map.xrpt"/>
      <outfile xil_pn:name="pcb_summary.xml"/>
      <outfile xil_pn:name="pcb_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1480783204" xil_pn:in_ck="354783549156875445" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8699727321066641134" xil_pn:start_ts="1480783118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="pcb.ncd"/>
      <outfile xil_pn:name="pcb.pad"/>
      <outfile xil_pn:name="pcb.par"/>
      <outfile xil_pn:name="pcb.ptwx"/>
      <outfile xil_pn:name="pcb.unroutes"/>
      <outfile xil_pn:name="pcb.xpi"/>
      <outfile xil_pn:name="pcb_pad.csv"/>
      <outfile xil_pn:name="pcb_pad.txt"/>
      <outfile xil_pn:name="pcb_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1480783215" xil_pn:in_ck="148636812952" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1480783204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pcb.bgn"/>
      <outfile xil_pn:name="pcb.bit"/>
      <outfile xil_pn:name="pcb.drc"/>
      <outfile xil_pn:name="pcb.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1480208953" xil_pn:in_ck="148636800098" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3725548802311211136" xil_pn:start_ts="1480205649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1480783215" xil_pn:in_ck="148636800098" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="2782530209454641211" xil_pn:start_ts="1480783215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479685991" xil_pn:in_ck="148636812952" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="5888297330698219283" xil_pn:start_ts="1479685975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1480783204" xil_pn:in_ck="-6072742618636050664" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1480783200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="pcb.twr"/>
      <outfile xil_pn:name="pcb.twx"/>
    </transform>
  </transforms>

</generated_project>
