// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module write_Y_write_Y_Pipeline_wr_C (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wrote_half,
        mul_cast,
        Y_out_write_resp_s_dout,
        Y_out_write_resp_s_empty_n,
        Y_out_write_resp_s_read,
        Y_out_write_addr_s_din,
        Y_out_write_addr_s_full_n,
        Y_out_write_addr_s_write,
        Y_out_write_data_din,
        Y_out_write_data_full_n,
        Y_out_write_data_write,
        fifo_Y_s_dout,
        fifo_Y_s_empty_n,
        fifo_Y_s_read,
        Y_out_write_addr_offset_load,
        p_out_i,
        p_out_o,
        p_out_o_ap_vld,
        p_out1_i,
        p_out1_o,
        p_out1_o_ap_vld,
        p_out2_i,
        p_out2_o,
        p_out2_o_ap_vld,
        p_out3_i,
        p_out3_o,
        p_out3_o_ap_vld,
        p_out4_i,
        p_out4_o,
        p_out4_o_ap_vld,
        p_out5_i,
        p_out5_o,
        p_out5_o_ap_vld,
        p_out6_i,
        p_out6_o,
        p_out6_o_ap_vld,
        p_out7_i,
        p_out7_o,
        p_out7_o_ap_vld,
        wrote_half_1_out,
        wrote_half_1_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] wrote_half;
input  [28:0] mul_cast;
input  [8:0] Y_out_write_resp_s_dout;
input   Y_out_write_resp_s_empty_n;
output   Y_out_write_resp_s_read;
output  [63:0] Y_out_write_addr_s_din;
input   Y_out_write_addr_s_full_n;
output   Y_out_write_addr_s_write;
output  [256:0] Y_out_write_data_din;
input   Y_out_write_data_full_n;
output   Y_out_write_data_write;
input  [512:0] fifo_Y_s_dout;
input   fifo_Y_s_empty_n;
output   fifo_Y_s_read;
input  [63:0] Y_out_write_addr_offset_load;
input  [31:0] p_out_i;
output  [31:0] p_out_o;
output   p_out_o_ap_vld;
input  [31:0] p_out1_i;
output  [31:0] p_out1_o;
output   p_out1_o_ap_vld;
input  [31:0] p_out2_i;
output  [31:0] p_out2_o;
output   p_out2_o_ap_vld;
input  [31:0] p_out3_i;
output  [31:0] p_out3_o;
output   p_out3_o_ap_vld;
input  [31:0] p_out4_i;
output  [31:0] p_out4_o;
output   p_out4_o_ap_vld;
input  [31:0] p_out5_i;
output  [31:0] p_out5_o;
output   p_out5_o_ap_vld;
input  [31:0] p_out6_i;
output  [31:0] p_out6_o;
output   p_out6_o_ap_vld;
input  [31:0] p_out7_i;
output  [31:0] p_out7_o;
output   p_out7_o_ap_vld;
output  [0:0] wrote_half_1_out;
output   wrote_half_1_out_ap_vld;

reg ap_idle;
reg Y_out_write_resp_s_read;
reg[63:0] Y_out_write_addr_s_din;
reg Y_out_write_addr_s_write;
reg[256:0] Y_out_write_data_din;
reg Y_out_write_data_write;
reg fifo_Y_s_read;
reg[31:0] p_out_o;
reg p_out_o_ap_vld;
reg[31:0] p_out1_o;
reg p_out1_o_ap_vld;
reg[31:0] p_out2_o;
reg p_out2_o_ap_vld;
reg[31:0] p_out3_o;
reg p_out3_o_ap_vld;
reg[31:0] p_out4_o;
reg p_out4_o_ap_vld;
reg[31:0] p_out5_o;
reg p_out5_o_ap_vld;
reg[31:0] p_out6_o;
reg p_out6_o_ap_vld;
reg[31:0] p_out7_o;
reg p_out7_o_ap_vld;
reg wrote_half_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln250_reg_809;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] wrote_half_1_reg_209;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] mul_cast_cast_fu_302_p1;
reg  signed [31:0] mul_cast_cast_reg_797;
reg   [31:0] i_resp_3_reg_803;
wire   [0:0] icmp_ln250_fu_336_p2;
wire   [0:0] tmp_nbreadreq_fu_152_p3;
reg   [0:0] tmp_reg_813;
wire   [0:0] Y_out_write_resp_s_read_nbread_fu_160_p2_0;
reg   [0:0] Y_out_write_resp_s_read_reg_818_0;
reg   [8:0] Y_out_write_resp_s_read_reg_818_1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] and_ln256_3_fu_378_p2;
wire   [31:0] i_req_6_fu_503_p2;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire    ap_loop_init;
reg   [0:0] ap_phi_mux_wrote_half_3_phi_fu_245_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_wrote_half_2_reg_220;
reg   [0:0] ap_phi_reg_pp0_iter1_wrote_half_2_reg_220;
wire   [31:0] ap_phi_reg_pp0_iter0_i_req_1_reg_232;
reg   [31:0] ap_phi_reg_pp0_iter1_i_req_1_reg_232;
wire   [0:0] ap_phi_reg_pp0_iter1_wrote_half_3_reg_241;
wire   [0:0] and_ln270_2_fu_654_p2;
reg   [31:0] ap_phi_mux_i_req_2_phi_fu_257_p4;
wire   [31:0] i_req_7_fu_743_p2;
wire   [31:0] ap_phi_reg_pp0_iter1_i_req_2_reg_254;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage0;
reg   [31:0] i_resp_fu_126;
wire   [31:0] i_resp_5_fu_618_p3;
reg   [31:0] ap_sig_allocacmp_i_resp_3;
reg   [31:0] i_req_fu_130;
wire   [63:0] add_ln25_fu_396_p2;
wire    ap_block_pp0_stage1_01001;
wire   [63:0] add_ln25_1_fu_704_p2;
wire    ap_block_pp0_stage0_01001;
wire   [256:0] zext_ln146_fu_494_p1;
wire   [256:0] zext_ln146_1_fu_734_p1;
wire   [0:0] and_ln256_fu_361_p0;
wire   [0:0] and_ln256_fu_361_p1;
wire   [0:0] and_ln256_fu_361_p2;
wire   [0:0] xor_ln256_fu_355_p2;
wire   [0:0] icmp_ln253_fu_350_p2;
wire   [0:0] and_ln256_1_fu_373_p2;
wire   [0:0] and_ln256_2_fu_367_p2;
wire   [36:0] shl_ln_fu_384_p3;
wire  signed [63:0] sext_ln25_fu_392_p1;
wire   [255:0] trunc_ln146_fu_490_p1;
wire   [7:0] elem_val_fu_595_p1;
wire   [8:0] zext_ln279_fu_599_p1;
wire   [8:0] add_ln279_fu_603_p2;
wire   [31:0] zext_ln279_1_fu_609_p1;
wire   [31:0] i_resp_4_fu_613_p2;
wire   [0:0] and_ln270_fu_642_p1;
wire   [0:0] icmp_ln268_fu_637_p2;
wire   [0:0] and_ln270_1_fu_648_p1;
wire   [0:0] and_ln270_1_fu_648_p2;
wire   [0:0] and_ln270_fu_642_p2;
wire   [36:0] shl_ln25_1_fu_692_p3;
wire  signed [63:0] sext_ln25_1_fu_700_p1;
wire   [255:0] or_ln146_7_fu_714_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_489;
reg    ap_condition_493;
reg    ap_condition_159;
reg    ap_condition_501;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_resp_fu_126 = 32'd0;
#0 i_req_fu_130 = 32'd0;
#0 ap_done_reg = 1'b0;
end

write_Y_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage1) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_159)) begin
        if (((1'd0 == and_ln256_3_fu_378_p2) & (icmp_ln250_reg_809 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_i_req_1_reg_232 <= i_req_fu_130;
        end else if (((icmp_ln250_reg_809 == 1'd1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
            ap_phi_reg_pp0_iter1_i_req_1_reg_232 <= i_req_6_fu_503_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_i_req_1_reg_232 <= ap_phi_reg_pp0_iter0_i_req_1_reg_232;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_159)) begin
        if (((1'd0 == and_ln256_3_fu_378_p2) & (icmp_ln250_reg_809 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_wrote_half_2_reg_220 <= wrote_half_1_reg_209;
        end else if (((icmp_ln250_reg_809 == 1'd1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
            ap_phi_reg_pp0_iter1_wrote_half_2_reg_220 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_wrote_half_2_reg_220 <= ap_phi_reg_pp0_iter0_wrote_half_2_reg_220;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_req_fu_130 <= 32'd0;
        end else if (((icmp_ln250_reg_809 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_req_fu_130 <= ap_phi_mux_i_req_2_phi_fu_257_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_resp_fu_126 <= 32'd0;
    end else if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_resp_fu_126 <= i_resp_5_fu_618_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_501)) begin
            wrote_half_1_reg_209 <= ap_phi_mux_wrote_half_3_phi_fu_245_p4;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            wrote_half_1_reg_209 <= wrote_half;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_out_write_resp_s_read_reg_818_0 <= Y_out_write_resp_s_read_nbread_fu_160_p2_0;
        Y_out_write_resp_s_read_reg_818_1 <= Y_out_write_resp_s_dout;
        i_resp_3_reg_803 <= ap_sig_allocacmp_i_resp_3;
        icmp_ln250_reg_809 <= icmp_ln250_fu_336_p2;
        mul_cast_cast_reg_797 <= mul_cast_cast_fu_302_p1;
        tmp_reg_813 <= tmp_nbreadreq_fu_152_p3;
    end
end

always @ (*) begin
    if ((icmp_ln250_reg_809 == 1'd1)) begin
        if ((1'b1 == ap_condition_493)) begin
            Y_out_write_addr_s_din = add_ln25_1_fu_704_p2;
        end else if ((1'b1 == ap_condition_489)) begin
            Y_out_write_addr_s_din = add_ln25_fu_396_p2;
        end else begin
            Y_out_write_addr_s_din = 'bx;
        end
    end else begin
        Y_out_write_addr_s_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == Y_out_write_addr_s_full_n) & (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == Y_out_write_addr_s_full_n) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2)) | ((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln270_2_fu_654_p2))))) begin
        Y_out_write_addr_s_write = 1'b1;
    end else begin
        Y_out_write_addr_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln250_reg_809 == 1'd1)) begin
        if ((1'b1 == ap_condition_493)) begin
            Y_out_write_data_din = zext_ln146_1_fu_734_p1;
        end else if ((1'b1 == ap_condition_489)) begin
            Y_out_write_data_din = zext_ln146_fu_494_p1;
        end else begin
            Y_out_write_data_din = 'bx;
        end
    end else begin
        Y_out_write_data_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == Y_out_write_data_full_n) & (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == Y_out_write_data_full_n) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2)) | ((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln270_2_fu_654_p2))))) begin
        Y_out_write_data_write = 1'b1;
    end else begin
        Y_out_write_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == Y_out_write_resp_s_empty_n) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln250_fu_336_p2 == 1'd1))) begin
        Y_out_write_resp_s_read = 1'b1;
    end else begin
        Y_out_write_resp_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln250_reg_809 == 1'd1)) begin
        if ((1'd0 == and_ln270_2_fu_654_p2)) begin
            ap_phi_mux_i_req_2_phi_fu_257_p4 = ap_phi_reg_pp0_iter1_i_req_1_reg_232;
        end else if ((1'd1 == and_ln270_2_fu_654_p2)) begin
            ap_phi_mux_i_req_2_phi_fu_257_p4 = i_req_7_fu_743_p2;
        end else begin
            ap_phi_mux_i_req_2_phi_fu_257_p4 = ap_phi_reg_pp0_iter1_i_req_2_reg_254;
        end
    end else begin
        ap_phi_mux_i_req_2_phi_fu_257_p4 = ap_phi_reg_pp0_iter1_i_req_2_reg_254;
    end
end

always @ (*) begin
    if ((icmp_ln250_reg_809 == 1'd1)) begin
        if ((1'd0 == and_ln270_2_fu_654_p2)) begin
            ap_phi_mux_wrote_half_3_phi_fu_245_p4 = ap_phi_reg_pp0_iter1_wrote_half_2_reg_220;
        end else if ((1'd1 == and_ln270_2_fu_654_p2)) begin
            ap_phi_mux_wrote_half_3_phi_fu_245_p4 = 1'd0;
        end else begin
            ap_phi_mux_wrote_half_3_phi_fu_245_p4 = ap_phi_reg_pp0_iter1_wrote_half_3_reg_241;
        end
    end else begin
        ap_phi_mux_wrote_half_3_phi_fu_245_p4 = ap_phi_reg_pp0_iter1_wrote_half_3_reg_241;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_resp_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_i_resp_3 = i_resp_fu_126;
    end
end

always @ (*) begin
    if (((fifo_Y_s_empty_n == 1'b1) & (icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        fifo_Y_s_read = 1'b1;
    end else begin
        fifo_Y_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out1_o = {{fifo_Y_s_dout[479:448]}};
    end else begin
        p_out1_o = p_out1_i;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out1_o_ap_vld = 1'b1;
    end else begin
        p_out1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out2_o = {{fifo_Y_s_dout[447:416]}};
    end else begin
        p_out2_o = p_out2_i;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out2_o_ap_vld = 1'b1;
    end else begin
        p_out2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out3_o = {{fifo_Y_s_dout[415:384]}};
    end else begin
        p_out3_o = p_out3_i;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out3_o_ap_vld = 1'b1;
    end else begin
        p_out3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out4_o = {{fifo_Y_s_dout[383:352]}};
    end else begin
        p_out4_o = p_out4_i;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out4_o_ap_vld = 1'b1;
    end else begin
        p_out4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out5_o = {{fifo_Y_s_dout[351:320]}};
    end else begin
        p_out5_o = p_out5_i;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out5_o_ap_vld = 1'b1;
    end else begin
        p_out5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out6_o = {{fifo_Y_s_dout[319:288]}};
    end else begin
        p_out6_o = p_out6_i;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out6_o_ap_vld = 1'b1;
    end else begin
        p_out6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out7_o = {{fifo_Y_s_dout[287:256]}};
    end else begin
        p_out7_o = p_out7_i;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out7_o_ap_vld = 1'b1;
    end else begin
        p_out7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out_o = {{fifo_Y_s_dout[511:480]}};
    end else begin
        p_out_o = p_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2))) begin
        p_out_o_ap_vld = 1'b1;
    end else begin
        p_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_809 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wrote_half_1_out_ap_vld = 1'b1;
    end else begin
        wrote_half_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Y_out_write_resp_s_read_nbread_fu_160_p2_0 = Y_out_write_resp_s_empty_n;

assign add_ln25_1_fu_704_p2 = ($signed(Y_out_write_addr_offset_load) + $signed(sext_ln25_1_fu_700_p1));

assign add_ln25_fu_396_p2 = ($signed(Y_out_write_addr_offset_load) + $signed(sext_ln25_fu_392_p1));

assign add_ln279_fu_603_p2 = (zext_ln279_fu_599_p1 + 9'd1);

assign and_ln256_1_fu_373_p2 = (tmp_reg_813 & icmp_ln253_fu_350_p2);

assign and_ln256_2_fu_367_p2 = (xor_ln256_fu_355_p2 & and_ln256_fu_361_p2);

assign and_ln256_3_fu_378_p2 = (and_ln256_2_fu_367_p2 & and_ln256_1_fu_373_p2);

assign and_ln256_fu_361_p0 = Y_out_write_addr_s_full_n;

assign and_ln256_fu_361_p1 = Y_out_write_data_full_n;

assign and_ln256_fu_361_p2 = (and_ln256_fu_361_p1 & and_ln256_fu_361_p0);

assign and_ln270_1_fu_648_p1 = Y_out_write_data_full_n;

assign and_ln270_1_fu_648_p2 = (icmp_ln268_fu_637_p2 & and_ln270_1_fu_648_p1);

assign and_ln270_2_fu_654_p2 = (and_ln270_fu_642_p2 & and_ln270_1_fu_648_p2);

assign and_ln270_fu_642_p1 = Y_out_write_addr_s_full_n;

assign and_ln270_fu_642_p2 = (ap_phi_reg_pp0_iter1_wrote_half_2_reg_220 & and_ln270_fu_642_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_159 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_489 = ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln256_3_fu_378_p2));
end

always @ (*) begin
    ap_condition_493 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln270_2_fu_654_p2));
end

always @ (*) begin
    ap_condition_501 = ((icmp_ln250_reg_809 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_i_req_1_reg_232 = 'bx;

assign ap_phi_reg_pp0_iter0_wrote_half_2_reg_220 = 'bx;

assign ap_phi_reg_pp0_iter1_i_req_2_reg_254 = 'bx;

assign ap_phi_reg_pp0_iter1_wrote_half_3_reg_241 = 'bx;

assign elem_val_fu_595_p1 = Y_out_write_resp_s_read_reg_818_1[7:0];

assign i_req_6_fu_503_p2 = (i_req_fu_130 + 32'd1);

assign i_req_7_fu_743_p2 = (ap_phi_reg_pp0_iter1_i_req_1_reg_232 + 32'd1);

assign i_resp_4_fu_613_p2 = (zext_ln279_1_fu_609_p1 + i_resp_3_reg_803);

assign i_resp_5_fu_618_p3 = ((Y_out_write_resp_s_read_reg_818_0[0:0] == 1'b1) ? i_resp_4_fu_613_p2 : i_resp_3_reg_803);

assign icmp_ln250_fu_336_p2 = (($signed(ap_sig_allocacmp_i_resp_3) < $signed(mul_cast_cast_fu_302_p1)) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_350_p2 = (($signed(i_req_fu_130) < $signed(mul_cast_cast_reg_797)) ? 1'b1 : 1'b0);

assign icmp_ln268_fu_637_p2 = (($signed(ap_phi_reg_pp0_iter1_i_req_1_reg_232) < $signed(mul_cast_cast_reg_797)) ? 1'b1 : 1'b0);

assign mul_cast_cast_fu_302_p1 = $signed(mul_cast);

assign or_ln146_7_fu_714_p9 = {{{{{{{{p_out_i}, {p_out1_i}}, {p_out2_i}}, {p_out3_i}}, {p_out4_i}}, {p_out5_i}}, {p_out6_i}}, {p_out7_i}};

assign sext_ln25_1_fu_700_p1 = $signed(shl_ln25_1_fu_692_p3);

assign sext_ln25_fu_392_p1 = $signed(shl_ln_fu_384_p3);

assign shl_ln25_1_fu_692_p3 = {{ap_phi_reg_pp0_iter1_i_req_1_reg_232}, {5'd0}};

assign shl_ln_fu_384_p3 = {{i_req_fu_130}, {5'd0}};

assign tmp_nbreadreq_fu_152_p3 = fifo_Y_s_empty_n;

assign trunc_ln146_fu_490_p1 = fifo_Y_s_dout[255:0];

assign wrote_half_1_out = wrote_half_1_reg_209;

assign xor_ln256_fu_355_p2 = (wrote_half_1_reg_209 ^ 1'd1);

assign zext_ln146_1_fu_734_p1 = or_ln146_7_fu_714_p9;

assign zext_ln146_fu_494_p1 = trunc_ln146_fu_490_p1;

assign zext_ln279_1_fu_609_p1 = add_ln279_fu_603_p2;

assign zext_ln279_fu_599_p1 = elem_val_fu_595_p1;

endmodule //write_Y_write_Y_Pipeline_wr_C
