Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Feb 18 19:47:56 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_Cnt2Segment_timing_summary_routed.rpt -pb my_Cnt2Segment_timing_summary_routed.pb -rpx my_Cnt2Segment_timing_summary_routed.rpx -warn_on_violation
| Design       : my_Cnt2Segment
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NUM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 4.398ns (58.051%)  route 3.178ns (41.949%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  NUM_reg[1]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  NUM_reg[1]/Q
                         net (fo=12, routed)          0.870     1.388    NUM[1]
    SLICE_X42Y32         LUT4 (Prop_lut4_I2_O)        0.150     1.538 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.308     3.846    AN_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.730     7.576 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.576    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 4.173ns (55.688%)  route 3.320ns (44.312%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  NUM_reg[1]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  NUM_reg[1]/Q
                         net (fo=12, routed)          0.870     1.388    NUM[1]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     1.512 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.450     3.962    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531     7.493 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.493    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 4.459ns (60.020%)  route 2.970ns (39.980%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  NUM_reg[1]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  NUM_reg[1]/Q
                         net (fo=12, routed)          0.904     1.422    NUM[1]
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.150     1.572 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066     3.638    AN_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.791     7.430 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.430    AN[0]
    V12                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.262ns (57.755%)  route 3.117ns (42.245%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  NUM_reg[1]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  NUM_reg[1]/Q
                         net (fo=12, routed)          0.860     1.378    NUM[1]
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     1.502 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.257     3.759    AN_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.620     7.379 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.379    AN[4]
    T11                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 4.254ns (58.427%)  route 3.027ns (41.573%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  NUM_reg[1]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  NUM_reg[1]/Q
                         net (fo=12, routed)          0.904     1.422    NUM[1]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.124     1.546 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.123     3.669    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     7.281 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.281    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.092ns  (logic 4.532ns (63.893%)  route 2.561ns (36.107%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  NUM_reg[1]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  NUM_reg[1]/Q
                         net (fo=12, routed)          0.894     1.412    NUM[1]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.152     1.564 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.231    AN_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.862     7.092 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.092    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 4.282ns (63.897%)  route 2.419ns (36.103%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  NUM_reg[1]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  NUM_reg[1]/Q
                         net (fo=12, routed)          0.894     1.412    NUM[1]
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.124     1.536 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525     3.061    AN_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     6.702 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.702    AN[5]
    Y14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            NUM_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.262ns  (logic 1.746ns (33.187%)  route 3.516ns (66.813%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  RST_IBUF_inst/O
                         net (fo=6, routed)           2.234     3.733    RST_IBUF
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     3.857 r  NUM[3]_i_3/O
                         net (fo=1, routed)           0.806     4.663    NUM[3]_i_3_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.787 r  NUM[3]_i_1/O
                         net (fo=4, routed)           0.475     5.262    NUM[3]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  NUM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            NUM_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.262ns  (logic 1.746ns (33.187%)  route 3.516ns (66.813%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  RST_IBUF_inst/O
                         net (fo=6, routed)           2.234     3.733    RST_IBUF
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     3.857 r  NUM[3]_i_3/O
                         net (fo=1, routed)           0.806     4.663    NUM[3]_i_3_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.787 r  NUM[3]_i_1/O
                         net (fo=4, routed)           0.475     5.262    NUM[3]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  NUM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            NUM_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.121ns  (logic 1.746ns (34.100%)  route 3.375ns (65.900%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  RST_IBUF_inst/O
                         net (fo=6, routed)           2.234     3.733    RST_IBUF
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.124     3.857 r  NUM[3]_i_3/O
                         net (fo=1, routed)           0.806     4.663    NUM[3]_i_3_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.787 r  NUM[3]_i_1/O
                         net (fo=4, routed)           0.334     5.121    NUM[3]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  NUM_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    count_reg[18]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    count_reg[16]_i_1_n_5
    SLICE_X40Y35         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  count_reg[22]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    count_reg[22]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    count_reg[20]_i_1_n_5
    SLICE_X40Y36         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    count_reg[6]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    count_reg[4]_i_1_n_5
    SLICE_X40Y32         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  count_reg[10]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[10]/Q
                         net (fo=2, routed)           0.134     0.275    count_reg[10]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    count_reg[8]_i_1_n_5
    SLICE_X40Y33         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[14]/Q
                         net (fo=2, routed)           0.134     0.275    count_reg[14]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    count_reg[12]_i_1_n_5
    SLICE_X40Y34         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    count_reg[2]
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    count_reg[0]_i_2_n_5
    SLICE_X40Y31         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NUM_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  NUM_reg[0]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  NUM_reg[0]/Q
                         net (fo=12, routed)          0.198     0.362    NUM[0]
    SLICE_X42Y32         LUT4 (Prop_lut4_I3_O)        0.043     0.405 r  NUM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    p_1_in[2]
    SLICE_X42Y32         FDRE                                         r  NUM_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    count_reg[18]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    count_reg[16]_i_1_n_4
    SLICE_X40Y35         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  count_reg[22]/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    count_reg[22]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    count_reg[20]_i_1_n_4
    SLICE_X40Y36         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    count_reg[6]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    count_reg[4]_i_1_n_4
    SLICE_X40Y32         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------





