{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493446690892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493446690897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 02:18:10 2017 " "Processing started: Sat Apr 29 02:18:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493446690897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446690897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rnn -c rnn " "Command: quartus_map --read_settings_files=on --write_settings_files=off rnn -c rnn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446690897 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1493446691381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnn.v 1 1 " "Found 1 design units, including 1 entities, in source file rnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnn " "Found entity 1: rnn" {  } { { "rnn.v" "" { Text "W:/CS8803ACT_Project/ACTproject/rnn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnn_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file rnn_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnn_cell " "Found entity 1: rnn_cell" {  } { { "rnn_cell.v" "" { Text "W:/CS8803ACT_Project/ACTproject/rnn_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file tanh_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tanh_layer " "Found entity 1: tanh_layer" {  } { { "tanh_layer.v" "" { Text "W:/CS8803ACT_Project/ACTproject/tanh_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh.v 1 1 " "Found 1 design units, including 1 entities, in source file tanh.v" { { "Info" "ISGN_ENTITY_NAME" "1 tanh " "Found entity 1: tanh" {  } { { "tanh.v" "" { Text "W:/CS8803ACT_Project/ACTproject/tanh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.v" "" { Text "W:/CS8803ACT_Project/ACTproject/sigmoid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lstm_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file lstm_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 lstm_cell " "Found entity 1: lstm_cell" {  } { { "lstm_cell.v" "" { Text "W:/CS8803ACT_Project/ACTproject/lstm_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weightandbiasinputs.v 1 1 " "Found 1 design units, including 1 entities, in source file weightandbiasinputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 WeightAndBiasInputs " "Found entity 1: WeightAndBiasInputs" {  } { { "WeightAndBiasInputs.v" "" { Text "W:/CS8803ACT_Project/ACTproject/WeightAndBiasInputs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variableinputadd.v 1 1 " "Found 1 design units, including 1 entities, in source file variableinputadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 VariableInputAdd " "Found entity 1: VariableInputAdd" {  } { { "VariableInputAdd.v" "" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variableinputadd_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file variableinputadd_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 VariableInputAdd_Tester " "Found entity 1: VariableInputAdd_Tester" {  } { { "VariableInputAdd_Tester.v" "" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd_Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493446703019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VariableInputAdd_Tester " "Elaborating entity \"VariableInputAdd_Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493446703045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableInputAdd VariableInputAdd:final_answer " "Elaborating entity \"VariableInputAdd\" for hierarchy \"VariableInputAdd:final_answer\"" {  } { { "VariableInputAdd_Tester.v" "final_answer" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd_Tester.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493446703055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableInputAdd VariableInputAdd:final_answer\|VariableInputAdd:left " "Elaborating entity \"VariableInputAdd\" for hierarchy \"VariableInputAdd:final_answer\|VariableInputAdd:left\"" {  } { { "VariableInputAdd.v" "left" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493446703056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableInputAdd VariableInputAdd:final_answer\|VariableInputAdd:right " "Elaborating entity \"VariableInputAdd\" for hierarchy \"VariableInputAdd:final_answer\|VariableInputAdd:right\"" {  } { { "VariableInputAdd.v" "right" { Text "W:/CS8803ACT_Project/ACTproject/VariableInputAdd.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493446703057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493446703772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493446703772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493446703874 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493446703874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493446703874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493446703874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493446703905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 02:18:23 2017 " "Processing ended: Sat Apr 29 02:18:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493446703905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493446703905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493446703905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493446703905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493446725659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493446725664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 02:18:45 2017 " "Processing started: Sat Apr 29 02:18:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493446725664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1493446725664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp rnn -c rnn --netlist_type=sgate " "Command: quartus_npp rnn -c rnn --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1493446725664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493446725810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 02:18:45 2017 " "Processing ended: Sat Apr 29 02:18:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493446725810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493446725810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493446725810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1493446725810 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "TOP_LEVEL_ENTITY VariableInputAdd_Tester rnn_cell " "Assignment TOP_LEVEL_ENTITY changed value from VariableInputAdd_Tester to rnn_cell." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1493448886197 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Netlist Viewers Preprocess" 0 -1 1493448886197 ""}
