

================================================================
== Synthesis Summary Report of 'cabac_top'
================================================================
+ General Information: 
    * Date:           Sun May  7 10:30:22 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        cabac_top
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |                     Modules                    |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |                     & Loops                    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ cabac_top                                     |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|   5 (1%)|   -|  5523 (5%)|  8738 (16%)|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_40_1           |       -|   0.15|       11|    110.000|         -|       11|     -|        no|        -|   -|   86 (~0%)|   228 (~0%)|    -|
    |  o VITIS_LOOP_40_1                             |       -|   7.30|        9|     90.000|         6|        1|     5|       yes|        -|   -|          -|           -|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_29_1           |  Timing|  -0.00|      584|  5.840e+03|         -|      584|     -|        no|        -|   -|   93 (~0%)|   429 (~0%)|    -|
    |  o VITIS_LOOP_29_1                             |       -|   7.30|      513|  5.130e+03|         3|        1|   512|       yes|        -|   -|          -|           -|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_8_1            |       -|   0.43|      514|  5.140e+03|         -|      514|     -|        no|        -|   -|   23 (~0%)|    73 (~0%)|    -|
    |  o VITIS_LOOP_8_1                              |       -|   7.30|      512|  5.120e+03|         2|        1|   512|       yes|        -|   -|          -|           -|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_45_1           |       -|   3.85|        9|     90.000|         -|        9|     -|        no|        -|   -|    5 (~0%)|    59 (~0%)|    -|
    |  o VITIS_LOOP_45_1                             |       -|   7.30|        7|     70.000|         1|        1|     7|       yes|        -|   -|          -|           -|    -|
    | + sao_top                                      |       -|   0.28|        -|          -|         -|        -|     -|        no|  1 (~0%)|   -|  3278 (3%)|  5953 (11%)|    -|
    |  + sao_top_Pipeline_1                          |       -|   3.68|       14|    140.000|         -|       14|     -|        no|        -|   -|    6 (~0%)|    49 (~0%)|    -|
    |   o Loop 1                                     |       -|   7.30|       12|    120.000|         1|        1|    12|       yes|        -|   -|          -|           -|    -|
    |  + sao_top_Pipeline_2                          |       -|   3.68|       14|    140.000|         -|       14|     -|        no|        -|   -|    6 (~0%)|    49 (~0%)|    -|
    |   o Loop 1                                     |       -|   7.30|       12|    120.000|         1|        1|    12|       yes|        -|   -|          -|           -|    -|
    |  + parseSAOMergeFlag                           |       -|   2.13|        2|     20.000|         -|        2|     -|        no|        -|   -|  166 (~0%)|   380 (~0%)|    -|
    |  + sao_top_Pipeline_VITIS_LOOP_201_5           |       -|   1.51|       11|    110.000|         -|       11|     -|        no|        -|   -|  158 (~0%)|   310 (~0%)|    -|
    |   o VITIS_LOOP_201_5                           |      II|   7.30|        9|     90.000|         3|        3|     3|       yes|        -|   -|          -|           -|    -|
    |  + sao_top_Pipeline_VITIS_LOOP_213_6           |       -|   1.51|       11|    110.000|         -|       11|     -|        no|        -|   -|  158 (~0%)|   391 (~0%)|    -|
    |   o VITIS_LOOP_213_6                           |      II|   7.30|        9|     90.000|         3|        3|     3|       yes|        -|   -|          -|           -|    -|
    |  o VITIS_LOOP_142_1                            |       -|   7.30|        -|          -|         -|        -|     -|        no|        -|   -|          -|           -|    -|
    |   + decode_decision                            |       -|   0.69|        -|          -|         -|        -|     -|        no|  1 (~0%)|   -|  529 (~0%)|   1131 (2%)|    -|
    |    + decode_regular                            |       -|   0.69|        -|          -|         -|        -|     -|        no|  1 (~0%)|   -|  311 (~0%)|    604 (1%)|    -|
    |     + decode_regular_Pipeline_VITIS_LOOP_53_1  |       -|   2.13|        -|          -|         -|        -|     -|        no|        -|   -|  157 (~0%)|   320 (~0%)|    -|
    |      o VITIS_LOOP_53_1                         |       -|   7.30|        -|          -|         3|        1|     -|       yes|        -|   -|          -|           -|    -|
    |   + parseSAOEO                                 |       -|   1.27|        7|     70.000|         -|        7|     -|        no|        -|   -|  123 (~0%)|   390 (~0%)|    -|
    |    o VITIS_LOOP_80_1                           |       -|   7.30|        6|     60.000|         3|        -|     2|        no|        -|   -|          -|           -|    -|
    |   + sao_top_Pipeline_VITIS_LOOP_162_3          |       -|   0.54|        9|     90.000|         -|        9|     -|        no|        -|   -|  310 (~0%)|   521 (~0%)|    -|
    |    o VITIS_LOOP_162_3                          |       -|   7.30|        7|     70.000|         4|        1|     4|       yes|        -|   -|          -|           -|    -|
    |   + sao_top_Pipeline_VITIS_LOOP_96_1           |       -|   1.27|        9|     90.000|         -|        9|     -|        no|        -|   -|  205 (~0%)|   433 (~0%)|    -|
    |    o VITIS_LOOP_96_1                           |       -|   7.30|        7|     70.000|         3|        1|     5|       yes|        -|   -|          -|           -|    -|
    |   + sao_top_Pipeline_VITIS_LOOP_189_4          |       -|   1.69|        7|     70.000|         -|        7|     -|        no|        -|   -|   26 (~0%)|   107 (~0%)|    -|
    |    o VITIS_LOOP_189_4                          |       -|   7.30|        5|     50.000|         3|        1|     4|       yes|        -|   -|          -|           -|    -|
    |   o VITIS_LOOP_157_2                           |       -|   7.30|        -|          -|         -|        -|     -|        no|        -|   -|          -|           -|    -|
    |    + sao_top_Pipeline_VITIS_LOOP_54_1          |       -|   1.27|        -|          -|         -|        -|     -|        no|        -|   -|  227 (~0%)|   462 (~0%)|    -|
    |     o VITIS_LOOP_54_1                          |      II|   7.30|        -|          -|         3|        3|     -|       yes|        -|   -|          -|           -|    -|
    | + cabac_top_Pipeline_VITIS_LOOP_14_1           |  Timing|  -0.00|      582|  5.820e+03|         -|      582|     -|        no|        -|   -|   91 (~0%)|   413 (~0%)|    -|
    |  o VITIS_LOOP_14_1                             |       -|   7.30|      513|  5.130e+03|         3|        1|   512|       yes|        -|   -|          -|           -|    -|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_ctx | 8 -> 8     | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=2            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | globalCtx_1 | 0x10   | 32    | W      | Data signal of globalCtx         |                                                                        |
| s_axi_control | globalCtx_2 | 0x14   | 32    | W      | Data signal of globalCtx         |                                                                        |
+---------------+-------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* AXIS
+------------+---------------+-------+--------+--------+
| Interface  | Register Mode | TDATA | TREADY | TVALID |
+------------+---------------+-------+--------+--------+
| bitOut     | both          | 8     | 1      | 1      |
| bitStream  | both          | 8     | 1      | 1      |
| data_in_s  | both          | 4096  | 1      | 1      |
| data_out_s | both          | 336   | 1      | 1      |
+------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------+
| Argument   | Direction | Datatype                  |
+------------+-----------+---------------------------+
| globalCtx  | inout     | pointer                   |
| bitStream  | in        | stream<unsigned char, 0>& |
| bitOut     | unused    | stream<unsigned int, 0>&  |
| data_in_s  | in        | stream<_data_in, 0>&      |
| data_out_s | out       | stream<_data_out, 0>&     |
+------------+-----------+---------------------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+---------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                               |
+------------+---------------+-----------+----------+---------------------------------------+
| globalCtx  | m_axi_ctx     | interface |          |                                       |
| globalCtx  | s_axi_control | register  | offset   | name=globalCtx_1 offset=0x10 range=32 |
| globalCtx  | s_axi_control | register  | offset   | name=globalCtx_2 offset=0x14 range=32 |
| bitStream  | bitStream     | interface |          |                                       |
| bitOut     | bitOut        | interface |          |                                       |
| data_in_s  | data_in_s     | interface |          |                                       |
| data_out_s | data_out_s    | interface |          |                                       |
+------------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-----------+-------------------------------------------------+------------+---------------------------+
| HW Interface | Variable  | Problem                                         | Resolution | Location                  |
+--------------+-----------+-------------------------------------------------+------------+---------------------------+
| m_axi_ctx    | globalCtx | Volatile or Atomic access cannot be transformed | 214-227    | src/initializer.cpp:30:15 |
| m_axi_ctx    | globalCtx | Volatile or Atomic access cannot be transformed | 214-227    | src/top.cpp:15:16         |
+--------------+-----------+-------------------------------------------------+------------+---------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                          | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + cabac_top                                   | 0   |        |             |     |        |         |
|  + cabac_top_Pipeline_VITIS_LOOP_40_1         | 0   |        |             |     |        |         |
|    add_ln40_fu_174_p2                         | -   |        | add_ln40    | add | fabric | 0       |
|    add_ln11_fu_232_p2                         | -   |        | add_ln11    | add | tadder | 0       |
|    slope_fu_238_p2                            | -   |        | slope       | add | tadder | 0       |
|    mul_7s_6ns_13_1_1_U4                       | -   |        | mul_ln14    | mul | auto   | 0       |
|    add_ln14_fu_280_p2                         | -   |        | add_ln14    | add | tadder | 0       |
|    add_ln14_1_fu_286_p2                       | -   |        | add_ln14_1  | add | tadder | 0       |
|    sub_ln16_fu_335_p2                         | -   |        | sub_ln16    | sub | fabric | 0       |
|  + cabac_top_Pipeline_VITIS_LOOP_29_1         | 0   |        |             |     |        |         |
|    add_ln29_fu_108_p2                         | -   |        | add_ln29    | add | fabric | 0       |
|  + cabac_top_Pipeline_VITIS_LOOP_8_1          | 0   |        |             |     |        |         |
|    add_ln8_fu_86_p2                           | -   |        | add_ln8     | add | fabric | 0       |
|  + cabac_top_Pipeline_VITIS_LOOP_45_1         | 0   |        |             |     |        |         |
|    add_ln45_fu_78_p2                          | -   |        | add_ln45    | add | fabric | 0       |
|  + sao_top                                    | 0   |        |             |     |        |         |
|    add_ln142_fu_1700_p2                       | -   |        | add_ln142   | add | fabric | 0       |
|    add_ln188_fu_1749_p2                       | -   |        | add_ln188   | add | fabric | 0       |
|    add_ln157_fu_1956_p2                       | -   |        | add_ln157   | add | fabric | 0       |
|    add_ln159_fu_1971_p2                       | -   |        | add_ln159   | add | fabric | 0       |
|   + sao_top_Pipeline_1                        | 0   |        |             |     |        |         |
|     empty_51_fu_58_p2                         | -   |        | empty_51    | add | fabric | 0       |
|   + sao_top_Pipeline_2                        | 0   |        |             |     |        |         |
|     empty_49_fu_58_p2                         | -   |        | empty_49    | add | fabric | 0       |
|   + parseSAOMergeFlag                         | 0   |        |             |     |        |         |
|     add_ln14_fu_161_p2                        | -   |        | add_ln14    | add | fabric | 0       |
|     add_ln16_fu_189_p2                        | -   |        | add_ln16    | add | fabric | 0       |
|     add_ln6_fu_194_p2                         | -   |        | add_ln6     | add | fabric | 0       |
|     sub_ln229_fu_250_p2                       | -   |        | sub_ln229   | sub | fabric | 0       |
|   + sao_top_Pipeline_VITIS_LOOP_201_5         | 0   |        |             |     |        |         |
|     add_ln201_fu_424_p2                       | -   |        | add_ln201   | add | fabric | 0       |
|     add_ln204_fu_442_p2                       | -   |        | add_ln204   | add | fabric | 0       |
|     add_ln205_fu_453_p2                       | -   |        | add_ln205   | add | fabric | 0       |
|     add_ln206_fu_562_p2                       | -   |        | add_ln206   | add | fabric | 0       |
|     add_ln207_fu_572_p2                       | -   |        | add_ln207   | add | fabric | 0       |
|     add_ln208_fu_582_p2                       | -   |        | add_ln208   | add | fabric | 0       |
|   + decode_decision                           | 0   |        |             |     |        |         |
|     add_ln14_fu_231_p2                        | -   |        | add_ln14    | add | fabric | 0       |
|     add_ln16_fu_279_p2                        | -   |        | add_ln16    | add | fabric | 0       |
|     add_ln6_fu_284_p2                         | -   |        | add_ln6     | add | fabric | 0       |
|     sub_ln229_fu_353_p2                       | -   |        | sub_ln229   | sub | fabric | 0       |
|    + decode_regular                           | 0   |        |             |     |        |         |
|      sub_ln229_fu_262_p2                      | -   |        | sub_ln229   | sub | fabric | 0       |
|      sub_ln229_1_fu_295_p2                    | -   |        | sub_ln229_1 | sub | fabric | 0       |
|     + decode_regular_Pipeline_VITIS_LOOP_53_1 | 0   |        |             |     |        |         |
|       add_ln14_fu_329_p2                      | -   |        | add_ln14    | add | fabric | 0       |
|       add_ln16_fu_279_p2                      | -   |        | add_ln16    | add | fabric | 0       |
|       add_ln6_fu_298_p2                       | -   |        | add_ln6     | add | fabric | 0       |
|   + sao_top_Pipeline_VITIS_LOOP_54_1          | 0   |        |             |     |        |         |
|     add_ln56_fu_245_p2                        | -   |        | add_ln56    | add | fabric | 0       |
|     add_ln14_fu_289_p2                        | -   |        | add_ln14    | add | fabric | 0       |
|     add_ln16_fu_251_p2                        | -   |        | add_ln16    | add | fabric | 0       |
|     add_ln6_fu_270_p2                         | -   |        | add_ln6     | add | fabric | 0       |
|     sub_ln229_fu_367_p2                       | -   |        | sub_ln229   | sub | fabric | 0       |
|   + parseSAOEO                                | 0   |        |             |     |        |         |
|     add_ln83_fu_196_p2                        | -   |        | add_ln83    | add | fabric | 0       |
|     add_ln14_fu_216_p2                        | -   |        | add_ln14    | add | fabric | 0       |
|     add_ln16_fu_236_p2                        | -   |        | add_ln16    | add | fabric | 0       |
|     add_ln6_fu_252_p2                         | -   |        | add_ln6     | add | fabric | 0       |
|     sub_ln229_fu_371_p2                       | -   |        | sub_ln229   | sub | fabric | 0       |
|   + sao_top_Pipeline_VITIS_LOOP_162_3         | 0   |        |             |     |        |         |
|     add_ln162_fu_311_p2                       | -   |        | add_ln162   | add | fabric | 0       |
|     add_ln163_fu_321_p2                       | -   |        | add_ln163   | add | fabric | 0       |
|     add_ln14_fu_398_p2                        | -   |        | add_ln14    | add | fabric | 0       |
|     add_ln16_fu_353_p2                        | -   |        | add_ln16    | add | fabric | 0       |
|     add_ln6_fu_372_p2                         | -   |        | add_ln6     | add | fabric | 0       |
|     sub_ln229_fu_509_p2                       | -   |        | sub_ln229   | sub | fabric | 0       |
|   + sao_top_Pipeline_VITIS_LOOP_96_1          | 0   |        |             |     |        |         |
|     add_ln99_fu_291_p2                        | -   |        | add_ln99    | add | fabric | 0       |
|     add_ln14_fu_356_p2                        | -   |        | add_ln14    | add | fabric | 0       |
|     add_ln16_fu_306_p2                        | -   |        | add_ln16    | add | fabric | 0       |
|     add_ln6_fu_325_p2                         | -   |        | add_ln6     | add | fabric | 0       |
|     sub_ln229_fu_473_p2                       | -   |        | sub_ln229   | sub | fabric | 0       |
|   + sao_top_Pipeline_VITIS_LOOP_189_4         | 0   |        |             |     |        |         |
|     add_ln193_fu_109_p2                       | -   |        | add_ln193   | add | fabric | 0       |
|     add_ln193_1_fu_119_p2                     | -   |        | add_ln193_1 | add | fabric | 0       |
|     add_ln193_2_fu_138_p2                     | -   |        | add_ln193_2 | add | fabric | 0       |
|     sub_ln191_fu_151_p2                       | -   |        | sub_ln191   | sub | fabric | 0       |
|   + sao_top_Pipeline_VITIS_LOOP_213_6         | 0   |        |             |     |        |         |
|     add_ln213_fu_541_p2                       | -   |        | add_ln213   | add | fabric | 0       |
|     add_ln216_fu_559_p2                       | -   |        | add_ln216   | add | fabric | 0       |
|     add_ln217_fu_570_p2                       | -   |        | add_ln217   | add | fabric | 0       |
|     add_ln218_fu_679_p2                       | -   |        | add_ln218   | add | fabric | 0       |
|     add_ln219_fu_689_p2                       | -   |        | add_ln219   | add | fabric | 0       |
|     add_ln220_fu_699_p2                       | -   |        | add_ln220   | add | fabric | 0       |
|  + cabac_top_Pipeline_VITIS_LOOP_14_1         | 0   |        |             |     |        |         |
|    add_ln14_fu_139_p2                         | -   |        | add_ln14    | add | fabric | 0       |
+-----------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+-------------------+---------+--------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable          | Storage | Impl   | Latency |
+---------------------------------------+------+------+--------+-------------------+---------+--------+---------+
| + cabac_top                           | 5    | 0    |        |                   |         |        |         |
|   streamCtxRAM_fifo_U                 | 1    | -    |        | streamCtxRAM      | fifo    | memory | 0       |
|   ctxTables_U                         | 1    | -    |        | ctxTables         | ram_1p  | auto   | 1       |
|   data_out_1_U                        | -    | -    |        | data_out_1        | ram_t2p | auto   | 1       |
|   tempBst_U                           | -    | -    |        | tempBst           | ram_s2p | auto   | 1       |
|  + cabac_top_Pipeline_VITIS_LOOP_40_1 | 0    | 0    |        |                   |         |        |         |
|    B_FRAME_INIT_VALS_U                | -    | -    |        | B_FRAME_INIT_VALS | rom_1p  | auto   | 1       |
|    P_FRAME_INIT_VALS_U                | -    | -    |        | P_FRAME_INIT_VALS | rom_1p  | auto   | 1       |
|    I_FRAME_INIT_VALS_U                | -    | -    |        | I_FRAME_INIT_VALS | rom_1p  | auto   | 1       |
|  + sao_top                            | 1    | 0    |        |                   |         |        |         |
|    sao_offset_abs_U                   | -    | -    |        | sao_offset_abs    | ram_1p  | auto   | 1       |
|    sao_offset_sign_U                  | -    | -    |        | sao_offset_sign   | ram_t2p | auto   | 1       |
|   + decode_decision                   | 1    | 0    |        |                   |         |        |         |
|    + decode_regular                   | 1    | 0    |        |                   |         |        |         |
|      lpsTable_U                       | 1    | -    |        | lpsTable          | rom_1p  | auto   | 1       |
|      transMPS_U                       | -    | -    |        | transMPS          | rom_1p  | auto   | 1       |
|      transLPS_U                       | -    | -    |        | transLPS          | rom_1p  | auto   | 1       |
+---------------------------------------+------+------+--------+-------------------+---------+--------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------+-------------------------------------------+
| Type      | Options                                        | Location                                  |
+-----------+------------------------------------------------+-------------------------------------------+
| interface | mode=m_axi bundle=ctx name=gCtx port=globalCtx | src/top.cpp:23 in cabac_top, globalCtx    |
| interface | mode=s_axilite port=globalCtx                  | src/top.cpp:24 in cabac_top, globalCtx    |
| stream    | depth=512 type=fifo variable=streamCtxRAM      | src/top.cpp:27 in cabac_top, streamCtxRAM |
+-----------+------------------------------------------------+-------------------------------------------+


