// Seed: 2049608675
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2
);
  reg id_4, id_5;
  assign id_4 = 1;
  assign id_5 = id_0 + "";
  reg id_6;
  always_latch #1 begin : LABEL_0
    id_6 <= 1'd0;
    id_5 <= id_1 ? 1'h0 == id_2 : 1;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.type_9 = 0;
  wire id_5;
  assign id_5 = ~id_3;
  wire id_6;
endmodule
