
integrazioniponti.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006050  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08006110  08006110  00016110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006140  08006140  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08006140  08006140  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006140  08006140  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006140  08006140  00016140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006144  08006144  00016144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006148  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  2000000c  08006154  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08006154  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017306  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002850  00000000  00000000  0003733a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016e8  00000000  00000000  00039b90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015b0  00000000  00000000  0003b278  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016bcc  00000000  00000000  0003c828  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d99f  00000000  00000000  000533f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007dc6f  00000000  00000000  00060d93  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dea02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005574  00000000  00000000  000dea80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080060f8 	.word	0x080060f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080060f8 	.word	0x080060f8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_i2f>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	2800      	cmp	r0, #0
 8000224:	d03d      	beq.n	80002a2 <__aeabi_i2f+0x82>
 8000226:	17c3      	asrs	r3, r0, #31
 8000228:	18c5      	adds	r5, r0, r3
 800022a:	405d      	eors	r5, r3
 800022c:	0fc4      	lsrs	r4, r0, #31
 800022e:	0028      	movs	r0, r5
 8000230:	f000 f880 	bl	8000334 <__clzsi2>
 8000234:	229e      	movs	r2, #158	; 0x9e
 8000236:	1a12      	subs	r2, r2, r0
 8000238:	2a96      	cmp	r2, #150	; 0x96
 800023a:	dc07      	bgt.n	800024c <__aeabi_i2f+0x2c>
 800023c:	b2d2      	uxtb	r2, r2
 800023e:	2808      	cmp	r0, #8
 8000240:	dd33      	ble.n	80002aa <__aeabi_i2f+0x8a>
 8000242:	3808      	subs	r0, #8
 8000244:	4085      	lsls	r5, r0
 8000246:	0268      	lsls	r0, r5, #9
 8000248:	0a40      	lsrs	r0, r0, #9
 800024a:	e023      	b.n	8000294 <__aeabi_i2f+0x74>
 800024c:	2a99      	cmp	r2, #153	; 0x99
 800024e:	dd0b      	ble.n	8000268 <__aeabi_i2f+0x48>
 8000250:	2305      	movs	r3, #5
 8000252:	0029      	movs	r1, r5
 8000254:	1a1b      	subs	r3, r3, r0
 8000256:	40d9      	lsrs	r1, r3
 8000258:	0003      	movs	r3, r0
 800025a:	331b      	adds	r3, #27
 800025c:	409d      	lsls	r5, r3
 800025e:	002b      	movs	r3, r5
 8000260:	1e5d      	subs	r5, r3, #1
 8000262:	41ab      	sbcs	r3, r5
 8000264:	4319      	orrs	r1, r3
 8000266:	000d      	movs	r5, r1
 8000268:	2805      	cmp	r0, #5
 800026a:	dd01      	ble.n	8000270 <__aeabi_i2f+0x50>
 800026c:	1f43      	subs	r3, r0, #5
 800026e:	409d      	lsls	r5, r3
 8000270:	002b      	movs	r3, r5
 8000272:	490f      	ldr	r1, [pc, #60]	; (80002b0 <__aeabi_i2f+0x90>)
 8000274:	400b      	ands	r3, r1
 8000276:	076e      	lsls	r6, r5, #29
 8000278:	d009      	beq.n	800028e <__aeabi_i2f+0x6e>
 800027a:	260f      	movs	r6, #15
 800027c:	4035      	ands	r5, r6
 800027e:	2d04      	cmp	r5, #4
 8000280:	d005      	beq.n	800028e <__aeabi_i2f+0x6e>
 8000282:	3304      	adds	r3, #4
 8000284:	015d      	lsls	r5, r3, #5
 8000286:	d502      	bpl.n	800028e <__aeabi_i2f+0x6e>
 8000288:	229f      	movs	r2, #159	; 0x9f
 800028a:	400b      	ands	r3, r1
 800028c:	1a12      	subs	r2, r2, r0
 800028e:	019b      	lsls	r3, r3, #6
 8000290:	0a58      	lsrs	r0, r3, #9
 8000292:	b2d2      	uxtb	r2, r2
 8000294:	0240      	lsls	r0, r0, #9
 8000296:	05d2      	lsls	r2, r2, #23
 8000298:	0a40      	lsrs	r0, r0, #9
 800029a:	07e4      	lsls	r4, r4, #31
 800029c:	4310      	orrs	r0, r2
 800029e:	4320      	orrs	r0, r4
 80002a0:	bd70      	pop	{r4, r5, r6, pc}
 80002a2:	2400      	movs	r4, #0
 80002a4:	2200      	movs	r2, #0
 80002a6:	2000      	movs	r0, #0
 80002a8:	e7f4      	b.n	8000294 <__aeabi_i2f+0x74>
 80002aa:	0268      	lsls	r0, r5, #9
 80002ac:	0a40      	lsrs	r0, r0, #9
 80002ae:	e7f1      	b.n	8000294 <__aeabi_i2f+0x74>
 80002b0:	fbffffff 	.word	0xfbffffff

080002b4 <__aeabi_ui2f>:
 80002b4:	b570      	push	{r4, r5, r6, lr}
 80002b6:	1e04      	subs	r4, r0, #0
 80002b8:	d034      	beq.n	8000324 <__aeabi_ui2f+0x70>
 80002ba:	f000 f83b 	bl	8000334 <__clzsi2>
 80002be:	229e      	movs	r2, #158	; 0x9e
 80002c0:	1a12      	subs	r2, r2, r0
 80002c2:	2a96      	cmp	r2, #150	; 0x96
 80002c4:	dc07      	bgt.n	80002d6 <__aeabi_ui2f+0x22>
 80002c6:	b2d2      	uxtb	r2, r2
 80002c8:	2808      	cmp	r0, #8
 80002ca:	dd2e      	ble.n	800032a <__aeabi_ui2f+0x76>
 80002cc:	3808      	subs	r0, #8
 80002ce:	4084      	lsls	r4, r0
 80002d0:	0260      	lsls	r0, r4, #9
 80002d2:	0a40      	lsrs	r0, r0, #9
 80002d4:	e021      	b.n	800031a <__aeabi_ui2f+0x66>
 80002d6:	2a99      	cmp	r2, #153	; 0x99
 80002d8:	dd09      	ble.n	80002ee <__aeabi_ui2f+0x3a>
 80002da:	0003      	movs	r3, r0
 80002dc:	0021      	movs	r1, r4
 80002de:	331b      	adds	r3, #27
 80002e0:	4099      	lsls	r1, r3
 80002e2:	1e4b      	subs	r3, r1, #1
 80002e4:	4199      	sbcs	r1, r3
 80002e6:	2305      	movs	r3, #5
 80002e8:	1a1b      	subs	r3, r3, r0
 80002ea:	40dc      	lsrs	r4, r3
 80002ec:	430c      	orrs	r4, r1
 80002ee:	2805      	cmp	r0, #5
 80002f0:	dd01      	ble.n	80002f6 <__aeabi_ui2f+0x42>
 80002f2:	1f43      	subs	r3, r0, #5
 80002f4:	409c      	lsls	r4, r3
 80002f6:	0023      	movs	r3, r4
 80002f8:	490d      	ldr	r1, [pc, #52]	; (8000330 <__aeabi_ui2f+0x7c>)
 80002fa:	400b      	ands	r3, r1
 80002fc:	0765      	lsls	r5, r4, #29
 80002fe:	d009      	beq.n	8000314 <__aeabi_ui2f+0x60>
 8000300:	250f      	movs	r5, #15
 8000302:	402c      	ands	r4, r5
 8000304:	2c04      	cmp	r4, #4
 8000306:	d005      	beq.n	8000314 <__aeabi_ui2f+0x60>
 8000308:	3304      	adds	r3, #4
 800030a:	015c      	lsls	r4, r3, #5
 800030c:	d502      	bpl.n	8000314 <__aeabi_ui2f+0x60>
 800030e:	229f      	movs	r2, #159	; 0x9f
 8000310:	400b      	ands	r3, r1
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	019b      	lsls	r3, r3, #6
 8000316:	0a58      	lsrs	r0, r3, #9
 8000318:	b2d2      	uxtb	r2, r2
 800031a:	0240      	lsls	r0, r0, #9
 800031c:	05d2      	lsls	r2, r2, #23
 800031e:	0a40      	lsrs	r0, r0, #9
 8000320:	4310      	orrs	r0, r2
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	2200      	movs	r2, #0
 8000326:	2000      	movs	r0, #0
 8000328:	e7f7      	b.n	800031a <__aeabi_ui2f+0x66>
 800032a:	0260      	lsls	r0, r4, #9
 800032c:	0a40      	lsrs	r0, r0, #9
 800032e:	e7f4      	b.n	800031a <__aeabi_ui2f+0x66>
 8000330:	fbffffff 	.word	0xfbffffff

08000334 <__clzsi2>:
 8000334:	211c      	movs	r1, #28
 8000336:	2301      	movs	r3, #1
 8000338:	041b      	lsls	r3, r3, #16
 800033a:	4298      	cmp	r0, r3
 800033c:	d301      	bcc.n	8000342 <__clzsi2+0xe>
 800033e:	0c00      	lsrs	r0, r0, #16
 8000340:	3910      	subs	r1, #16
 8000342:	0a1b      	lsrs	r3, r3, #8
 8000344:	4298      	cmp	r0, r3
 8000346:	d301      	bcc.n	800034c <__clzsi2+0x18>
 8000348:	0a00      	lsrs	r0, r0, #8
 800034a:	3908      	subs	r1, #8
 800034c:	091b      	lsrs	r3, r3, #4
 800034e:	4298      	cmp	r0, r3
 8000350:	d301      	bcc.n	8000356 <__clzsi2+0x22>
 8000352:	0900      	lsrs	r0, r0, #4
 8000354:	3904      	subs	r1, #4
 8000356:	a202      	add	r2, pc, #8	; (adr r2, 8000360 <__clzsi2+0x2c>)
 8000358:	5c10      	ldrb	r0, [r2, r0]
 800035a:	1840      	adds	r0, r0, r1
 800035c:	4770      	bx	lr
 800035e:	46c0      	nop			; (mov r8, r8)
 8000360:	02020304 	.word	0x02020304
 8000364:	01010101 	.word	0x01010101
	...

08000370 <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                        uint16_t len)
{
 8000370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000372:	b087      	sub	sp, #28
 8000374:	af00      	add	r7, sp, #0
 8000376:	60f8      	str	r0, [r7, #12]
 8000378:	0008      	movs	r0, r1
 800037a:	607a      	str	r2, [r7, #4]
 800037c:	0019      	movs	r1, r3
 800037e:	260b      	movs	r6, #11
 8000380:	19bb      	adds	r3, r7, r6
 8000382:	1c02      	adds	r2, r0, #0
 8000384:	701a      	strb	r2, [r3, #0]
 8000386:	2508      	movs	r5, #8
 8000388:	197b      	adds	r3, r7, r5
 800038a:	1c0a      	adds	r2, r1, #0
 800038c:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800038e:	68fb      	ldr	r3, [r7, #12]
 8000390:	685c      	ldr	r4, [r3, #4]
 8000392:	68fb      	ldr	r3, [r7, #12]
 8000394:	6898      	ldr	r0, [r3, #8]
 8000396:	197b      	adds	r3, r7, r5
 8000398:	881d      	ldrh	r5, [r3, #0]
 800039a:	687a      	ldr	r2, [r7, #4]
 800039c:	19bb      	adds	r3, r7, r6
 800039e:	7819      	ldrb	r1, [r3, #0]
 80003a0:	002b      	movs	r3, r5
 80003a2:	47a0      	blx	r4
 80003a4:	0003      	movs	r3, r0
 80003a6:	617b      	str	r3, [r7, #20]
  return ret;
 80003a8:	697b      	ldr	r3, [r7, #20]
}
 80003aa:	0018      	movs	r0, r3
 80003ac:	46bd      	mov	sp, r7
 80003ae:	b007      	add	sp, #28
 80003b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080003b2 <hts221_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 80003b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003b4:	b087      	sub	sp, #28
 80003b6:	af00      	add	r7, sp, #0
 80003b8:	60f8      	str	r0, [r7, #12]
 80003ba:	0008      	movs	r0, r1
 80003bc:	607a      	str	r2, [r7, #4]
 80003be:	0019      	movs	r1, r3
 80003c0:	260b      	movs	r6, #11
 80003c2:	19bb      	adds	r3, r7, r6
 80003c4:	1c02      	adds	r2, r0, #0
 80003c6:	701a      	strb	r2, [r3, #0]
 80003c8:	2508      	movs	r5, #8
 80003ca:	197b      	adds	r3, r7, r5
 80003cc:	1c0a      	adds	r2, r1, #0
 80003ce:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	681c      	ldr	r4, [r3, #0]
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	6898      	ldr	r0, [r3, #8]
 80003d8:	197b      	adds	r3, r7, r5
 80003da:	881d      	ldrh	r5, [r3, #0]
 80003dc:	687a      	ldr	r2, [r7, #4]
 80003de:	19bb      	adds	r3, r7, r6
 80003e0:	7819      	ldrb	r1, [r3, #0]
 80003e2:	002b      	movs	r3, r5
 80003e4:	47a0      	blx	r4
 80003e6:	0003      	movs	r3, r0
 80003e8:	617b      	str	r3, [r7, #20]
  return ret;
 80003ea:	697b      	ldr	r3, [r7, #20]
}
 80003ec:	0018      	movs	r0, r3
 80003ee:	46bd      	mov	sp, r7
 80003f0:	b007      	add	sp, #28
 80003f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080003f4 <hts221_data_rate_set>:
  * @param  val     change the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_set(stmdev_ctx_t *ctx, hts221_odr_t val)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
 80003fc:	000a      	movs	r2, r1
 80003fe:	1cfb      	adds	r3, r7, #3
 8000400:	701a      	strb	r2, [r3, #0]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 8000402:	2308      	movs	r3, #8
 8000404:	18fa      	adds	r2, r7, r3
 8000406:	6878      	ldr	r0, [r7, #4]
 8000408:	2301      	movs	r3, #1
 800040a:	2120      	movs	r1, #32
 800040c:	f7ff ffb0 	bl	8000370 <hts221_read_reg>
 8000410:	0003      	movs	r3, r0
 8000412:	60fb      	str	r3, [r7, #12]

  if(ret == 0){
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	2b00      	cmp	r3, #0
 8000418:	d118      	bne.n	800044c <hts221_data_rate_set+0x58>
    reg.odr = (uint8_t)val;
 800041a:	1cfb      	adds	r3, r7, #3
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	2203      	movs	r2, #3
 8000420:	4013      	ands	r3, r2
 8000422:	b2da      	uxtb	r2, r3
 8000424:	2408      	movs	r4, #8
 8000426:	193b      	adds	r3, r7, r4
 8000428:	2103      	movs	r1, #3
 800042a:	400a      	ands	r2, r1
 800042c:	0010      	movs	r0, r2
 800042e:	781a      	ldrb	r2, [r3, #0]
 8000430:	2103      	movs	r1, #3
 8000432:	438a      	bics	r2, r1
 8000434:	1c11      	adds	r1, r2, #0
 8000436:	1c02      	adds	r2, r0, #0
 8000438:	430a      	orrs	r2, r1
 800043a:	701a      	strb	r2, [r3, #0]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 800043c:	193a      	adds	r2, r7, r4
 800043e:	6878      	ldr	r0, [r7, #4]
 8000440:	2301      	movs	r3, #1
 8000442:	2120      	movs	r1, #32
 8000444:	f7ff ffb5 	bl	80003b2 <hts221_write_reg>
 8000448:	0003      	movs	r3, r0
 800044a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800044c:	68fb      	ldr	r3, [r7, #12]
}
 800044e:	0018      	movs	r0, r3
 8000450:	46bd      	mov	sp, r7
 8000452:	b005      	add	sp, #20
 8000454:	bd90      	pop	{r4, r7, pc}

08000456 <hts221_block_data_update_set>:
  * @param  val     change the values of bdu in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000456:	b590      	push	{r4, r7, lr}
 8000458:	b085      	sub	sp, #20
 800045a:	af00      	add	r7, sp, #0
 800045c:	6078      	str	r0, [r7, #4]
 800045e:	000a      	movs	r2, r1
 8000460:	1cfb      	adds	r3, r7, #3
 8000462:	701a      	strb	r2, [r3, #0]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 8000464:	2308      	movs	r3, #8
 8000466:	18fa      	adds	r2, r7, r3
 8000468:	6878      	ldr	r0, [r7, #4]
 800046a:	2301      	movs	r3, #1
 800046c:	2120      	movs	r1, #32
 800046e:	f7ff ff7f 	bl	8000370 <hts221_read_reg>
 8000472:	0003      	movs	r3, r0
 8000474:	60fb      	str	r3, [r7, #12]

  if(ret == 0){
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d118      	bne.n	80004ae <hts221_block_data_update_set+0x58>
    reg.bdu = val;
 800047c:	1cfb      	adds	r3, r7, #3
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2201      	movs	r2, #1
 8000482:	4013      	ands	r3, r2
 8000484:	b2da      	uxtb	r2, r3
 8000486:	2408      	movs	r4, #8
 8000488:	193b      	adds	r3, r7, r4
 800048a:	2101      	movs	r1, #1
 800048c:	400a      	ands	r2, r1
 800048e:	0090      	lsls	r0, r2, #2
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	2104      	movs	r1, #4
 8000494:	438a      	bics	r2, r1
 8000496:	1c11      	adds	r1, r2, #0
 8000498:	1c02      	adds	r2, r0, #0
 800049a:	430a      	orrs	r2, r1
 800049c:	701a      	strb	r2, [r3, #0]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 800049e:	193a      	adds	r2, r7, r4
 80004a0:	6878      	ldr	r0, [r7, #4]
 80004a2:	2301      	movs	r3, #1
 80004a4:	2120      	movs	r1, #32
 80004a6:	f7ff ff84 	bl	80003b2 <hts221_write_reg>
 80004aa:	0003      	movs	r3, r0
 80004ac:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80004ae:	68fb      	ldr	r3, [r7, #12]
}
 80004b0:	0018      	movs	r0, r3
 80004b2:	46bd      	mov	sp, r7
 80004b4:	b005      	add	sp, #20
 80004b6:	bd90      	pop	{r4, r7, pc}

080004b8 <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b084      	sub	sp, #16
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
 80004c0:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 80004c2:	683a      	ldr	r2, [r7, #0]
 80004c4:	6878      	ldr	r0, [r7, #4]
 80004c6:	2302      	movs	r3, #2
 80004c8:	2128      	movs	r1, #40	; 0x28
 80004ca:	f7ff ff51 	bl	8000370 <hts221_read_reg>
 80004ce:	0003      	movs	r3, r0
 80004d0:	60fb      	str	r3, [r7, #12]
  return ret;
 80004d2:	68fb      	ldr	r3, [r7, #12]
}
 80004d4:	0018      	movs	r0, r3
 80004d6:	46bd      	mov	sp, r7
 80004d8:	b004      	add	sp, #16
 80004da:	bd80      	pop	{r7, pc}

080004dc <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b084      	sub	sp, #16
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 80004e6:	683a      	ldr	r2, [r7, #0]
 80004e8:	6878      	ldr	r0, [r7, #4]
 80004ea:	2301      	movs	r3, #1
 80004ec:	210f      	movs	r1, #15
 80004ee:	f7ff ff3f 	bl	8000370 <hts221_read_reg>
 80004f2:	0003      	movs	r3, r0
 80004f4:	60fb      	str	r3, [r7, #12]
  return ret;
 80004f6:	68fb      	ldr	r3, [r7, #12]
}
 80004f8:	0018      	movs	r0, r3
 80004fa:	46bd      	mov	sp, r7
 80004fc:	b004      	add	sp, #16
 80004fe:	bd80      	pop	{r7, pc}

08000500 <hts221_power_on_set>:
  * @param  val     change the values of pd in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_power_on_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000500:	b590      	push	{r4, r7, lr}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	000a      	movs	r2, r1
 800050a:	1cfb      	adds	r3, r7, #3
 800050c:	701a      	strb	r2, [r3, #0]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 800050e:	2308      	movs	r3, #8
 8000510:	18fa      	adds	r2, r7, r3
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	2301      	movs	r3, #1
 8000516:	2120      	movs	r1, #32
 8000518:	f7ff ff2a 	bl	8000370 <hts221_read_reg>
 800051c:	0003      	movs	r3, r0
 800051e:	60fb      	str	r3, [r7, #12]

  if(ret == 0){
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d116      	bne.n	8000554 <hts221_power_on_set+0x54>
    reg.pd = val;
 8000526:	1cfb      	adds	r3, r7, #3
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	2201      	movs	r2, #1
 800052c:	4013      	ands	r3, r2
 800052e:	b2da      	uxtb	r2, r3
 8000530:	2408      	movs	r4, #8
 8000532:	193b      	adds	r3, r7, r4
 8000534:	01d0      	lsls	r0, r2, #7
 8000536:	781a      	ldrb	r2, [r3, #0]
 8000538:	217f      	movs	r1, #127	; 0x7f
 800053a:	400a      	ands	r2, r1
 800053c:	1c11      	adds	r1, r2, #0
 800053e:	1c02      	adds	r2, r0, #0
 8000540:	430a      	orrs	r2, r1
 8000542:	701a      	strb	r2, [r3, #0]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t*) &reg, 1);
 8000544:	193a      	adds	r2, r7, r4
 8000546:	6878      	ldr	r0, [r7, #4]
 8000548:	2301      	movs	r3, #1
 800054a:	2120      	movs	r1, #32
 800054c:	f7ff ff31 	bl	80003b2 <hts221_write_reg>
 8000550:	0003      	movs	r3, r0
 8000552:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8000554:	68fb      	ldr	r3, [r7, #12]
}
 8000556:	0018      	movs	r0, r3
 8000558:	46bd      	mov	sp, r7
 800055a:	b005      	add	sp, #20
 800055c:	bd90      	pop	{r4, r7, pc}

0800055e <hts221_status_get>:
  * @param  val     Registers STATUS_REG
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_status_get(stmdev_ctx_t *ctx, hts221_status_reg_t *val)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b084      	sub	sp, #16
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
 8000566:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_STATUS_REG, (uint8_t*) val, 1);
 8000568:	683a      	ldr	r2, [r7, #0]
 800056a:	6878      	ldr	r0, [r7, #4]
 800056c:	2301      	movs	r3, #1
 800056e:	2127      	movs	r1, #39	; 0x27
 8000570:	f7ff fefe 	bl	8000370 <hts221_read_reg>
 8000574:	0003      	movs	r3, r0
 8000576:	60fb      	str	r3, [r7, #12]
  return ret;
 8000578:	68fb      	ldr	r3, [r7, #12]
}
 800057a:	0018      	movs	r0, r3
 800057c:	46bd      	mov	sp, r7
 800057e:	b004      	add	sp, #16
 8000580:	bd80      	pop	{r7, pc}

08000582 <hts221_hum_rh_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000582:	b580      	push	{r7, lr}
 8000584:	b084      	sub	sp, #16
 8000586:	af00      	add	r7, sp, #0
 8000588:	6078      	str	r0, [r7, #4]
 800058a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, buff, 1);
 800058c:	683a      	ldr	r2, [r7, #0]
 800058e:	6878      	ldr	r0, [r7, #4]
 8000590:	2301      	movs	r3, #1
 8000592:	2130      	movs	r1, #48	; 0x30
 8000594:	f7ff feec 	bl	8000370 <hts221_read_reg>
 8000598:	0003      	movs	r3, r0
 800059a:	60fb      	str	r3, [r7, #12]
  *buff = (uint8_t)(((uint16_t)(*buff) >> 1) & 0x7FFFu);
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	085b      	lsrs	r3, r3, #1
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	701a      	strb	r2, [r3, #0]

  return ret;
 80005a8:	68fb      	ldr	r3, [r7, #12]
}
 80005aa:	0018      	movs	r0, r3
 80005ac:	46bd      	mov	sp, r7
 80005ae:	b004      	add	sp, #16
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <hts221_hum_rh_point_1_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	b084      	sub	sp, #16
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
 80005ba:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, buff, 1);
 80005bc:	683a      	ldr	r2, [r7, #0]
 80005be:	6878      	ldr	r0, [r7, #4]
 80005c0:	2301      	movs	r3, #1
 80005c2:	2131      	movs	r1, #49	; 0x31
 80005c4:	f7ff fed4 	bl	8000370 <hts221_read_reg>
 80005c8:	0003      	movs	r3, r0
 80005ca:	60fb      	str	r3, [r7, #12]
  *buff = (uint8_t)(((uint16_t)(*buff) >> 1) & 0x7FFFu);
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	085b      	lsrs	r3, r3, #1
 80005d2:	b2da      	uxtb	r2, r3
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	701a      	strb	r2, [r3, #0]

  return ret;
 80005d8:	68fb      	ldr	r3, [r7, #12]
}
 80005da:	0018      	movs	r0, r3
 80005dc:	46bd      	mov	sp, r7
 80005de:	b004      	add	sp, #16
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80005e2:	b590      	push	{r4, r7, lr}
 80005e4:	b087      	sub	sp, #28
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
 80005ea:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 80005ec:	230f      	movs	r3, #15
 80005ee:	18fa      	adds	r2, r7, r3
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	2301      	movs	r3, #1
 80005f4:	2132      	movs	r1, #50	; 0x32
 80005f6:	f7ff febb 	bl	8000370 <hts221_read_reg>
 80005fa:	0003      	movs	r3, r0
 80005fc:	617b      	str	r3, [r7, #20]

  if(ret == 0){
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d11b      	bne.n	800063c <hts221_temp_deg_point_0_get+0x5a>
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t*) &reg, 1);
 8000604:	2410      	movs	r4, #16
 8000606:	193a      	adds	r2, r7, r4
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	2301      	movs	r3, #1
 800060c:	2135      	movs	r1, #53	; 0x35
 800060e:	f7ff feaf 	bl	8000370 <hts221_read_reg>
 8000612:	0003      	movs	r3, r0
 8000614:	617b      	str	r3, [r7, #20]
    coeff_h = reg.t0_msb;
 8000616:	193b      	adds	r3, r7, r4
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	079b      	lsls	r3, r3, #30
 800061c:	0f9b      	lsrs	r3, r3, #30
 800061e:	b2da      	uxtb	r2, r3
 8000620:	2113      	movs	r1, #19
 8000622:	187b      	adds	r3, r7, r1
 8000624:	701a      	strb	r2, [r3, #0]
    *(buff) = (uint8_t)(((coeff_h << 8) + coeff_l) >> 3);
 8000626:	187b      	adds	r3, r7, r1
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	021b      	lsls	r3, r3, #8
 800062c:	220f      	movs	r2, #15
 800062e:	18ba      	adds	r2, r7, r2
 8000630:	7812      	ldrb	r2, [r2, #0]
 8000632:	189b      	adds	r3, r3, r2
 8000634:	10db      	asrs	r3, r3, #3
 8000636:	b2da      	uxtb	r2, r3
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800063c:	697b      	ldr	r3, [r7, #20]
}
 800063e:	0018      	movs	r0, r3
 8000640:	46bd      	mov	sp, r7
 8000642:	b007      	add	sp, #28
 8000644:	bd90      	pop	{r4, r7, pc}

08000646 <hts221_temp_deg_point_1_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000646:	b590      	push	{r4, r7, lr}
 8000648:	b087      	sub	sp, #28
 800064a:	af00      	add	r7, sp, #0
 800064c:	6078      	str	r0, [r7, #4]
 800064e:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 8000650:	230f      	movs	r3, #15
 8000652:	18fa      	adds	r2, r7, r3
 8000654:	6878      	ldr	r0, [r7, #4]
 8000656:	2301      	movs	r3, #1
 8000658:	2133      	movs	r1, #51	; 0x33
 800065a:	f7ff fe89 	bl	8000370 <hts221_read_reg>
 800065e:	0003      	movs	r3, r0
 8000660:	617b      	str	r3, [r7, #20]

  if(ret == 0){
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d11b      	bne.n	80006a0 <hts221_temp_deg_point_1_get+0x5a>
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t*) &reg, 1);
 8000668:	2410      	movs	r4, #16
 800066a:	193a      	adds	r2, r7, r4
 800066c:	6878      	ldr	r0, [r7, #4]
 800066e:	2301      	movs	r3, #1
 8000670:	2135      	movs	r1, #53	; 0x35
 8000672:	f7ff fe7d 	bl	8000370 <hts221_read_reg>
 8000676:	0003      	movs	r3, r0
 8000678:	617b      	str	r3, [r7, #20]
    coeff_h = reg.t1_msb;
 800067a:	193b      	adds	r3, r7, r4
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	071b      	lsls	r3, r3, #28
 8000680:	0f9b      	lsrs	r3, r3, #30
 8000682:	b2da      	uxtb	r2, r3
 8000684:	2113      	movs	r1, #19
 8000686:	187b      	adds	r3, r7, r1
 8000688:	701a      	strb	r2, [r3, #0]
    *(buff) = (uint8_t)(((coeff_h << 8) + coeff_l) >> 3);
 800068a:	187b      	adds	r3, r7, r1
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	021b      	lsls	r3, r3, #8
 8000690:	220f      	movs	r2, #15
 8000692:	18ba      	adds	r2, r7, r2
 8000694:	7812      	ldrb	r2, [r2, #0]
 8000696:	189b      	adds	r3, r3, r2
 8000698:	10db      	asrs	r3, r3, #3
 800069a:	b2da      	uxtb	r2, r3
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 80006a0:	697b      	ldr	r3, [r7, #20]
}
 80006a2:	0018      	movs	r0, r3
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b007      	add	sp, #28
 80006a8:	bd90      	pop	{r4, r7, pc}

080006aa <hts221_hum_adc_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	b084      	sub	sp, #16
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	6078      	str	r0, [r7, #4]
 80006b2:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, buff, 2);
 80006b4:	683a      	ldr	r2, [r7, #0]
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	2302      	movs	r3, #2
 80006ba:	2136      	movs	r1, #54	; 0x36
 80006bc:	f7ff fe58 	bl	8000370 <hts221_read_reg>
 80006c0:	0003      	movs	r3, r0
 80006c2:	60fb      	str	r3, [r7, #12]
  return ret;
 80006c4:	68fb      	ldr	r3, [r7, #12]
}
 80006c6:	0018      	movs	r0, r3
 80006c8:	46bd      	mov	sp, r7
 80006ca:	b004      	add	sp, #16
 80006cc:	bd80      	pop	{r7, pc}

080006ce <hts221_hum_adc_point_1_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, buff, 2);
 80006d8:	683a      	ldr	r2, [r7, #0]
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	2302      	movs	r3, #2
 80006de:	213a      	movs	r1, #58	; 0x3a
 80006e0:	f7ff fe46 	bl	8000370 <hts221_read_reg>
 80006e4:	0003      	movs	r3, r0
 80006e6:	60fb      	str	r3, [r7, #12]
  return ret;
 80006e8:	68fb      	ldr	r3, [r7, #12]
}
 80006ea:	0018      	movs	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	b004      	add	sp, #16
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <hts221_temp_adc_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b084      	sub	sp, #16
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
 80006fa:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, buff, 2);
 80006fc:	683a      	ldr	r2, [r7, #0]
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	2302      	movs	r3, #2
 8000702:	213c      	movs	r1, #60	; 0x3c
 8000704:	f7ff fe34 	bl	8000370 <hts221_read_reg>
 8000708:	0003      	movs	r3, r0
 800070a:	60fb      	str	r3, [r7, #12]
  return ret;
 800070c:	68fb      	ldr	r3, [r7, #12]
}
 800070e:	0018      	movs	r0, r3
 8000710:	46bd      	mov	sp, r7
 8000712:	b004      	add	sp, #16
 8000714:	bd80      	pop	{r7, pc}

08000716 <hts221_temp_adc_point_1_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b084      	sub	sp, #16
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
 800071e:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, buff, 2);
 8000720:	683a      	ldr	r2, [r7, #0]
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	2302      	movs	r3, #2
 8000726:	213e      	movs	r1, #62	; 0x3e
 8000728:	f7ff fe22 	bl	8000370 <hts221_read_reg>
 800072c:	0003      	movs	r3, r0
 800072e:	60fb      	str	r3, [r7, #12]
  return ret;
 8000730:	68fb      	ldr	r3, [r7, #12]
}
 8000732:	0018      	movs	r0, r3
 8000734:	46bd      	mov	sp, r7
 8000736:	b004      	add	sp, #16
 8000738:	bd80      	pop	{r7, pc}

0800073a <iis3dhhc_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis3dhhc_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 800073a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800073c:	b087      	sub	sp, #28
 800073e:	af00      	add	r7, sp, #0
 8000740:	60f8      	str	r0, [r7, #12]
 8000742:	0008      	movs	r0, r1
 8000744:	607a      	str	r2, [r7, #4]
 8000746:	0019      	movs	r1, r3
 8000748:	260b      	movs	r6, #11
 800074a:	19bb      	adds	r3, r7, r6
 800074c:	1c02      	adds	r2, r0, #0
 800074e:	701a      	strb	r2, [r3, #0]
 8000750:	2508      	movs	r5, #8
 8000752:	197b      	adds	r3, r7, r5
 8000754:	1c0a      	adds	r2, r1, #0
 8000756:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	685c      	ldr	r4, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	6898      	ldr	r0, [r3, #8]
 8000760:	197b      	adds	r3, r7, r5
 8000762:	881d      	ldrh	r5, [r3, #0]
 8000764:	687a      	ldr	r2, [r7, #4]
 8000766:	19bb      	adds	r3, r7, r6
 8000768:	7819      	ldrb	r1, [r3, #0]
 800076a:	002b      	movs	r3, r5
 800076c:	47a0      	blx	r4
 800076e:	0003      	movs	r3, r0
 8000770:	617b      	str	r3, [r7, #20]
  return ret;
 8000772:	697b      	ldr	r3, [r7, #20]
}
 8000774:	0018      	movs	r0, r3
 8000776:	46bd      	mov	sp, r7
 8000778:	b007      	add	sp, #28
 800077a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800077c <iis3dhhc_write_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis3dhhc_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 800077c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800077e:	b087      	sub	sp, #28
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	0008      	movs	r0, r1
 8000786:	607a      	str	r2, [r7, #4]
 8000788:	0019      	movs	r1, r3
 800078a:	260b      	movs	r6, #11
 800078c:	19bb      	adds	r3, r7, r6
 800078e:	1c02      	adds	r2, r0, #0
 8000790:	701a      	strb	r2, [r3, #0]
 8000792:	2508      	movs	r5, #8
 8000794:	197b      	adds	r3, r7, r5
 8000796:	1c0a      	adds	r2, r1, #0
 8000798:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	681c      	ldr	r4, [r3, #0]
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	6898      	ldr	r0, [r3, #8]
 80007a2:	197b      	adds	r3, r7, r5
 80007a4:	881d      	ldrh	r5, [r3, #0]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	19bb      	adds	r3, r7, r6
 80007aa:	7819      	ldrb	r1, [r3, #0]
 80007ac:	002b      	movs	r3, r5
 80007ae:	47a0      	blx	r4
 80007b0:	0003      	movs	r3, r0
 80007b2:	617b      	str	r3, [r7, #20]
  return ret;
 80007b4:	697b      	ldr	r3, [r7, #20]
}
 80007b6:	0018      	movs	r0, r3
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b007      	add	sp, #28
 80007bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080007be <iis3dhhc_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL_REG1.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80007be:	b590      	push	{r4, r7, lr}
 80007c0:	b085      	sub	sp, #20
 80007c2:	af00      	add	r7, sp, #0
 80007c4:	6078      	str	r0, [r7, #4]
 80007c6:	000a      	movs	r2, r1
 80007c8:	1cfb      	adds	r3, r7, #3
 80007ca:	701a      	strb	r2, [r3, #0]
  iis3dhhc_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 80007cc:	2308      	movs	r3, #8
 80007ce:	18fa      	adds	r2, r7, r3
 80007d0:	6878      	ldr	r0, [r7, #4]
 80007d2:	2301      	movs	r3, #1
 80007d4:	2120      	movs	r1, #32
 80007d6:	f7ff ffb0 	bl	800073a <iis3dhhc_read_reg>
 80007da:	0003      	movs	r3, r0
 80007dc:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d118      	bne.n	8000816 <iis3dhhc_block_data_update_set+0x58>
    ctrl_reg1.bdu = val;
 80007e4:	1cfb      	adds	r3, r7, #3
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	2201      	movs	r2, #1
 80007ea:	4013      	ands	r3, r2
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	2408      	movs	r4, #8
 80007f0:	193b      	adds	r3, r7, r4
 80007f2:	2101      	movs	r1, #1
 80007f4:	400a      	ands	r2, r1
 80007f6:	0010      	movs	r0, r2
 80007f8:	781a      	ldrb	r2, [r3, #0]
 80007fa:	2101      	movs	r1, #1
 80007fc:	438a      	bics	r2, r1
 80007fe:	1c11      	adds	r1, r2, #0
 8000800:	1c02      	adds	r2, r0, #0
 8000802:	430a      	orrs	r2, r1
 8000804:	701a      	strb	r2, [r3, #0]
    ret = iis3dhhc_write_reg(ctx, IIS3DHHC_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000806:	193a      	adds	r2, r7, r4
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	2301      	movs	r3, #1
 800080c:	2120      	movs	r1, #32
 800080e:	f7ff ffb5 	bl	800077c <iis3dhhc_write_reg>
 8000812:	0003      	movs	r3, r0
 8000814:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000816:	68fb      	ldr	r3, [r7, #12]
}
 8000818:	0018      	movs	r0, r3
 800081a:	46bd      	mov	sp, r7
 800081c:	b005      	add	sp, #20
 800081e:	bd90      	pop	{r4, r7, pc}

08000820 <iis3dhhc_data_rate_set>:
  * @param  val    Change the values of norm_mod_en in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_data_rate_set(stmdev_ctx_t *ctx, iis3dhhc_norm_mod_en_t val)
{
 8000820:	b590      	push	{r4, r7, lr}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	000a      	movs	r2, r1
 800082a:	1cfb      	adds	r3, r7, #3
 800082c:	701a      	strb	r2, [r3, #0]
  iis3dhhc_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 800082e:	2308      	movs	r3, #8
 8000830:	18fa      	adds	r2, r7, r3
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	2301      	movs	r3, #1
 8000836:	2120      	movs	r1, #32
 8000838:	f7ff ff7f 	bl	800073a <iis3dhhc_read_reg>
 800083c:	0003      	movs	r3, r0
 800083e:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d116      	bne.n	8000874 <iis3dhhc_data_rate_set+0x54>
    ctrl_reg1.norm_mod_en = (uint8_t)val;
 8000846:	1cfb      	adds	r3, r7, #3
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2201      	movs	r2, #1
 800084c:	4013      	ands	r3, r2
 800084e:	b2da      	uxtb	r2, r3
 8000850:	2408      	movs	r4, #8
 8000852:	193b      	adds	r3, r7, r4
 8000854:	01d0      	lsls	r0, r2, #7
 8000856:	781a      	ldrb	r2, [r3, #0]
 8000858:	217f      	movs	r1, #127	; 0x7f
 800085a:	400a      	ands	r2, r1
 800085c:	1c11      	adds	r1, r2, #0
 800085e:	1c02      	adds	r2, r0, #0
 8000860:	430a      	orrs	r2, r1
 8000862:	701a      	strb	r2, [r3, #0]
    ret = iis3dhhc_write_reg(ctx, IIS3DHHC_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000864:	193a      	adds	r2, r7, r4
 8000866:	6878      	ldr	r0, [r7, #4]
 8000868:	2301      	movs	r3, #1
 800086a:	2120      	movs	r1, #32
 800086c:	f7ff ff86 	bl	800077c <iis3dhhc_write_reg>
 8000870:	0003      	movs	r3, r0
 8000872:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000874:	68fb      	ldr	r3, [r7, #12]
}
 8000876:	0018      	movs	r0, r3
 8000878:	46bd      	mov	sp, r7
 800087a:	b005      	add	sp, #20
 800087c:	bd90      	pop	{r4, r7, pc}

0800087e <iis3dhhc_offset_temp_comp_set>:
  * @param  val    Change the values of off_tcomp_en in reg CTRL_REG4
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_offset_temp_comp_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800087e:	b590      	push	{r4, r7, lr}
 8000880:	b085      	sub	sp, #20
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
 8000886:	000a      	movs	r2, r1
 8000888:	1cfb      	adds	r3, r7, #3
 800088a:	701a      	strb	r2, [r3, #0]
  iis3dhhc_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 800088c:	2308      	movs	r3, #8
 800088e:	18fa      	adds	r2, r7, r3
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	2301      	movs	r3, #1
 8000894:	2123      	movs	r1, #35	; 0x23
 8000896:	f7ff ff50 	bl	800073a <iis3dhhc_read_reg>
 800089a:	0003      	movs	r3, r0
 800089c:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d118      	bne.n	80008d6 <iis3dhhc_offset_temp_comp_set+0x58>
    ctrl_reg4.off_tcomp_en = val;
 80008a4:	1cfb      	adds	r3, r7, #3
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2201      	movs	r2, #1
 80008aa:	4013      	ands	r3, r2
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	2408      	movs	r4, #8
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	2101      	movs	r1, #1
 80008b4:	400a      	ands	r2, r1
 80008b6:	0010      	movs	r0, r2
 80008b8:	781a      	ldrb	r2, [r3, #0]
 80008ba:	2101      	movs	r1, #1
 80008bc:	438a      	bics	r2, r1
 80008be:	1c11      	adds	r1, r2, #0
 80008c0:	1c02      	adds	r2, r0, #0
 80008c2:	430a      	orrs	r2, r1
 80008c4:	701a      	strb	r2, [r3, #0]
    ret = iis3dhhc_write_reg(ctx, IIS3DHHC_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 80008c6:	193a      	adds	r2, r7, r4
 80008c8:	6878      	ldr	r0, [r7, #4]
 80008ca:	2301      	movs	r3, #1
 80008cc:	2123      	movs	r1, #35	; 0x23
 80008ce:	f7ff ff55 	bl	800077c <iis3dhhc_write_reg>
 80008d2:	0003      	movs	r3, r0
 80008d4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80008d6:	68fb      	ldr	r3, [r7, #12]
}
 80008d8:	0018      	movs	r0, r3
 80008da:	46bd      	mov	sp, r7
 80008dc:	b005      	add	sp, #20
 80008de:	bd90      	pop	{r4, r7, pc}

080008e0 <iis3dhhc_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_OUT_X_L_XL, buff, 6);
 80008ea:	683a      	ldr	r2, [r7, #0]
 80008ec:	6878      	ldr	r0, [r7, #4]
 80008ee:	2306      	movs	r3, #6
 80008f0:	2128      	movs	r1, #40	; 0x28
 80008f2:	f7ff ff22 	bl	800073a <iis3dhhc_read_reg>
 80008f6:	0003      	movs	r3, r0
 80008f8:	60fb      	str	r3, [r7, #12]
  return ret;
 80008fa:	68fb      	ldr	r3, [r7, #12]
}
 80008fc:	0018      	movs	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	b004      	add	sp, #16
 8000902:	bd80      	pop	{r7, pc}

08000904 <iis3dhhc_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  //ret = iis3dhhc_read_reg(ctx, 0x00U, buff, 1);
  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_WHO_AM_I, buff, 1);
 800090e:	683a      	ldr	r2, [r7, #0]
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	2301      	movs	r3, #1
 8000914:	210f      	movs	r1, #15
 8000916:	f7ff ff10 	bl	800073a <iis3dhhc_read_reg>
 800091a:	0003      	movs	r3, r0
 800091c:	60fb      	str	r3, [r7, #12]
  return ret;
 800091e:	68fb      	ldr	r3, [r7, #12]
}
 8000920:	0018      	movs	r0, r3
 8000922:	46bd      	mov	sp, r7
 8000924:	b004      	add	sp, #16
 8000926:	bd80      	pop	{r7, pc}

08000928 <iis3dhhc_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL_REG1.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	000a      	movs	r2, r1
 8000932:	1cfb      	adds	r3, r7, #3
 8000934:	701a      	strb	r2, [r3, #0]
  iis3dhhc_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000936:	2308      	movs	r3, #8
 8000938:	18fa      	adds	r2, r7, r3
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	2301      	movs	r3, #1
 800093e:	2120      	movs	r1, #32
 8000940:	f7ff fefb 	bl	800073a <iis3dhhc_read_reg>
 8000944:	0003      	movs	r3, r0
 8000946:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d118      	bne.n	8000980 <iis3dhhc_reset_set+0x58>
    ctrl_reg1.sw_reset = val;
 800094e:	1cfb      	adds	r3, r7, #3
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2201      	movs	r2, #1
 8000954:	4013      	ands	r3, r2
 8000956:	b2da      	uxtb	r2, r3
 8000958:	2408      	movs	r4, #8
 800095a:	193b      	adds	r3, r7, r4
 800095c:	2101      	movs	r1, #1
 800095e:	400a      	ands	r2, r1
 8000960:	0090      	lsls	r0, r2, #2
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	2104      	movs	r1, #4
 8000966:	438a      	bics	r2, r1
 8000968:	1c11      	adds	r1, r2, #0
 800096a:	1c02      	adds	r2, r0, #0
 800096c:	430a      	orrs	r2, r1
 800096e:	701a      	strb	r2, [r3, #0]
    ret = iis3dhhc_write_reg(ctx, IIS3DHHC_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000970:	193a      	adds	r2, r7, r4
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	2301      	movs	r3, #1
 8000976:	2120      	movs	r1, #32
 8000978:	f7ff ff00 	bl	800077c <iis3dhhc_write_reg>
 800097c:	0003      	movs	r3, r0
 800097e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000980:	68fb      	ldr	r3, [r7, #12]
}
 8000982:	0018      	movs	r0, r3
 8000984:	46bd      	mov	sp, r7
 8000986:	b005      	add	sp, #20
 8000988:	bd90      	pop	{r4, r7, pc}

0800098a <iis3dhhc_reset_get>:
  * @param  val    Get the values of sw_reset in reg CTRL_REG1.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800098a:	b590      	push	{r4, r7, lr}
 800098c:	b085      	sub	sp, #20
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
 8000992:	6039      	str	r1, [r7, #0]
  iis3dhhc_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000994:	2408      	movs	r4, #8
 8000996:	193a      	adds	r2, r7, r4
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	2301      	movs	r3, #1
 800099c:	2120      	movs	r1, #32
 800099e:	f7ff fecc 	bl	800073a <iis3dhhc_read_reg>
 80009a2:	0003      	movs	r3, r0
 80009a4:	60fb      	str	r3, [r7, #12]
  *val = ctrl_reg1.sw_reset;
 80009a6:	193b      	adds	r3, r7, r4
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	075b      	lsls	r3, r3, #29
 80009ac:	0fdb      	lsrs	r3, r3, #31
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	001a      	movs	r2, r3
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	701a      	strb	r2, [r3, #0]

  return ret;
 80009b6:	68fb      	ldr	r3, [r7, #12]
}
 80009b8:	0018      	movs	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b005      	add	sp, #20
 80009be:	bd90      	pop	{r4, r7, pc}

080009c0 <iis3dhhc_filter_config_set>:
  * @param  val    Change the values of dsp in reg CTRL_REG4
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_filter_config_set(stmdev_ctx_t *ctx, iis3dhhc_dsp_t val)
{
 80009c0:	b590      	push	{r4, r7, lr}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	000a      	movs	r2, r1
 80009ca:	1cfb      	adds	r3, r7, #3
 80009cc:	701a      	strb	r2, [r3, #0]
  iis3dhhc_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 80009ce:	2308      	movs	r3, #8
 80009d0:	18fa      	adds	r2, r7, r3
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	2301      	movs	r3, #1
 80009d6:	2123      	movs	r1, #35	; 0x23
 80009d8:	f7ff feaf 	bl	800073a <iis3dhhc_read_reg>
 80009dc:	0003      	movs	r3, r0
 80009de:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d116      	bne.n	8000a14 <iis3dhhc_filter_config_set+0x54>
    ctrl_reg4.dsp = (uint8_t)val;
 80009e6:	1cfb      	adds	r3, r7, #3
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	2203      	movs	r2, #3
 80009ec:	4013      	ands	r3, r2
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	2408      	movs	r4, #8
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	0190      	lsls	r0, r2, #6
 80009f6:	781a      	ldrb	r2, [r3, #0]
 80009f8:	213f      	movs	r1, #63	; 0x3f
 80009fa:	400a      	ands	r2, r1
 80009fc:	1c11      	adds	r1, r2, #0
 80009fe:	1c02      	adds	r2, r0, #0
 8000a00:	430a      	orrs	r2, r1
 8000a02:	701a      	strb	r2, [r3, #0]
    ret = iis3dhhc_write_reg(ctx, IIS3DHHC_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 8000a04:	193a      	adds	r2, r7, r4
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	2301      	movs	r3, #1
 8000a0a:	2123      	movs	r1, #35	; 0x23
 8000a0c:	f7ff feb6 	bl	800077c <iis3dhhc_write_reg>
 8000a10:	0003      	movs	r3, r0
 8000a12:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000a14:	68fb      	ldr	r3, [r7, #12]
}
 8000a16:	0018      	movs	r0, r3
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	b005      	add	sp, #20
 8000a1c:	bd90      	pop	{r4, r7, pc}

08000a1e <iis3dhhc_status_get>:
  * @param  val    Get registers STATUS.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t iis3dhhc_status_get(stmdev_ctx_t *ctx, iis3dhhc_status_t *val)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b084      	sub	sp, #16
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
 8000a26:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = iis3dhhc_read_reg(ctx, IIS3DHHC_STATUS, (uint8_t*) val, 1);
 8000a28:	683a      	ldr	r2, [r7, #0]
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	2127      	movs	r1, #39	; 0x27
 8000a30:	f7ff fe83 	bl	800073a <iis3dhhc_read_reg>
 8000a34:	0003      	movs	r3, r0
 8000a36:	60fb      	str	r3, [r7, #12]
  return ret;
 8000a38:	68fb      	ldr	r3, [r7, #12]
}
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	b004      	add	sp, #16
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <l2g2is_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t l2g2is_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8000a42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a44:	b087      	sub	sp, #28
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	60f8      	str	r0, [r7, #12]
 8000a4a:	0008      	movs	r0, r1
 8000a4c:	607a      	str	r2, [r7, #4]
 8000a4e:	0019      	movs	r1, r3
 8000a50:	260b      	movs	r6, #11
 8000a52:	19bb      	adds	r3, r7, r6
 8000a54:	1c02      	adds	r2, r0, #0
 8000a56:	701a      	strb	r2, [r3, #0]
 8000a58:	2508      	movs	r5, #8
 8000a5a:	197b      	adds	r3, r7, r5
 8000a5c:	1c0a      	adds	r2, r1, #0
 8000a5e:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	685c      	ldr	r4, [r3, #4]
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	6898      	ldr	r0, [r3, #8]
 8000a68:	197b      	adds	r3, r7, r5
 8000a6a:	881d      	ldrh	r5, [r3, #0]
 8000a6c:	687a      	ldr	r2, [r7, #4]
 8000a6e:	19bb      	adds	r3, r7, r6
 8000a70:	7819      	ldrb	r1, [r3, #0]
 8000a72:	002b      	movs	r3, r5
 8000a74:	47a0      	blx	r4
 8000a76:	0003      	movs	r3, r0
 8000a78:	617b      	str	r3, [r7, #20]
  return ret;
 8000a7a:	697b      	ldr	r3, [r7, #20]
}
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b007      	add	sp, #28
 8000a82:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000a84 <l2g2is_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t l2g2is_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                           uint16_t len)
{
 8000a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a86:	b087      	sub	sp, #28
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	0008      	movs	r0, r1
 8000a8e:	607a      	str	r2, [r7, #4]
 8000a90:	0019      	movs	r1, r3
 8000a92:	260b      	movs	r6, #11
 8000a94:	19bb      	adds	r3, r7, r6
 8000a96:	1c02      	adds	r2, r0, #0
 8000a98:	701a      	strb	r2, [r3, #0]
 8000a9a:	2508      	movs	r5, #8
 8000a9c:	197b      	adds	r3, r7, r5
 8000a9e:	1c0a      	adds	r2, r1, #0
 8000aa0:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	681c      	ldr	r4, [r3, #0]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	6898      	ldr	r0, [r3, #8]
 8000aaa:	197b      	adds	r3, r7, r5
 8000aac:	881d      	ldrh	r5, [r3, #0]
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	19bb      	adds	r3, r7, r6
 8000ab2:	7819      	ldrb	r1, [r3, #0]
 8000ab4:	002b      	movs	r3, r5
 8000ab6:	47a0      	blx	r4
 8000ab8:	0003      	movs	r3, r0
 8000aba:	617b      	str	r3, [r7, #20]
  return ret;
 8000abc:	697b      	ldr	r3, [r7, #20]
}
 8000abe:	0018      	movs	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b007      	add	sp, #28
 8000ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ac6 <l2g2is_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t l2g2is_gy_data_rate_set(stmdev_ctx_t *ctx,
                                  l2g2is_gy_data_rate_t val)
{
 8000ac6:	b590      	push	{r4, r7, lr}
 8000ac8:	b085      	sub	sp, #20
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	000a      	movs	r2, r1
 8000ad0:	1cfb      	adds	r3, r7, #3
 8000ad2:	701a      	strb	r2, [r3, #0]
  l2g2is_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = l2g2is_read_reg(ctx, L2G2IS_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000ad4:	2308      	movs	r3, #8
 8000ad6:	18fa      	adds	r2, r7, r3
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	2301      	movs	r3, #1
 8000adc:	210b      	movs	r1, #11
 8000ade:	f7ff ffb0 	bl	8000a42 <l2g2is_read_reg>
 8000ae2:	0003      	movs	r3, r0
 8000ae4:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d118      	bne.n	8000b1e <l2g2is_gy_data_rate_set+0x58>
    ctrl_reg1.pw = (uint8_t)val;
 8000aec:	1cfb      	adds	r3, r7, #3
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2203      	movs	r2, #3
 8000af2:	4013      	ands	r3, r2
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	2408      	movs	r4, #8
 8000af8:	193b      	adds	r3, r7, r4
 8000afa:	2103      	movs	r1, #3
 8000afc:	400a      	ands	r2, r1
 8000afe:	0010      	movs	r0, r2
 8000b00:	781a      	ldrb	r2, [r3, #0]
 8000b02:	2103      	movs	r1, #3
 8000b04:	438a      	bics	r2, r1
 8000b06:	1c11      	adds	r1, r2, #0
 8000b08:	1c02      	adds	r2, r0, #0
 8000b0a:	430a      	orrs	r2, r1
 8000b0c:	701a      	strb	r2, [r3, #0]
    ret = l2g2is_write_reg(ctx, L2G2IS_CTRL_REG1,
 8000b0e:	193a      	adds	r2, r7, r4
 8000b10:	6878      	ldr	r0, [r7, #4]
 8000b12:	2301      	movs	r3, #1
 8000b14:	210b      	movs	r1, #11
 8000b16:	f7ff ffb5 	bl	8000a84 <l2g2is_write_reg>
 8000b1a:	0003      	movs	r3, r0
 8000b1c:	60fb      	str	r3, [r7, #12]
                             (uint8_t*)&ctrl_reg1, 1);
  }
  return ret;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
}
 8000b20:	0018      	movs	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b005      	add	sp, #20
 8000b26:	bd90      	pop	{r4, r7, pc}

08000b28 <l2g2is_angular_rate_offset_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t l2g2is_angular_rate_offset_set(stmdev_ctx_t *ctx,
                                         l2g2is_off_t val)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	003b      	movs	r3, r7
 8000b32:	8019      	strh	r1, [r3, #0]
  l2g2is_off_x_t off_x;
  l2g2is_off_y_t off_y;
  int32_t ret;

  ret = l2g2is_read_reg(ctx, L2G2IS_OFF_X, (uint8_t*)&off_x, 1);
 8000b34:	2310      	movs	r3, #16
 8000b36:	18fa      	adds	r2, r7, r3
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	2111      	movs	r1, #17
 8000b3e:	f7ff ff80 	bl	8000a42 <l2g2is_read_reg>
 8000b42:	0003      	movs	r3, r0
 8000b44:	617b      	str	r3, [r7, #20]
  if(ret == 0) {
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d110      	bne.n	8000b6e <l2g2is_angular_rate_offset_set+0x46>
    off_x.offx  = val.offx;
 8000b4c:	003b      	movs	r3, r7
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	065b      	lsls	r3, r3, #25
 8000b52:	0e5b      	lsrs	r3, r3, #25
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	001a      	movs	r2, r3
 8000b58:	2110      	movs	r1, #16
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	701a      	strb	r2, [r3, #0]
    ret = l2g2is_write_reg(ctx, L2G2IS_OFF_X, (uint8_t*)&off_x, 1);
 8000b5e:	187a      	adds	r2, r7, r1
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	2301      	movs	r3, #1
 8000b64:	2111      	movs	r1, #17
 8000b66:	f7ff ff8d 	bl	8000a84 <l2g2is_write_reg>
 8000b6a:	0003      	movs	r3, r0
 8000b6c:	617b      	str	r3, [r7, #20]
  }
  if(ret == 0) {
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d108      	bne.n	8000b86 <l2g2is_angular_rate_offset_set+0x5e>
    ret = l2g2is_read_reg(ctx, L2G2IS_OFF_Y, (uint8_t*)&off_y, 1);
 8000b74:	230c      	movs	r3, #12
 8000b76:	18fa      	adds	r2, r7, r3
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	2112      	movs	r1, #18
 8000b7e:	f7ff ff60 	bl	8000a42 <l2g2is_read_reg>
 8000b82:	0003      	movs	r3, r0
 8000b84:	617b      	str	r3, [r7, #20]
  }
  if(ret == 0) {
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d110      	bne.n	8000bae <l2g2is_angular_rate_offset_set+0x86>
    off_y.offy  = val.offy;
 8000b8c:	003b      	movs	r3, r7
 8000b8e:	785b      	ldrb	r3, [r3, #1]
 8000b90:	065b      	lsls	r3, r3, #25
 8000b92:	0e5b      	lsrs	r3, r3, #25
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	001a      	movs	r2, r3
 8000b98:	210c      	movs	r1, #12
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	701a      	strb	r2, [r3, #0]
    ret = l2g2is_write_reg(ctx, L2G2IS_OFF_Y, (uint8_t*)&off_y, 1);
 8000b9e:	187a      	adds	r2, r7, r1
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	2112      	movs	r1, #18
 8000ba6:	f7ff ff6d 	bl	8000a84 <l2g2is_write_reg>
 8000baa:	0003      	movs	r3, r0
 8000bac:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8000bae:	697b      	ldr	r3, [r7, #20]
}
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	b006      	add	sp, #24
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <l2g2is_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t l2g2is_gy_full_scale_set(stmdev_ctx_t *ctx,
                                   l2g2is_gy_fs_t val)
{
 8000bb8:	b590      	push	{r4, r7, lr}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	000a      	movs	r2, r1
 8000bc2:	1cfb      	adds	r3, r7, #3
 8000bc4:	701a      	strb	r2, [r3, #0]
  l2g2is_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = l2g2is_read_reg(ctx, L2G2IS_CTRL_REG4,
 8000bc6:	2308      	movs	r3, #8
 8000bc8:	18fa      	adds	r2, r7, r3
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	2301      	movs	r3, #1
 8000bce:	211f      	movs	r1, #31
 8000bd0:	f7ff ff37 	bl	8000a42 <l2g2is_read_reg>
 8000bd4:	0003      	movs	r3, r0
 8000bd6:	60fb      	str	r3, [r7, #12]
                          (uint8_t*)&ctrl_reg4, 1);
  if(ret == 0){
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d118      	bne.n	8000c10 <l2g2is_gy_full_scale_set+0x58>
    ctrl_reg4.fs = (uint8_t)val;
 8000bde:	1cfb      	adds	r3, r7, #3
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	2408      	movs	r4, #8
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	2101      	movs	r1, #1
 8000bee:	400a      	ands	r2, r1
 8000bf0:	00d0      	lsls	r0, r2, #3
 8000bf2:	781a      	ldrb	r2, [r3, #0]
 8000bf4:	2108      	movs	r1, #8
 8000bf6:	438a      	bics	r2, r1
 8000bf8:	1c11      	adds	r1, r2, #0
 8000bfa:	1c02      	adds	r2, r0, #0
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	701a      	strb	r2, [r3, #0]
    ret = l2g2is_write_reg(ctx, L2G2IS_CTRL_REG4,
 8000c00:	193a      	adds	r2, r7, r4
 8000c02:	6878      	ldr	r0, [r7, #4]
 8000c04:	2301      	movs	r3, #1
 8000c06:	211f      	movs	r1, #31
 8000c08:	f7ff ff3c 	bl	8000a84 <l2g2is_write_reg>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	60fb      	str	r3, [r7, #12]
                             (uint8_t*)&ctrl_reg4, 1);
  }
  return ret;
 8000c10:	68fb      	ldr	r3, [r7, #12]
}
 8000c12:	0018      	movs	r0, r3
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b005      	add	sp, #20
 8000c18:	bd90      	pop	{r4, r7, pc}

08000c1a <l2g2is_angular_rate_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t l2g2is_angular_rate_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
 8000c22:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = l2g2is_read_reg(ctx, L2G2IS_OUT_X_L, buff, 4);
 8000c24:	683a      	ldr	r2, [r7, #0]
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	2304      	movs	r3, #4
 8000c2a:	2103      	movs	r1, #3
 8000c2c:	f7ff ff09 	bl	8000a42 <l2g2is_read_reg>
 8000c30:	0003      	movs	r3, r0
 8000c32:	60fb      	str	r3, [r7, #12]
  return ret;
 8000c34:	68fb      	ldr	r3, [r7, #12]
}
 8000c36:	0018      	movs	r0, r3
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	b004      	add	sp, #16
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <l2g2is_dev_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t l2g2is_dev_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b084      	sub	sp, #16
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
 8000c46:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = l2g2is_read_reg(ctx, L2G2IS_WHO_AM_I, buff, 1);
 8000c48:	683a      	ldr	r2, [r7, #0]
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	2100      	movs	r1, #0
 8000c50:	f7ff fef7 	bl	8000a42 <l2g2is_read_reg>
 8000c54:	0003      	movs	r3, r0
 8000c56:	60fb      	str	r3, [r7, #12]
  return ret;
 8000c58:	68fb      	ldr	r3, [r7, #12]
}
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	b004      	add	sp, #16
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <l2g2is_dev_status_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t l2g2is_dev_status_get(stmdev_ctx_t *ctx,
                                l2g2is_dev_status_t *val)
{
 8000c62:	b590      	push	{r4, r7, lr}
 8000c64:	b085      	sub	sp, #20
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
 8000c6a:	6039      	str	r1, [r7, #0]
  l2g2is_status_reg_t status_reg;
  int32_t ret;

  ret = l2g2is_read_reg(ctx, L2G2IS_STATUS_REG,
 8000c6c:	2408      	movs	r4, #8
 8000c6e:	193a      	adds	r2, r7, r4
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	2301      	movs	r3, #1
 8000c74:	2109      	movs	r1, #9
 8000c76:	f7ff fee4 	bl	8000a42 <l2g2is_read_reg>
 8000c7a:	0003      	movs	r3, r0
 8000c7c:	60fb      	str	r3, [r7, #12]
                          (uint8_t*)&status_reg, 1);
  val->xyda = status_reg.xyda;
 8000c7e:	193b      	adds	r3, r7, r4
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	071b      	lsls	r3, r3, #28
 8000c84:	0fdb      	lsrs	r3, r3, #31
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	400a      	ands	r2, r1
 8000c8e:	0010      	movs	r0, r2
 8000c90:	781a      	ldrb	r2, [r3, #0]
 8000c92:	2101      	movs	r1, #1
 8000c94:	438a      	bics	r2, r1
 8000c96:	1c11      	adds	r1, r2, #0
 8000c98:	1c02      	adds	r2, r0, #0
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	701a      	strb	r2, [r3, #0]

  return ret;
 8000c9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b005      	add	sp, #20
 8000ca6:	bd90      	pop	{r4, r7, pc}

08000ca8 <l2g2is_dev_reset_set>:
  * @param  val    Change the values of sw_rst in reg CTRL_REG2.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t l2g2is_dev_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000ca8:	b590      	push	{r4, r7, lr}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	000a      	movs	r2, r1
 8000cb2:	1cfb      	adds	r3, r7, #3
 8000cb4:	701a      	strb	r2, [r3, #0]
  l2g2is_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = l2g2is_read_reg(ctx, L2G2IS_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8000cb6:	2308      	movs	r3, #8
 8000cb8:	18fa      	adds	r2, r7, r3
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	210c      	movs	r1, #12
 8000cc0:	f7ff febf 	bl	8000a42 <l2g2is_read_reg>
 8000cc4:	0003      	movs	r3, r0
 8000cc6:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d118      	bne.n	8000d00 <l2g2is_dev_reset_set+0x58>
    ctrl_reg2.sw_rst = (uint8_t)val;
 8000cce:	1cfb      	adds	r3, r7, #3
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	2408      	movs	r4, #8
 8000cda:	193b      	adds	r3, r7, r4
 8000cdc:	2101      	movs	r1, #1
 8000cde:	400a      	ands	r2, r1
 8000ce0:	1890      	adds	r0, r2, r2
 8000ce2:	781a      	ldrb	r2, [r3, #0]
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	438a      	bics	r2, r1
 8000ce8:	1c11      	adds	r1, r2, #0
 8000cea:	1c02      	adds	r2, r0, #0
 8000cec:	430a      	orrs	r2, r1
 8000cee:	701a      	strb	r2, [r3, #0]
    ret = l2g2is_write_reg(ctx, L2G2IS_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8000cf0:	193a      	adds	r2, r7, r4
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	210c      	movs	r1, #12
 8000cf8:	f7ff fec4 	bl	8000a84 <l2g2is_write_reg>
 8000cfc:	0003      	movs	r3, r0
 8000cfe:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8000d00:	68fb      	ldr	r3, [r7, #12]
}
 8000d02:	0018      	movs	r0, r3
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b005      	add	sp, #20
 8000d08:	bd90      	pop	{r4, r7, pc}

08000d0a <l2g2is_dev_reset_get>:
  * @param  val    Get the values of sw_rst in reg CTRL_REG2.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t l2g2is_dev_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8000d0a:	b590      	push	{r4, r7, lr}
 8000d0c:	b085      	sub	sp, #20
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
 8000d12:	6039      	str	r1, [r7, #0]
  l2g2is_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = l2g2is_read_reg(ctx, L2G2IS_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8000d14:	2408      	movs	r4, #8
 8000d16:	193a      	adds	r2, r7, r4
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	210c      	movs	r1, #12
 8000d1e:	f7ff fe90 	bl	8000a42 <l2g2is_read_reg>
 8000d22:	0003      	movs	r3, r0
 8000d24:	60fb      	str	r3, [r7, #12]
  *val = (uint8_t)ctrl_reg2.sw_rst;
 8000d26:	193b      	adds	r3, r7, r4
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	079b      	lsls	r3, r3, #30
 8000d2c:	0fdb      	lsrs	r3, r3, #31
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	001a      	movs	r2, r3
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	701a      	strb	r2, [r3, #0]

  return ret;
 8000d36:	68fb      	ldr	r3, [r7, #12]
}
 8000d38:	0018      	movs	r0, r3
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	b005      	add	sp, #20
 8000d3e:	bd90      	pop	{r4, r7, pc}

08000d40 <lps22hb_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hb_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8000d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d42:	b087      	sub	sp, #28
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	0008      	movs	r0, r1
 8000d4a:	607a      	str	r2, [r7, #4]
 8000d4c:	0019      	movs	r1, r3
 8000d4e:	260b      	movs	r6, #11
 8000d50:	19bb      	adds	r3, r7, r6
 8000d52:	1c02      	adds	r2, r0, #0
 8000d54:	701a      	strb	r2, [r3, #0]
 8000d56:	2508      	movs	r5, #8
 8000d58:	197b      	adds	r3, r7, r5
 8000d5a:	1c0a      	adds	r2, r1, #0
 8000d5c:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	685c      	ldr	r4, [r3, #4]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	6898      	ldr	r0, [r3, #8]
 8000d66:	197b      	adds	r3, r7, r5
 8000d68:	881d      	ldrh	r5, [r3, #0]
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	19bb      	adds	r3, r7, r6
 8000d6e:	7819      	ldrb	r1, [r3, #0]
 8000d70:	002b      	movs	r3, r5
 8000d72:	47a0      	blx	r4
 8000d74:	0003      	movs	r3, r0
 8000d76:	617b      	str	r3, [r7, #20]
  return ret;
 8000d78:	697b      	ldr	r3, [r7, #20]
}
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b007      	add	sp, #28
 8000d80:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d82 <lps22hb_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hb_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8000d82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d84:	b087      	sub	sp, #28
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	60f8      	str	r0, [r7, #12]
 8000d8a:	0008      	movs	r0, r1
 8000d8c:	607a      	str	r2, [r7, #4]
 8000d8e:	0019      	movs	r1, r3
 8000d90:	260b      	movs	r6, #11
 8000d92:	19bb      	adds	r3, r7, r6
 8000d94:	1c02      	adds	r2, r0, #0
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	2508      	movs	r5, #8
 8000d9a:	197b      	adds	r3, r7, r5
 8000d9c:	1c0a      	adds	r2, r1, #0
 8000d9e:	801a      	strh	r2, [r3, #0]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	681c      	ldr	r4, [r3, #0]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	6898      	ldr	r0, [r3, #8]
 8000da8:	197b      	adds	r3, r7, r5
 8000daa:	881d      	ldrh	r5, [r3, #0]
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	19bb      	adds	r3, r7, r6
 8000db0:	7819      	ldrb	r1, [r3, #0]
 8000db2:	002b      	movs	r3, r5
 8000db4:	47a0      	blx	r4
 8000db6:	0003      	movs	r3, r0
 8000db8:	617b      	str	r3, [r7, #20]
  return ret;
 8000dba:	697b      	ldr	r3, [r7, #20]
}
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b007      	add	sp, #28
 8000dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000dc4 <lps22hb_low_pass_filter_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_pass_filter_mode_set(stmdev_ctx_t *ctx,
                                          lps22hb_lpfp_t val)
{
 8000dc4:	b590      	push	{r4, r7, lr}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	000a      	movs	r2, r1
 8000dce:	1cfb      	adds	r3, r7, #3
 8000dd0:	701a      	strb	r2, [r3, #0]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000dd2:	2308      	movs	r3, #8
 8000dd4:	18fa      	adds	r2, r7, r3
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	2301      	movs	r3, #1
 8000dda:	2110      	movs	r1, #16
 8000ddc:	f7ff ffb0 	bl	8000d40 <lps22hb_read_reg>
 8000de0:	0003      	movs	r3, r0
 8000de2:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d118      	bne.n	8000e1c <lps22hb_low_pass_filter_mode_set+0x58>
    ctrl_reg1.lpfp = (uint8_t)val;
 8000dea:	1cfb      	adds	r3, r7, #3
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2203      	movs	r2, #3
 8000df0:	4013      	ands	r3, r2
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	2408      	movs	r4, #8
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	2103      	movs	r1, #3
 8000dfa:	400a      	ands	r2, r1
 8000dfc:	0090      	lsls	r0, r2, #2
 8000dfe:	781a      	ldrb	r2, [r3, #0]
 8000e00:	210c      	movs	r1, #12
 8000e02:	438a      	bics	r2, r1
 8000e04:	1c11      	adds	r1, r2, #0
 8000e06:	1c02      	adds	r2, r0, #0
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	701a      	strb	r2, [r3, #0]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000e0c:	193a      	adds	r2, r7, r4
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	2301      	movs	r3, #1
 8000e12:	2110      	movs	r1, #16
 8000e14:	f7ff ffb5 	bl	8000d82 <lps22hb_write_reg>
 8000e18:	0003      	movs	r3, r0
 8000e1a:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
}
 8000e1e:	0018      	movs	r0, r3
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b005      	add	sp, #20
 8000e24:	bd90      	pop	{r4, r7, pc}

08000e26 <lps22hb_data_rate_set>:
  * @param  val    Change the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_set(stmdev_ctx_t *ctx, lps22hb_odr_t val)
{
 8000e26:	b590      	push	{r4, r7, lr}
 8000e28:	b085      	sub	sp, #20
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]
 8000e2e:	000a      	movs	r2, r1
 8000e30:	1cfb      	adds	r3, r7, #3
 8000e32:	701a      	strb	r2, [r3, #0]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000e34:	2308      	movs	r3, #8
 8000e36:	18fa      	adds	r2, r7, r3
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	2110      	movs	r1, #16
 8000e3e:	f7ff ff7f 	bl	8000d40 <lps22hb_read_reg>
 8000e42:	0003      	movs	r3, r0
 8000e44:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d118      	bne.n	8000e7e <lps22hb_data_rate_set+0x58>
    ctrl_reg1.odr = (uint8_t)val;
 8000e4c:	1cfb      	adds	r3, r7, #3
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2207      	movs	r2, #7
 8000e52:	4013      	ands	r3, r2
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	2408      	movs	r4, #8
 8000e58:	193b      	adds	r3, r7, r4
 8000e5a:	2107      	movs	r1, #7
 8000e5c:	400a      	ands	r2, r1
 8000e5e:	0110      	lsls	r0, r2, #4
 8000e60:	781a      	ldrb	r2, [r3, #0]
 8000e62:	2170      	movs	r1, #112	; 0x70
 8000e64:	438a      	bics	r2, r1
 8000e66:	1c11      	adds	r1, r2, #0
 8000e68:	1c02      	adds	r2, r0, #0
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	701a      	strb	r2, [r3, #0]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8000e6e:	193a      	adds	r2, r7, r4
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	2301      	movs	r3, #1
 8000e74:	2110      	movs	r1, #16
 8000e76:	f7ff ff84 	bl	8000d82 <lps22hb_write_reg>
 8000e7a:	0003      	movs	r3, r0
 8000e7c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
}
 8000e80:	0018      	movs	r0, r3
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b005      	add	sp, #20
 8000e86:	bd90      	pop	{r4, r7, pc}

08000e88 <lps22hb_press_data_ready_get>:
  * @param  val    Change the values of p_da in reg STATUS
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_press_data_ready_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	6039      	str	r1, [r7, #0]
  lps22hb_status_t status;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_STATUS, (uint8_t*)&status, 1);
 8000e92:	2408      	movs	r4, #8
 8000e94:	193a      	adds	r2, r7, r4
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	2301      	movs	r3, #1
 8000e9a:	2127      	movs	r1, #39	; 0x27
 8000e9c:	f7ff ff50 	bl	8000d40 <lps22hb_read_reg>
 8000ea0:	0003      	movs	r3, r0
 8000ea2:	60fb      	str	r3, [r7, #12]
  *val = status.p_da;
 8000ea4:	193b      	adds	r3, r7, r4
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	07db      	lsls	r3, r3, #31
 8000eaa:	0fdb      	lsrs	r3, r3, #31
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	001a      	movs	r2, r3
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	701a      	strb	r2, [r3, #0]

  return ret;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
}
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	b005      	add	sp, #20
 8000ebc:	bd90      	pop	{r4, r7, pc}

08000ebe <lps22hb_pressure_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_pressure_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b084      	sub	sp, #16
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
 8000ec6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_PRESS_OUT_XL, buff, 3);
 8000ec8:	683a      	ldr	r2, [r7, #0]
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	2303      	movs	r3, #3
 8000ece:	2128      	movs	r1, #40	; 0x28
 8000ed0:	f7ff ff36 	bl	8000d40 <lps22hb_read_reg>
 8000ed4:	0003      	movs	r3, r0
 8000ed6:	60fb      	str	r3, [r7, #12]
  return ret;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
}
 8000eda:	0018      	movs	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	b004      	add	sp, #16
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <lps22hb_temperature_raw_get>:
  * @param  buff   Buffer that stores data read.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_temperature_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b084      	sub	sp, #16
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
 8000eea:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_TEMP_OUT_L, (uint8_t*) buff, 2);
 8000eec:	683a      	ldr	r2, [r7, #0]
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	212b      	movs	r1, #43	; 0x2b
 8000ef4:	f7ff ff24 	bl	8000d40 <lps22hb_read_reg>
 8000ef8:	0003      	movs	r3, r0
 8000efa:	60fb      	str	r3, [r7, #12]
  return ret;
 8000efc:	68fb      	ldr	r3, [r7, #12]
}
 8000efe:	0018      	movs	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	b004      	add	sp, #16
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <lps22hb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b084      	sub	sp, #16
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
 8000f0e:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret =  lps22hb_read_reg(ctx, LPS22HB_WHO_AM_I, (uint8_t*) buff, 1);
 8000f10:	683a      	ldr	r2, [r7, #0]
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	2301      	movs	r3, #1
 8000f16:	210f      	movs	r1, #15
 8000f18:	f7ff ff12 	bl	8000d40 <lps22hb_read_reg>
 8000f1c:	0003      	movs	r3, r0
 8000f1e:	60fb      	str	r3, [r7, #12]
  return ret;
 8000f20:	68fb      	ldr	r3, [r7, #12]
}
 8000f22:	0018      	movs	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b004      	add	sp, #16
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <lps22hb_reset_set>:
  * @param  val    Change the values of swreset in reg CTRL_REG2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000f2a:	b590      	push	{r4, r7, lr}
 8000f2c:	b085      	sub	sp, #20
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
 8000f32:	000a      	movs	r2, r1
 8000f34:	1cfb      	adds	r3, r7, #3
 8000f36:	701a      	strb	r2, [r3, #0]
  lps22hb_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8000f38:	2308      	movs	r3, #8
 8000f3a:	18fa      	adds	r2, r7, r3
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	2301      	movs	r3, #1
 8000f40:	2111      	movs	r1, #17
 8000f42:	f7ff fefd 	bl	8000d40 <lps22hb_read_reg>
 8000f46:	0003      	movs	r3, r0
 8000f48:	60fb      	str	r3, [r7, #12]
  if(ret == 0){
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d118      	bne.n	8000f82 <lps22hb_reset_set+0x58>
    ctrl_reg2.swreset = val;
 8000f50:	1cfb      	adds	r3, r7, #3
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2201      	movs	r2, #1
 8000f56:	4013      	ands	r3, r2
 8000f58:	b2da      	uxtb	r2, r3
 8000f5a:	2408      	movs	r4, #8
 8000f5c:	193b      	adds	r3, r7, r4
 8000f5e:	2101      	movs	r1, #1
 8000f60:	400a      	ands	r2, r1
 8000f62:	0090      	lsls	r0, r2, #2
 8000f64:	781a      	ldrb	r2, [r3, #0]
 8000f66:	2104      	movs	r1, #4
 8000f68:	438a      	bics	r2, r1
 8000f6a:	1c11      	adds	r1, r2, #0
 8000f6c:	1c02      	adds	r2, r0, #0
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	701a      	strb	r2, [r3, #0]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8000f72:	193a      	adds	r2, r7, r4
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	2301      	movs	r3, #1
 8000f78:	2111      	movs	r1, #17
 8000f7a:	f7ff ff02 	bl	8000d82 <lps22hb_write_reg>
 8000f7e:	0003      	movs	r3, r0
 8000f80:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8000f82:	68fb      	ldr	r3, [r7, #12]
}
 8000f84:	0018      	movs	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	b005      	add	sp, #20
 8000f8a:	bd90      	pop	{r4, r7, pc}

08000f8c <lps22hb_reset_get>:
  * @param  val    Change the values of swreset in reg CTRL_REG2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8000f8c:	b590      	push	{r4, r7, lr}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  lps22hb_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8000f96:	2408      	movs	r4, #8
 8000f98:	193a      	adds	r2, r7, r4
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	2111      	movs	r1, #17
 8000fa0:	f7ff fece 	bl	8000d40 <lps22hb_read_reg>
 8000fa4:	0003      	movs	r3, r0
 8000fa6:	60fb      	str	r3, [r7, #12]
  *val = ctrl_reg2.swreset;
 8000fa8:	193b      	adds	r3, r7, r4
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	075b      	lsls	r3, r3, #29
 8000fae:	0fdb      	lsrs	r3, r3, #31
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	001a      	movs	r2, r3
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	701a      	strb	r2, [r3, #0]

  return ret;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
}
 8000fba:	0018      	movs	r0, r3
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	b005      	add	sp, #20
 8000fc0:	bd90      	pop	{r4, r7, pc}
	...

08000fc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc4:	b5b0      	push	{r4, r5, r7, lr}
 8000fc6:	b08a      	sub	sp, #40	; 0x28
 8000fc8:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fca:	f001 fb81 	bl	80026d0 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fce:	f000 faa9 	bl	8001524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd2:	f000 fce9 	bl	80019a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000fd6:	f000 fb3f 	bl	8001658 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000fda:	f000 fb7d 	bl	80016d8 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000fde:	f000 fc11 	bl	8001804 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000fe2:	f000 fbb7 	bl	8001754 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000fe6:	f000 fc61 	bl	80018ac <MX_TIM3_Init>
  MX_CAN_Init();
 8000fea:	f000 fafd 	bl	80015e8 <MX_CAN_Init>
  MX_TIM16_Init();
 8000fee:	f000 fcb3 	bl	8001958 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
	TxHeader.StdId=0x312;
 8000ff2:	4bdc      	ldr	r3, [pc, #880]	; (8001364 <main+0x3a0>)
 8000ff4:	4adc      	ldr	r2, [pc, #880]	; (8001368 <main+0x3a4>)
 8000ff6:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId=0x010;
 8000ff8:	4bda      	ldr	r3, [pc, #872]	; (8001364 <main+0x3a0>)
 8000ffa:	2210      	movs	r2, #16
 8000ffc:	605a      	str	r2, [r3, #4]
	TxHeader.RTR=CAN_RTR_DATA;
 8000ffe:	4bd9      	ldr	r3, [pc, #868]	; (8001364 <main+0x3a0>)
 8001000:	2200      	movs	r2, #0
 8001002:	60da      	str	r2, [r3, #12]
	TxHeader.IDE=CAN_ID_STD;
 8001004:	4bd7      	ldr	r3, [pc, #860]	; (8001364 <main+0x3a0>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
	TxHeader.DLC=8;
 800100a:	4bd6      	ldr	r3, [pc, #856]	; (8001364 <main+0x3a0>)
 800100c:	2208      	movs	r2, #8
 800100e:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime=DISABLE;
 8001010:	4bd4      	ldr	r3, [pc, #848]	; (8001364 <main+0x3a0>)
 8001012:	2200      	movs	r2, #0
 8001014:	751a      	strb	r2, [r3, #20]

	//SETTAGGIO FILTRI E INIZIALIZZAZIONE CAN
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;
 8001016:	4bd5      	ldr	r3, [pc, #852]	; (800136c <main+0x3a8>)
 8001018:	2200      	movs	r2, #0
 800101a:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterIdHigh=0x313<<5;
 800101c:	4bd3      	ldr	r3, [pc, #844]	; (800136c <main+0x3a8>)
 800101e:	4ad4      	ldr	r2, [pc, #848]	; (8001370 <main+0x3ac>)
 8001020:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow=0;
 8001022:	4bd2      	ldr	r3, [pc, #840]	; (800136c <main+0x3a8>)
 8001024:	2200      	movs	r2, #0
 8001026:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh=0;
 8001028:	4bd0      	ldr	r3, [pc, #832]	; (800136c <main+0x3a8>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow=0;
 800102e:	4bcf      	ldr	r3, [pc, #828]	; (800136c <main+0x3a8>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT;
 8001034:	4bcd      	ldr	r3, [pc, #820]	; (800136c <main+0x3a8>)
 8001036:	2201      	movs	r2, #1
 8001038:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterActivation=ENABLE;
 800103a:	4bcc      	ldr	r3, [pc, #816]	; (800136c <main+0x3a8>)
 800103c:	2201      	movs	r2, #1
 800103e:	621a      	str	r2, [r3, #32]
	HAL_CAN_ConfigFilter(&hcan,&sFilterConfig);
 8001040:	4aca      	ldr	r2, [pc, #808]	; (800136c <main+0x3a8>)
 8001042:	4bcc      	ldr	r3, [pc, #816]	; (8001374 <main+0x3b0>)
 8001044:	0011      	movs	r1, r2
 8001046:	0018      	movs	r0, r3
 8001048:	f001 fcc6 	bl	80029d8 <HAL_CAN_ConfigFilter>
	HAL_CAN_Start(&hcan);
 800104c:	4bc9      	ldr	r3, [pc, #804]	; (8001374 <main+0x3b0>)
 800104e:	0018      	movs	r0, r3
 8001050:	f001 fdb4 	bl	8002bbc <HAL_CAN_Start>

	HAL_Delay(100);
 8001054:	2064      	movs	r0, #100	; 0x64
 8001056:	f001 fb9f 	bl	8002798 <HAL_Delay>

	//RICONOSCIMENTO ID TRAMITE PONTICELLO
	if(HAL_GPIO_ReadPin(GPIOB,I0_Pin)){ID=ID|0x01;}
 800105a:	4bc7      	ldr	r3, [pc, #796]	; (8001378 <main+0x3b4>)
 800105c:	2140      	movs	r1, #64	; 0x40
 800105e:	0018      	movs	r0, r3
 8001060:	f002 f918 	bl	8003294 <HAL_GPIO_ReadPin>
 8001064:	1e03      	subs	r3, r0, #0
 8001066:	d006      	beq.n	8001076 <main+0xb2>
 8001068:	4bc4      	ldr	r3, [pc, #784]	; (800137c <main+0x3b8>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2201      	movs	r2, #1
 800106e:	4313      	orrs	r3, r2
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4bc2      	ldr	r3, [pc, #776]	; (800137c <main+0x3b8>)
 8001074:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(GPIOB,I1_Pin)){ID=ID|0x02;}
 8001076:	4bc0      	ldr	r3, [pc, #768]	; (8001378 <main+0x3b4>)
 8001078:	2120      	movs	r1, #32
 800107a:	0018      	movs	r0, r3
 800107c:	f002 f90a 	bl	8003294 <HAL_GPIO_ReadPin>
 8001080:	1e03      	subs	r3, r0, #0
 8001082:	d006      	beq.n	8001092 <main+0xce>
 8001084:	4bbd      	ldr	r3, [pc, #756]	; (800137c <main+0x3b8>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2202      	movs	r2, #2
 800108a:	4313      	orrs	r3, r2
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4bbb      	ldr	r3, [pc, #748]	; (800137c <main+0x3b8>)
 8001090:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(GPIOB,I2_Pin)){ID=ID|0x04;}
 8001092:	4bb9      	ldr	r3, [pc, #740]	; (8001378 <main+0x3b4>)
 8001094:	2110      	movs	r1, #16
 8001096:	0018      	movs	r0, r3
 8001098:	f002 f8fc 	bl	8003294 <HAL_GPIO_ReadPin>
 800109c:	1e03      	subs	r3, r0, #0
 800109e:	d006      	beq.n	80010ae <main+0xea>
 80010a0:	4bb6      	ldr	r3, [pc, #728]	; (800137c <main+0x3b8>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2204      	movs	r2, #4
 80010a6:	4313      	orrs	r3, r2
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	4bb4      	ldr	r3, [pc, #720]	; (800137c <main+0x3b8>)
 80010ac:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(GPIOB,I3_Pin)){ID=ID|0x08;}
 80010ae:	4bb2      	ldr	r3, [pc, #712]	; (8001378 <main+0x3b4>)
 80010b0:	2108      	movs	r1, #8
 80010b2:	0018      	movs	r0, r3
 80010b4:	f002 f8ee 	bl	8003294 <HAL_GPIO_ReadPin>
 80010b8:	1e03      	subs	r3, r0, #0
 80010ba:	d006      	beq.n	80010ca <main+0x106>
 80010bc:	4baf      	ldr	r3, [pc, #700]	; (800137c <main+0x3b8>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2208      	movs	r2, #8
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	4bad      	ldr	r3, [pc, #692]	; (800137c <main+0x3b8>)
 80010c8:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(GPIOA,I4_Pin)){ID=ID|0x10;}
 80010ca:	2380      	movs	r3, #128	; 0x80
 80010cc:	021a      	lsls	r2, r3, #8
 80010ce:	2390      	movs	r3, #144	; 0x90
 80010d0:	05db      	lsls	r3, r3, #23
 80010d2:	0011      	movs	r1, r2
 80010d4:	0018      	movs	r0, r3
 80010d6:	f002 f8dd 	bl	8003294 <HAL_GPIO_ReadPin>
 80010da:	1e03      	subs	r3, r0, #0
 80010dc:	d006      	beq.n	80010ec <main+0x128>
 80010de:	4ba7      	ldr	r3, [pc, #668]	; (800137c <main+0x3b8>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2210      	movs	r2, #16
 80010e4:	4313      	orrs	r3, r2
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	4ba4      	ldr	r3, [pc, #656]	; (800137c <main+0x3b8>)
 80010ea:	701a      	strb	r2, [r3, #0]
	//OGNI ID VIENE TRASFORMATO IN UN RANGE DA 0 A 9 E SERVIRA' PER TEMPORIZARE L'INVIO
	if(ID>9)IDF=ID-10;
 80010ec:	4ba3      	ldr	r3, [pc, #652]	; (800137c <main+0x3b8>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b09      	cmp	r3, #9
 80010f2:	d905      	bls.n	8001100 <main+0x13c>
 80010f4:	4ba1      	ldr	r3, [pc, #644]	; (800137c <main+0x3b8>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	3b0a      	subs	r3, #10
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	4ba0      	ldr	r3, [pc, #640]	; (8001380 <main+0x3bc>)
 80010fe:	701a      	strb	r2, [r3, #0]
	if(ID>19)IDF=ID-20;
 8001100:	4b9e      	ldr	r3, [pc, #632]	; (800137c <main+0x3b8>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b13      	cmp	r3, #19
 8001106:	d905      	bls.n	8001114 <main+0x150>
 8001108:	4b9c      	ldr	r3, [pc, #624]	; (800137c <main+0x3b8>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	3b14      	subs	r3, #20
 800110e:	b2da      	uxtb	r2, r3
 8001110:	4b9b      	ldr	r3, [pc, #620]	; (8001380 <main+0x3bc>)
 8001112:	701a      	strb	r2, [r3, #0]
	htim1.Init.Period = 1200+IDF*350;
 8001114:	4b9a      	ldr	r3, [pc, #616]	; (8001380 <main+0x3bc>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	001a      	movs	r2, r3
 800111a:	23af      	movs	r3, #175	; 0xaf
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	4353      	muls	r3, r2
 8001120:	2296      	movs	r2, #150	; 0x96
 8001122:	00d2      	lsls	r2, r2, #3
 8001124:	4694      	mov	ip, r2
 8001126:	4463      	add	r3, ip
 8001128:	001a      	movs	r2, r3
 800112a:	4b96      	ldr	r3, [pc, #600]	; (8001384 <main+0x3c0>)
 800112c:	60da      	str	r2, [r3, #12]

	//TRASMISSIONE SPI DISABILITATA
	HAL_GPIO_WritePin(GPIOB, cs_1_Pin, GPIO_PIN_SET);
 800112e:	4b92      	ldr	r3, [pc, #584]	; (8001378 <main+0x3b4>)
 8001130:	2201      	movs	r2, #1
 8001132:	2101      	movs	r1, #1
 8001134:	0018      	movs	r0, r3
 8001136:	f002 f8ca 	bl	80032ce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, cs_2_Pin, GPIO_PIN_SET);
 800113a:	4b8f      	ldr	r3, [pc, #572]	; (8001378 <main+0x3b4>)
 800113c:	2201      	movs	r2, #1
 800113e:	2102      	movs	r1, #2
 8001140:	0018      	movs	r0, r3
 8001142:	f002 f8c4 	bl	80032ce <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001146:	2001      	movs	r0, #1
 8001148:	f001 fb26 	bl	8002798 <HAL_Delay>

	//DEFINIZIONE DEI DEVICE
	//ACCELEROMETRO

	dev_ctx_acc.write_reg = platform_write;
 800114c:	4b8e      	ldr	r3, [pc, #568]	; (8001388 <main+0x3c4>)
 800114e:	4a8f      	ldr	r2, [pc, #572]	; (800138c <main+0x3c8>)
 8001150:	601a      	str	r2, [r3, #0]
	dev_ctx_acc.read_reg = platform_read;
 8001152:	4b8d      	ldr	r3, [pc, #564]	; (8001388 <main+0x3c4>)
 8001154:	4a8e      	ldr	r2, [pc, #568]	; (8001390 <main+0x3cc>)
 8001156:	605a      	str	r2, [r3, #4]
	dev_ctx_acc.handle = &hspi1;
 8001158:	4b8b      	ldr	r3, [pc, #556]	; (8001388 <main+0x3c4>)
 800115a:	4a8e      	ldr	r2, [pc, #568]	; (8001394 <main+0x3d0>)
 800115c:	609a      	str	r2, [r3, #8]
	//GIROSCOPIO

	dev_ctx_gir.write_reg = platform_write_gir;
 800115e:	4b8e      	ldr	r3, [pc, #568]	; (8001398 <main+0x3d4>)
 8001160:	4a8e      	ldr	r2, [pc, #568]	; (800139c <main+0x3d8>)
 8001162:	601a      	str	r2, [r3, #0]
	dev_ctx_gir.read_reg = platform_read_gir;
 8001164:	4b8c      	ldr	r3, [pc, #560]	; (8001398 <main+0x3d4>)
 8001166:	4a8e      	ldr	r2, [pc, #568]	; (80013a0 <main+0x3dc>)
 8001168:	605a      	str	r2, [r3, #4]
	dev_ctx_gir.handle = &hspi1;
 800116a:	4b8b      	ldr	r3, [pc, #556]	; (8001398 <main+0x3d4>)
 800116c:	4a89      	ldr	r2, [pc, #548]	; (8001394 <main+0x3d0>)
 800116e:	609a      	str	r2, [r3, #8]
	//UMIDITA'

	dev_ctx_hum.write_reg = platform_write_hum;
 8001170:	4b8c      	ldr	r3, [pc, #560]	; (80013a4 <main+0x3e0>)
 8001172:	4a8d      	ldr	r2, [pc, #564]	; (80013a8 <main+0x3e4>)
 8001174:	601a      	str	r2, [r3, #0]
	dev_ctx_hum.read_reg = platform_read_hum;
 8001176:	4b8b      	ldr	r3, [pc, #556]	; (80013a4 <main+0x3e0>)
 8001178:	4a8c      	ldr	r2, [pc, #560]	; (80013ac <main+0x3e8>)
 800117a:	605a      	str	r2, [r3, #4]
	dev_ctx_hum.handle = &hi2c1;
 800117c:	4b89      	ldr	r3, [pc, #548]	; (80013a4 <main+0x3e0>)
 800117e:	4a8c      	ldr	r2, [pc, #560]	; (80013b0 <main+0x3ec>)
 8001180:	609a      	str	r2, [r3, #8]
	//BAROMETRO

	dev_ctx_bar.write_reg = platform_write_bar;
 8001182:	4b8c      	ldr	r3, [pc, #560]	; (80013b4 <main+0x3f0>)
 8001184:	4a8c      	ldr	r2, [pc, #560]	; (80013b8 <main+0x3f4>)
 8001186:	601a      	str	r2, [r3, #0]
	dev_ctx_bar.read_reg = platform_read_bar;
 8001188:	4b8a      	ldr	r3, [pc, #552]	; (80013b4 <main+0x3f0>)
 800118a:	4a8c      	ldr	r2, [pc, #560]	; (80013bc <main+0x3f8>)
 800118c:	605a      	str	r2, [r3, #4]
	dev_ctx_bar.handle = &hi2c1;
 800118e:	4b89      	ldr	r3, [pc, #548]	; (80013b4 <main+0x3f0>)
 8001190:	4a87      	ldr	r2, [pc, #540]	; (80013b0 <main+0x3ec>)
 8001192:	609a      	str	r2, [r3, #8]

	//INIZIALIZZAZIONE ACCELEROMETRO E VERIFICA DELLA CONNESSIONE AL BUS
	whoamI = 0;
 8001194:	4b8a      	ldr	r3, [pc, #552]	; (80013c0 <main+0x3fc>)
 8001196:	2200      	movs	r2, #0
 8001198:	701a      	strb	r2, [r3, #0]
	timeStart=STR_MODE;//ATTIVO START PACCHETTI PRESSIONE E UMIDITA'
 800119a:	4b8a      	ldr	r3, [pc, #552]	; (80013c4 <main+0x400>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
	iis3dhhc_device_id_get(&dev_ctx_acc, &whoamI);
 80011a0:	4a87      	ldr	r2, [pc, #540]	; (80013c0 <main+0x3fc>)
 80011a2:	4b79      	ldr	r3, [pc, #484]	; (8001388 <main+0x3c4>)
 80011a4:	0011      	movs	r1, r2
 80011a6:	0018      	movs	r0, r3
 80011a8:	f7ff fbac 	bl	8000904 <iis3dhhc_device_id_get>
	while(timeStart>T_VALUE){// CONTROLLO SE E' POSSIBILE LA COMUNICAZIONE CON IL SENSORE
 80011ac:	e003      	b.n	80011b6 <main+0x1f2>
		if ( whoamI != IIS3DHHC_ID){
 80011ae:	4b84      	ldr	r3, [pc, #528]	; (80013c0 <main+0x3fc>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b11      	cmp	r3, #17
 80011b4:	d104      	bne.n	80011c0 <main+0x1fc>
	while(timeStart>T_VALUE){// CONTROLLO SE E' POSSIBILE LA COMUNICAZIONE CON IL SENSORE
 80011b6:	4b83      	ldr	r3, [pc, #524]	; (80013c4 <main+0x400>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b05      	cmp	r3, #5
 80011bc:	d8f7      	bhi.n	80011ae <main+0x1ea>
 80011be:	e000      	b.n	80011c2 <main+0x1fe>
			break;
 80011c0:	46c0      	nop			; (mov r8, r8)
		}
	}
    if(timeStart>T_VALUE){
 80011c2:	4b80      	ldr	r3, [pc, #512]	; (80013c4 <main+0x400>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2b05      	cmp	r3, #5
 80011c8:	d906      	bls.n	80011d8 <main+0x214>
    	Err=Err|ACC_ERR;
 80011ca:	4b7f      	ldr	r3, [pc, #508]	; (80013c8 <main+0x404>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2201      	movs	r2, #1
 80011d0:	4313      	orrs	r3, r2
 80011d2:	b2da      	uxtb	r2, r3
 80011d4:	4b7c      	ldr	r3, [pc, #496]	; (80013c8 <main+0x404>)
 80011d6:	701a      	strb	r2, [r3, #0]
    }
	iis3dhhc_reset_set(&dev_ctx_acc, PROPERTY_ENABLE);//RIPRISTINO SETTAGGI DEFAULT
 80011d8:	4b6b      	ldr	r3, [pc, #428]	; (8001388 <main+0x3c4>)
 80011da:	2101      	movs	r1, #1
 80011dc:	0018      	movs	r0, r3
 80011de:	f7ff fba3 	bl	8000928 <iis3dhhc_reset_set>
	do {
	  iis3dhhc_reset_get(&dev_ctx_acc, &rst);
 80011e2:	4a7a      	ldr	r2, [pc, #488]	; (80013cc <main+0x408>)
 80011e4:	4b68      	ldr	r3, [pc, #416]	; (8001388 <main+0x3c4>)
 80011e6:	0011      	movs	r1, r2
 80011e8:	0018      	movs	r0, r3
 80011ea:	f7ff fbce 	bl	800098a <iis3dhhc_reset_get>
	} while (rst);
 80011ee:	4b77      	ldr	r3, [pc, #476]	; (80013cc <main+0x408>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1f5      	bne.n	80011e2 <main+0x21e>
	iis3dhhc_block_data_update_set(&dev_ctx_acc, PROPERTY_ENABLE);//ABLITAZIONE DATAUPDATE
 80011f6:	4b64      	ldr	r3, [pc, #400]	; (8001388 <main+0x3c4>)
 80011f8:	2101      	movs	r1, #1
 80011fa:	0018      	movs	r0, r3
 80011fc:	f7ff fadf 	bl	80007be <iis3dhhc_block_data_update_set>
	iis3dhhc_data_rate_set(&dev_ctx_acc, IIS3DHHC_1kHz1);//SETTAGGIO FREQUENZA DI CAMPIONAMENTO
 8001200:	4b61      	ldr	r3, [pc, #388]	; (8001388 <main+0x3c4>)
 8001202:	2101      	movs	r1, #1
 8001204:	0018      	movs	r0, r3
 8001206:	f7ff fb0b 	bl	8000820 <iis3dhhc_data_rate_set>
	iis3dhhc_filter_config_set(&dev_ctx_acc,3);//SETTAGGIO FILTRO FFR A 235HZ
 800120a:	4b5f      	ldr	r3, [pc, #380]	; (8001388 <main+0x3c4>)
 800120c:	2103      	movs	r1, #3
 800120e:	0018      	movs	r0, r3
 8001210:	f7ff fbd6 	bl	80009c0 <iis3dhhc_filter_config_set>
	iis3dhhc_offset_temp_comp_set(&dev_ctx_acc, PROPERTY_ENABLE);//ABLITIAZIONE COMPENSAZIONE TEMPERATURA
 8001214:	4b5c      	ldr	r3, [pc, #368]	; (8001388 <main+0x3c4>)
 8001216:	2101      	movs	r1, #1
 8001218:	0018      	movs	r0, r3
 800121a:	f7ff fb30 	bl	800087e <iis3dhhc_offset_temp_comp_set>
	HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_ACC, GPIO_PIN_SET);*/



	//INIZIALIZZAZIONE GIROSCOPIO E VERIFICA DELLA CONNESSIONE AL BUS
	timeStart=0;
 800121e:	4b69      	ldr	r3, [pc, #420]	; (80013c4 <main+0x400>)
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
	l2g2is_dev_id_get(&dev_ctx_gir, &whoamI);
 8001224:	4a66      	ldr	r2, [pc, #408]	; (80013c0 <main+0x3fc>)
 8001226:	4b5c      	ldr	r3, [pc, #368]	; (8001398 <main+0x3d4>)
 8001228:	0011      	movs	r1, r2
 800122a:	0018      	movs	r0, r3
 800122c:	f7ff fd07 	bl	8000c3e <l2g2is_dev_id_get>
	while(timeStart>T_VALUE){
 8001230:	e003      	b.n	800123a <main+0x276>
		if ( whoamI == L2G2IS_ID ){// CONTROLLO SE E' POSSIBILE LA COMUNICAZIONE CON IL SENSORE
 8001232:	4b63      	ldr	r3, [pc, #396]	; (80013c0 <main+0x3fc>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2bd9      	cmp	r3, #217	; 0xd9
 8001238:	d004      	beq.n	8001244 <main+0x280>
	while(timeStart>T_VALUE){
 800123a:	4b62      	ldr	r3, [pc, #392]	; (80013c4 <main+0x400>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b05      	cmp	r3, #5
 8001240:	d8f7      	bhi.n	8001232 <main+0x26e>
 8001242:	e000      	b.n	8001246 <main+0x282>
			break;
 8001244:	46c0      	nop			; (mov r8, r8)
		}
	}
	if(timeStart>T_VALUE){
 8001246:	4b5f      	ldr	r3, [pc, #380]	; (80013c4 <main+0x400>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	2b05      	cmp	r3, #5
 800124c:	d906      	bls.n	800125c <main+0x298>
	    Err=Err|GYR_ERR;
 800124e:	4b5e      	ldr	r3, [pc, #376]	; (80013c8 <main+0x404>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2202      	movs	r2, #2
 8001254:	4313      	orrs	r3, r2
 8001256:	b2da      	uxtb	r2, r3
 8001258:	4b5b      	ldr	r3, [pc, #364]	; (80013c8 <main+0x404>)
 800125a:	701a      	strb	r2, [r3, #0]
	}
	l2g2is_dev_reset_set(&dev_ctx_gir, PROPERTY_ENABLE);//RIPRISTINO SETTAGGI DEFAULT
 800125c:	4b4e      	ldr	r3, [pc, #312]	; (8001398 <main+0x3d4>)
 800125e:	2101      	movs	r1, #1
 8001260:	0018      	movs	r0, r3
 8001262:	f7ff fd21 	bl	8000ca8 <l2g2is_dev_reset_set>
	do {
	  l2g2is_dev_reset_get(&dev_ctx_gir, &rst);
 8001266:	4a59      	ldr	r2, [pc, #356]	; (80013cc <main+0x408>)
 8001268:	4b4b      	ldr	r3, [pc, #300]	; (8001398 <main+0x3d4>)
 800126a:	0011      	movs	r1, r2
 800126c:	0018      	movs	r0, r3
 800126e:	f7ff fd4c 	bl	8000d0a <l2g2is_dev_reset_get>
	} while (rst);
 8001272:	4b56      	ldr	r3, [pc, #344]	; (80013cc <main+0x408>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d1f5      	bne.n	8001266 <main+0x2a2>
	l2g2is_gy_full_scale_set(&dev_ctx_gir, L2G2IS_200dps);//SETTAGGIO SCALA DI MISURA -200DPS +200DPS
 800127a:	4b47      	ldr	r3, [pc, #284]	; (8001398 <main+0x3d4>)
 800127c:	2101      	movs	r1, #1
 800127e:	0018      	movs	r0, r3
 8001280:	f7ff fc9a 	bl	8000bb8 <l2g2is_gy_full_scale_set>
    //l2g2is_gy_filter_lp_bandwidth_set(&dev_ctx, L2G2IS_LPF_BW_160Hz);//SETTAGGIO FILTRO PASSA BASSO
	//l2g2is_gy_filter_hp_bandwidth_set(&dev_ctx, L2G2IS_HPF_BYPASS);//SETTAGGIO FILTRO PASSA ALTO
	setOffset.offx = 0x00;//SETTAGGIO OFFSET ASSE X
 8001284:	4b52      	ldr	r3, [pc, #328]	; (80013d0 <main+0x40c>)
 8001286:	781a      	ldrb	r2, [r3, #0]
 8001288:	217f      	movs	r1, #127	; 0x7f
 800128a:	438a      	bics	r2, r1
 800128c:	701a      	strb	r2, [r3, #0]
	setOffset.offy = 0x00;//SETTAGGIO OFFSET ASSE Y
 800128e:	4b50      	ldr	r3, [pc, #320]	; (80013d0 <main+0x40c>)
 8001290:	785a      	ldrb	r2, [r3, #1]
 8001292:	217f      	movs	r1, #127	; 0x7f
 8001294:	438a      	bics	r2, r1
 8001296:	705a      	strb	r2, [r3, #1]
	l2g2is_angular_rate_offset_set(&dev_ctx_gir, setOffset);//SETTAGGIO OFFSET ANGULAR RATE
 8001298:	4b4d      	ldr	r3, [pc, #308]	; (80013d0 <main+0x40c>)
 800129a:	483f      	ldr	r0, [pc, #252]	; (8001398 <main+0x3d4>)
 800129c:	781a      	ldrb	r2, [r3, #0]
 800129e:	785b      	ldrb	r3, [r3, #1]
 80012a0:	021b      	lsls	r3, r3, #8
 80012a2:	431a      	orrs	r2, r3
 80012a4:	2300      	movs	r3, #0
 80012a6:	0412      	lsls	r2, r2, #16
 80012a8:	0c12      	lsrs	r2, r2, #16
 80012aa:	0c1b      	lsrs	r3, r3, #16
 80012ac:	041b      	lsls	r3, r3, #16
 80012ae:	4313      	orrs	r3, r2
 80012b0:	0019      	movs	r1, r3
 80012b2:	f7ff fc39 	bl	8000b28 <l2g2is_angular_rate_offset_set>
	l2g2is_gy_data_rate_set(&dev_ctx_gir, L2G2IS_GY_9k33Hz);//SETTAGGIO FREQUENZA DI CAMPIONAMENTO DEL SENSORE
 80012b6:	4b38      	ldr	r3, [pc, #224]	; (8001398 <main+0x3d4>)
 80012b8:	2103      	movs	r1, #3
 80012ba:	0018      	movs	r0, r3
 80012bc:	f7ff fc03 	bl	8000ac6 <l2g2is_gy_data_rate_set>
    //Data.Responce_Time_millis=make_giro_offset(&dev_ctx_gir,&giro); OFFSET NON FUNZIONANTE



	//INIZIALIZZAZIONE BAROMETRO E VERIFICA DELLA CONNESSIONE AL BUS
	whoamI=0;
 80012c0:	4b3f      	ldr	r3, [pc, #252]	; (80013c0 <main+0x3fc>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
	timeStart=0;
 80012c6:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <main+0x400>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
	lps22hb_device_id_get(&dev_ctx_bar,&whoamI);
 80012cc:	4a3c      	ldr	r2, [pc, #240]	; (80013c0 <main+0x3fc>)
 80012ce:	4b39      	ldr	r3, [pc, #228]	; (80013b4 <main+0x3f0>)
 80012d0:	0011      	movs	r1, r2
 80012d2:	0018      	movs	r0, r3
 80012d4:	f7ff fe17 	bl	8000f06 <lps22hb_device_id_get>
    while(timeStart>T_VALUE){
 80012d8:	e003      	b.n	80012e2 <main+0x31e>
    		if ( whoamI == LPS22HB_ID ){// CONTROLLO SE E' POSSIBILE LA COMUNICAZIONE CON IL SENSORE
 80012da:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <main+0x3fc>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2bb1      	cmp	r3, #177	; 0xb1
 80012e0:	d004      	beq.n	80012ec <main+0x328>
    while(timeStart>T_VALUE){
 80012e2:	4b38      	ldr	r3, [pc, #224]	; (80013c4 <main+0x400>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b05      	cmp	r3, #5
 80012e8:	d8f7      	bhi.n	80012da <main+0x316>
 80012ea:	e000      	b.n	80012ee <main+0x32a>
    			break;
 80012ec:	46c0      	nop			; (mov r8, r8)
    		}
    	}
    	if(timeStart>T_VALUE){
 80012ee:	4b35      	ldr	r3, [pc, #212]	; (80013c4 <main+0x400>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b05      	cmp	r3, #5
 80012f4:	d906      	bls.n	8001304 <main+0x340>
    	    Err=Err|PRE_ERR;
 80012f6:	4b34      	ldr	r3, [pc, #208]	; (80013c8 <main+0x404>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2204      	movs	r2, #4
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	4b31      	ldr	r3, [pc, #196]	; (80013c8 <main+0x404>)
 8001302:	701a      	strb	r2, [r3, #0]
    	}
	lps22hb_reset_set(&dev_ctx_bar, PROPERTY_ENABLE);//RIPRISTINO SETTAGGI DEFAULT
 8001304:	4b2b      	ldr	r3, [pc, #172]	; (80013b4 <main+0x3f0>)
 8001306:	2101      	movs	r1, #1
 8001308:	0018      	movs	r0, r3
 800130a:	f7ff fe0e 	bl	8000f2a <lps22hb_reset_set>
	do {
	lps22hb_reset_get(&dev_ctx_bar, &rst_bar);
 800130e:	4a31      	ldr	r2, [pc, #196]	; (80013d4 <main+0x410>)
 8001310:	4b28      	ldr	r3, [pc, #160]	; (80013b4 <main+0x3f0>)
 8001312:	0011      	movs	r1, r2
 8001314:	0018      	movs	r0, r3
 8001316:	f7ff fe39 	bl	8000f8c <lps22hb_reset_get>
	} while (rst_bar);
 800131a:	4b2e      	ldr	r3, [pc, #184]	; (80013d4 <main+0x410>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f5      	bne.n	800130e <main+0x34a>
	//lps22hb_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);//ABLITAZIONE DATAUPDATE
	lps22hb_low_pass_filter_mode_set(&dev_ctx_bar, LPS22HB_LPF_ODR_DIV_2);//SETTAGGIO LOW PASS FILTER
 8001322:	4b24      	ldr	r3, [pc, #144]	; (80013b4 <main+0x3f0>)
 8001324:	2100      	movs	r1, #0
 8001326:	0018      	movs	r0, r3
 8001328:	f7ff fd4c 	bl	8000dc4 <lps22hb_low_pass_filter_mode_set>
	//lps22hb_drdy_on_int_set(&dev_ctx, PROPERTY_ENABLE);//INTERRUPT FOR DATA READY INT_DRDY
	lps22hb_data_rate_set(&dev_ctx_bar, LPS22HB_ODR_10_Hz);//SETTAGGIO FREQUENZA DI CAMPIONAMENTO DEL SENSORE
 800132c:	4b21      	ldr	r3, [pc, #132]	; (80013b4 <main+0x3f0>)
 800132e:	2102      	movs	r1, #2
 8001330:	0018      	movs	r0, r3
 8001332:	f7ff fd78 	bl	8000e26 <lps22hb_data_rate_set>




	//INIZIALIZZAZIONE SENSORE DI UMIDITA' E VERIFICA DELLA CONNESSIONE AL BUS
	whoamI = 0;
 8001336:	4b22      	ldr	r3, [pc, #136]	; (80013c0 <main+0x3fc>)
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
	timeStart=0;
 800133c:	4b21      	ldr	r3, [pc, #132]	; (80013c4 <main+0x400>)
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
	hts221_device_id_get(&dev_ctx_hum, &whoamI);
 8001342:	4a1f      	ldr	r2, [pc, #124]	; (80013c0 <main+0x3fc>)
 8001344:	4b17      	ldr	r3, [pc, #92]	; (80013a4 <main+0x3e0>)
 8001346:	0011      	movs	r1, r2
 8001348:	0018      	movs	r0, r3
 800134a:	f7ff f8c7 	bl	80004dc <hts221_device_id_get>
	while(timeStart>T_VALUE){
 800134e:	e003      	b.n	8001358 <main+0x394>
			if ( whoamI == HTS221_ID ){// CONTROLLO SE E' POSSIBILE LA COMUNICAZIONE CON IL SENSORE
 8001350:	4b1b      	ldr	r3, [pc, #108]	; (80013c0 <main+0x3fc>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2bbc      	cmp	r3, #188	; 0xbc
 8001356:	d03f      	beq.n	80013d8 <main+0x414>
	while(timeStart>T_VALUE){
 8001358:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <main+0x400>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b05      	cmp	r3, #5
 800135e:	d8f7      	bhi.n	8001350 <main+0x38c>
 8001360:	e03b      	b.n	80013da <main+0x416>
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	2000028c 	.word	0x2000028c
 8001368:	00000312 	.word	0x00000312
 800136c:	20000050 	.word	0x20000050
 8001370:	00006260 	.word	0x00006260
 8001374:	200000f8 	.word	0x200000f8
 8001378:	48000400 	.word	0x48000400
 800137c:	2000004a 	.word	0x2000004a
 8001380:	2000004b 	.word	0x2000004b
 8001384:	200001a0 	.word	0x200001a0
 8001388:	200000ec 	.word	0x200000ec
 800138c:	08001b61 	.word	0x08001b61
 8001390:	08001bc1 	.word	0x08001bc1
 8001394:	200001e8 	.word	0x200001e8
 8001398:	200002ec 	.word	0x200002ec
 800139c:	08001c35 	.word	0x08001c35
 80013a0:	08001cb1 	.word	0x08001cb1
 80013a4:	200000d0 	.word	0x200000d0
 80013a8:	08001df1 	.word	0x08001df1
 80013ac:	08001e55 	.word	0x08001e55
 80013b0:	20000080 	.word	0x20000080
 80013b4:	200000dc 	.word	0x200000dc
 80013b8:	08001d41 	.word	0x08001d41
 80013bc:	08001d99 	.word	0x08001d99
 80013c0:	20000032 	.word	0x20000032
 80013c4:	200001e4 	.word	0x200001e4
 80013c8:	20000028 	.word	0x20000028
 80013cc:	20000033 	.word	0x20000033
 80013d0:	20000120 	.word	0x20000120
 80013d4:	200000cc 	.word	0x200000cc
				break;
 80013d8:	46c0      	nop			; (mov r8, r8)
			}
		}
	if(timeStart>T_VALUE){
 80013da:	4b4d      	ldr	r3, [pc, #308]	; (8001510 <main+0x54c>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b05      	cmp	r3, #5
 80013e0:	d906      	bls.n	80013f0 <main+0x42c>
		Err=Err|HUM_ERR;
 80013e2:	4b4c      	ldr	r3, [pc, #304]	; (8001514 <main+0x550>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2208      	movs	r2, #8
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	4b49      	ldr	r3, [pc, #292]	; (8001514 <main+0x550>)
 80013ee:	701a      	strb	r2, [r3, #0]
	}
	//CALIBRAZIONE SENSORE UMIDITA'
	axis1bit16_t coeff;
	lin_t lin_hum;
	hts221_hum_adc_point_0_get(&dev_ctx_hum, coeff.u8bit);
 80013f0:	2420      	movs	r4, #32
 80013f2:	193a      	adds	r2, r7, r4
 80013f4:	4b48      	ldr	r3, [pc, #288]	; (8001518 <main+0x554>)
 80013f6:	0011      	movs	r1, r2
 80013f8:	0018      	movs	r0, r3
 80013fa:	f7ff f956 	bl	80006aa <hts221_hum_adc_point_0_get>
	lin_hum.x0 = (float)coeff.i16bit;
 80013fe:	193b      	adds	r3, r7, r4
 8001400:	2200      	movs	r2, #0
 8001402:	5e9b      	ldrsh	r3, [r3, r2]
 8001404:	0018      	movs	r0, r3
 8001406:	f7fe ff0b 	bl	8000220 <__aeabi_i2f>
 800140a:	1c02      	adds	r2, r0, #0
 800140c:	2510      	movs	r5, #16
 800140e:	197b      	adds	r3, r7, r5
 8001410:	601a      	str	r2, [r3, #0]
	hts221_hum_rh_point_0_get(&dev_ctx_hum, coeff.u8bit);
 8001412:	193a      	adds	r2, r7, r4
 8001414:	4b40      	ldr	r3, [pc, #256]	; (8001518 <main+0x554>)
 8001416:	0011      	movs	r1, r2
 8001418:	0018      	movs	r0, r3
 800141a:	f7ff f8b2 	bl	8000582 <hts221_hum_rh_point_0_get>
	lin_hum.y0 = (float)coeff.u8bit[0];
 800141e:	193b      	adds	r3, r7, r4
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	0018      	movs	r0, r3
 8001424:	f7fe ff46 	bl	80002b4 <__aeabi_ui2f>
 8001428:	1c02      	adds	r2, r0, #0
 800142a:	197b      	adds	r3, r7, r5
 800142c:	605a      	str	r2, [r3, #4]
	hts221_hum_adc_point_1_get(&dev_ctx_hum, coeff.u8bit);
 800142e:	193a      	adds	r2, r7, r4
 8001430:	4b39      	ldr	r3, [pc, #228]	; (8001518 <main+0x554>)
 8001432:	0011      	movs	r1, r2
 8001434:	0018      	movs	r0, r3
 8001436:	f7ff f94a 	bl	80006ce <hts221_hum_adc_point_1_get>
	lin_hum.x1 = (float)coeff.i16bit;
 800143a:	193b      	adds	r3, r7, r4
 800143c:	2200      	movs	r2, #0
 800143e:	5e9b      	ldrsh	r3, [r3, r2]
 8001440:	0018      	movs	r0, r3
 8001442:	f7fe feed 	bl	8000220 <__aeabi_i2f>
 8001446:	1c02      	adds	r2, r0, #0
 8001448:	197b      	adds	r3, r7, r5
 800144a:	609a      	str	r2, [r3, #8]
	hts221_hum_rh_point_1_get(&dev_ctx_hum, coeff.u8bit);
 800144c:	193a      	adds	r2, r7, r4
 800144e:	4b32      	ldr	r3, [pc, #200]	; (8001518 <main+0x554>)
 8001450:	0011      	movs	r1, r2
 8001452:	0018      	movs	r0, r3
 8001454:	f7ff f8ad 	bl	80005b2 <hts221_hum_rh_point_1_get>
	lin_hum.y1 = (float)coeff.u8bit[0];
 8001458:	193b      	adds	r3, r7, r4
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	0018      	movs	r0, r3
 800145e:	f7fe ff29 	bl	80002b4 <__aeabi_ui2f>
 8001462:	1c02      	adds	r2, r0, #0
 8001464:	197b      	adds	r3, r7, r5
 8001466:	60da      	str	r2, [r3, #12]

	/* Read temperature calibration coefficient */
	lin_t lin_temp;
	hts221_temp_adc_point_0_get(&dev_ctx_hum, coeff.u8bit);
 8001468:	193a      	adds	r2, r7, r4
 800146a:	4b2b      	ldr	r3, [pc, #172]	; (8001518 <main+0x554>)
 800146c:	0011      	movs	r1, r2
 800146e:	0018      	movs	r0, r3
 8001470:	f7ff f93f 	bl	80006f2 <hts221_temp_adc_point_0_get>
	lin_temp.x0 = (float)coeff.i16bit;
 8001474:	193b      	adds	r3, r7, r4
 8001476:	2200      	movs	r2, #0
 8001478:	5e9b      	ldrsh	r3, [r3, r2]
 800147a:	0018      	movs	r0, r3
 800147c:	f7fe fed0 	bl	8000220 <__aeabi_i2f>
 8001480:	1c02      	adds	r2, r0, #0
 8001482:	003b      	movs	r3, r7
 8001484:	601a      	str	r2, [r3, #0]
	hts221_temp_deg_point_0_get(&dev_ctx_hum, coeff.u8bit);
 8001486:	193a      	adds	r2, r7, r4
 8001488:	4b23      	ldr	r3, [pc, #140]	; (8001518 <main+0x554>)
 800148a:	0011      	movs	r1, r2
 800148c:	0018      	movs	r0, r3
 800148e:	f7ff f8a8 	bl	80005e2 <hts221_temp_deg_point_0_get>
	lin_temp.y0 = (float)coeff.u8bit[0];
 8001492:	193b      	adds	r3, r7, r4
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	0018      	movs	r0, r3
 8001498:	f7fe ff0c 	bl	80002b4 <__aeabi_ui2f>
 800149c:	1c02      	adds	r2, r0, #0
 800149e:	003b      	movs	r3, r7
 80014a0:	605a      	str	r2, [r3, #4]
	hts221_temp_adc_point_1_get(&dev_ctx_hum, coeff.u8bit);
 80014a2:	193a      	adds	r2, r7, r4
 80014a4:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <main+0x554>)
 80014a6:	0011      	movs	r1, r2
 80014a8:	0018      	movs	r0, r3
 80014aa:	f7ff f934 	bl	8000716 <hts221_temp_adc_point_1_get>
	lin_temp.x1 = (float)coeff.i16bit;
 80014ae:	193b      	adds	r3, r7, r4
 80014b0:	2200      	movs	r2, #0
 80014b2:	5e9b      	ldrsh	r3, [r3, r2]
 80014b4:	0018      	movs	r0, r3
 80014b6:	f7fe feb3 	bl	8000220 <__aeabi_i2f>
 80014ba:	1c02      	adds	r2, r0, #0
 80014bc:	003b      	movs	r3, r7
 80014be:	609a      	str	r2, [r3, #8]
	hts221_temp_deg_point_1_get(&dev_ctx_hum, coeff.u8bit);
 80014c0:	193a      	adds	r2, r7, r4
 80014c2:	4b15      	ldr	r3, [pc, #84]	; (8001518 <main+0x554>)
 80014c4:	0011      	movs	r1, r2
 80014c6:	0018      	movs	r0, r3
 80014c8:	f7ff f8bd 	bl	8000646 <hts221_temp_deg_point_1_get>
	lin_temp.y1 = (float)coeff.u8bit[0];
 80014cc:	193b      	adds	r3, r7, r4
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	0018      	movs	r0, r3
 80014d2:	f7fe feef 	bl	80002b4 <__aeabi_ui2f>
 80014d6:	1c02      	adds	r2, r0, #0
 80014d8:	003b      	movs	r3, r7
 80014da:	60da      	str	r2, [r3, #12]

	hts221_block_data_update_set(&dev_ctx_hum, PROPERTY_ENABLE);//ABLITAZIONE DATAUPDATE
 80014dc:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <main+0x554>)
 80014de:	2101      	movs	r1, #1
 80014e0:	0018      	movs	r0, r3
 80014e2:	f7fe ffb8 	bl	8000456 <hts221_block_data_update_set>
	hts221_data_rate_set(&dev_ctx_hum, HTS221_ODR_1Hz);//SETTAGGIO DATARATE
 80014e6:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <main+0x554>)
 80014e8:	2101      	movs	r1, #1
 80014ea:	0018      	movs	r0, r3
 80014ec:	f7fe ff82 	bl	80003f4 <hts221_data_rate_set>
	hts221_power_on_set(&dev_ctx_hum, PROPERTY_ENABLE);//ACCENSIONE INVIO DATI DISPOSITIVO
 80014f0:	4b09      	ldr	r3, [pc, #36]	; (8001518 <main+0x554>)
 80014f2:	2101      	movs	r1, #1
 80014f4:	0018      	movs	r0, r3
 80014f6:	f7ff f803 	bl	8000500 <hts221_power_on_set>




	//HAL_TIM_Base_Start_IT(&htim2);
	HAL_TIM_Base_Start_IT(&htim3);//AVVIO DEL TIMER 3 E CONSEGUENTE AVVIO DEL PROGRAMMA
 80014fa:	4b08      	ldr	r3, [pc, #32]	; (800151c <main+0x558>)
 80014fc:	0018      	movs	r0, r3
 80014fe:	f004 fa17 	bl	8005930 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim16);//AVVIO DEL TIMER 16 PER INVIO DATI PRESSIONE E UMIDITA'
 8001502:	4b07      	ldr	r3, [pc, #28]	; (8001520 <main+0x55c>)
 8001504:	0018      	movs	r0, r3
 8001506:	f004 fa13 	bl	8005930 <HAL_TIM_Base_Start_IT>
	int i=0;
 800150a:	2300      	movs	r3, #0
 800150c:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800150e:	e7fe      	b.n	800150e <main+0x54a>
 8001510:	200001e4 	.word	0x200001e4
 8001514:	20000028 	.word	0x20000028
 8001518:	200000d0 	.word	0x200000d0
 800151c:	20000124 	.word	0x20000124
 8001520:	200002ac 	.word	0x200002ac

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b099      	sub	sp, #100	; 0x64
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	242c      	movs	r4, #44	; 0x2c
 800152c:	193b      	adds	r3, r7, r4
 800152e:	0018      	movs	r0, r3
 8001530:	2334      	movs	r3, #52	; 0x34
 8001532:	001a      	movs	r2, r3
 8001534:	2100      	movs	r1, #0
 8001536:	f004 fdd7 	bl	80060e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800153a:	231c      	movs	r3, #28
 800153c:	18fb      	adds	r3, r7, r3
 800153e:	0018      	movs	r0, r3
 8001540:	2310      	movs	r3, #16
 8001542:	001a      	movs	r2, r3
 8001544:	2100      	movs	r1, #0
 8001546:	f004 fdcf 	bl	80060e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	0018      	movs	r0, r3
 800154e:	2318      	movs	r3, #24
 8001550:	001a      	movs	r2, r3
 8001552:	2100      	movs	r1, #0
 8001554:	f004 fdc8 	bl	80060e8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001558:	0021      	movs	r1, r4
 800155a:	187b      	adds	r3, r7, r1
 800155c:	2202      	movs	r2, #2
 800155e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001560:	187b      	adds	r3, r7, r1
 8001562:	2201      	movs	r2, #1
 8001564:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001566:	187b      	adds	r3, r7, r1
 8001568:	2210      	movs	r2, #16
 800156a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800156c:	187b      	adds	r3, r7, r1
 800156e:	2202      	movs	r2, #2
 8001570:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001572:	187b      	adds	r3, r7, r1
 8001574:	2280      	movs	r2, #128	; 0x80
 8001576:	0212      	lsls	r2, r2, #8
 8001578:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800157a:	187b      	adds	r3, r7, r1
 800157c:	2200      	movs	r2, #0
 800157e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001580:	187b      	adds	r3, r7, r1
 8001582:	2200      	movs	r2, #0
 8001584:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001586:	187b      	adds	r3, r7, r1
 8001588:	0018      	movs	r0, r3
 800158a:	f002 fc8b 	bl	8003ea4 <HAL_RCC_OscConfig>
 800158e:	1e03      	subs	r3, r0, #0
 8001590:	d001      	beq.n	8001596 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001592:	f000 fe91 	bl	80022b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001596:	211c      	movs	r1, #28
 8001598:	187b      	adds	r3, r7, r1
 800159a:	2207      	movs	r2, #7
 800159c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800159e:	187b      	adds	r3, r7, r1
 80015a0:	2202      	movs	r2, #2
 80015a2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	2200      	movs	r2, #0
 80015a8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015aa:	187b      	adds	r3, r7, r1
 80015ac:	2200      	movs	r2, #0
 80015ae:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015b0:	187b      	adds	r3, r7, r1
 80015b2:	2100      	movs	r1, #0
 80015b4:	0018      	movs	r0, r3
 80015b6:	f002 fffb 	bl	80045b0 <HAL_RCC_ClockConfig>
 80015ba:	1e03      	subs	r3, r0, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80015be:	f000 fe7b 	bl	80022b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	2220      	movs	r2, #32
 80015c6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	2200      	movs	r2, #0
 80015cc:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	0018      	movs	r0, r3
 80015d2:	f003 f947 	bl	8004864 <HAL_RCCEx_PeriphCLKConfig>
 80015d6:	1e03      	subs	r3, r0, #0
 80015d8:	d001      	beq.n	80015de <SystemClock_Config+0xba>
  {
    Error_Handler();
 80015da:	f000 fe6d 	bl	80022b8 <Error_Handler>
  }
}
 80015de:	46c0      	nop			; (mov r8, r8)
 80015e0:	46bd      	mov	sp, r7
 80015e2:	b019      	add	sp, #100	; 0x64
 80015e4:	bd90      	pop	{r4, r7, pc}
	...

080015e8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80015ec:	4b18      	ldr	r3, [pc, #96]	; (8001650 <MX_CAN_Init+0x68>)
 80015ee:	4a19      	ldr	r2, [pc, #100]	; (8001654 <MX_CAN_Init+0x6c>)
 80015f0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 80015f2:	4b17      	ldr	r3, [pc, #92]	; (8001650 <MX_CAN_Init+0x68>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <MX_CAN_Init+0x68>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <MX_CAN_Init+0x68>)
 8001600:	2200      	movs	r2, #0
 8001602:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_CAN_Init+0x68>)
 8001606:	22c0      	movs	r2, #192	; 0xc0
 8001608:	0312      	lsls	r2, r2, #12
 800160a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800160c:	4b10      	ldr	r3, [pc, #64]	; (8001650 <MX_CAN_Init+0x68>)
 800160e:	2280      	movs	r2, #128	; 0x80
 8001610:	0352      	lsls	r2, r2, #13
 8001612:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <MX_CAN_Init+0x68>)
 8001616:	2200      	movs	r2, #0
 8001618:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800161a:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <MX_CAN_Init+0x68>)
 800161c:	2200      	movs	r2, #0
 800161e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001620:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <MX_CAN_Init+0x68>)
 8001622:	2200      	movs	r2, #0
 8001624:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8001626:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <MX_CAN_Init+0x68>)
 8001628:	2201      	movs	r2, #1
 800162a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800162c:	4b08      	ldr	r3, [pc, #32]	; (8001650 <MX_CAN_Init+0x68>)
 800162e:	2200      	movs	r2, #0
 8001630:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8001632:	4b07      	ldr	r3, [pc, #28]	; (8001650 <MX_CAN_Init+0x68>)
 8001634:	2201      	movs	r2, #1
 8001636:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001638:	4b05      	ldr	r3, [pc, #20]	; (8001650 <MX_CAN_Init+0x68>)
 800163a:	0018      	movs	r0, r3
 800163c:	f001 f8ce 	bl	80027dc <HAL_CAN_Init>
 8001640:	1e03      	subs	r3, r0, #0
 8001642:	d001      	beq.n	8001648 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001644:	f000 fe38 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001648:	46c0      	nop			; (mov r8, r8)
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	46c0      	nop			; (mov r8, r8)
 8001650:	200000f8 	.word	0x200000f8
 8001654:	40006400 	.word	0x40006400

08001658 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800165c:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <MX_I2C1_Init+0x74>)
 800165e:	4a1c      	ldr	r2, [pc, #112]	; (80016d0 <MX_I2C1_Init+0x78>)
 8001660:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8001662:	4b1a      	ldr	r3, [pc, #104]	; (80016cc <MX_I2C1_Init+0x74>)
 8001664:	4a1b      	ldr	r2, [pc, #108]	; (80016d4 <MX_I2C1_Init+0x7c>)
 8001666:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001668:	4b18      	ldr	r3, [pc, #96]	; (80016cc <MX_I2C1_Init+0x74>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800166e:	4b17      	ldr	r3, [pc, #92]	; (80016cc <MX_I2C1_Init+0x74>)
 8001670:	2201      	movs	r2, #1
 8001672:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001674:	4b15      	ldr	r3, [pc, #84]	; (80016cc <MX_I2C1_Init+0x74>)
 8001676:	2200      	movs	r2, #0
 8001678:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800167a:	4b14      	ldr	r3, [pc, #80]	; (80016cc <MX_I2C1_Init+0x74>)
 800167c:	2200      	movs	r2, #0
 800167e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <MX_I2C1_Init+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001686:	4b11      	ldr	r3, [pc, #68]	; (80016cc <MX_I2C1_Init+0x74>)
 8001688:	2200      	movs	r2, #0
 800168a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <MX_I2C1_Init+0x74>)
 800168e:	2200      	movs	r2, #0
 8001690:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <MX_I2C1_Init+0x74>)
 8001694:	0018      	movs	r0, r3
 8001696:	f001 fe37 	bl	8003308 <HAL_I2C_Init>
 800169a:	1e03      	subs	r3, r0, #0
 800169c:	d001      	beq.n	80016a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800169e:	f000 fe0b 	bl	80022b8 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016a2:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <MX_I2C1_Init+0x74>)
 80016a4:	2100      	movs	r1, #0
 80016a6:	0018      	movs	r0, r3
 80016a8:	f002 fb64 	bl	8003d74 <HAL_I2CEx_ConfigAnalogFilter>
 80016ac:	1e03      	subs	r3, r0, #0
 80016ae:	d001      	beq.n	80016b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016b0:	f000 fe02 	bl	80022b8 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016b4:	4b05      	ldr	r3, [pc, #20]	; (80016cc <MX_I2C1_Init+0x74>)
 80016b6:	2100      	movs	r1, #0
 80016b8:	0018      	movs	r0, r3
 80016ba:	f002 fba7 	bl	8003e0c <HAL_I2CEx_ConfigDigitalFilter>
 80016be:	1e03      	subs	r3, r0, #0
 80016c0:	d001      	beq.n	80016c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016c2:	f000 fdf9 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016c6:	46c0      	nop			; (mov r8, r8)
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20000080 	.word	0x20000080
 80016d0:	40005400 	.word	0x40005400
 80016d4:	0000020b 	.word	0x0000020b

080016d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016dc:	4b1b      	ldr	r3, [pc, #108]	; (800174c <MX_SPI1_Init+0x74>)
 80016de:	4a1c      	ldr	r2, [pc, #112]	; (8001750 <MX_SPI1_Init+0x78>)
 80016e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016e2:	4b1a      	ldr	r3, [pc, #104]	; (800174c <MX_SPI1_Init+0x74>)
 80016e4:	2282      	movs	r2, #130	; 0x82
 80016e6:	0052      	lsls	r2, r2, #1
 80016e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016ea:	4b18      	ldr	r3, [pc, #96]	; (800174c <MX_SPI1_Init+0x74>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016f0:	4b16      	ldr	r3, [pc, #88]	; (800174c <MX_SPI1_Init+0x74>)
 80016f2:	22e0      	movs	r2, #224	; 0xe0
 80016f4:	00d2      	lsls	r2, r2, #3
 80016f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80016f8:	4b14      	ldr	r3, [pc, #80]	; (800174c <MX_SPI1_Init+0x74>)
 80016fa:	2202      	movs	r2, #2
 80016fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80016fe:	4b13      	ldr	r3, [pc, #76]	; (800174c <MX_SPI1_Init+0x74>)
 8001700:	2201      	movs	r2, #1
 8001702:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <MX_SPI1_Init+0x74>)
 8001706:	2280      	movs	r2, #128	; 0x80
 8001708:	0092      	lsls	r2, r2, #2
 800170a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800170c:	4b0f      	ldr	r3, [pc, #60]	; (800174c <MX_SPI1_Init+0x74>)
 800170e:	2200      	movs	r2, #0
 8001710:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001712:	4b0e      	ldr	r3, [pc, #56]	; (800174c <MX_SPI1_Init+0x74>)
 8001714:	2200      	movs	r2, #0
 8001716:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001718:	4b0c      	ldr	r3, [pc, #48]	; (800174c <MX_SPI1_Init+0x74>)
 800171a:	2200      	movs	r2, #0
 800171c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <MX_SPI1_Init+0x74>)
 8001720:	2200      	movs	r2, #0
 8001722:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001724:	4b09      	ldr	r3, [pc, #36]	; (800174c <MX_SPI1_Init+0x74>)
 8001726:	2207      	movs	r2, #7
 8001728:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800172a:	4b08      	ldr	r3, [pc, #32]	; (800174c <MX_SPI1_Init+0x74>)
 800172c:	2200      	movs	r2, #0
 800172e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <MX_SPI1_Init+0x74>)
 8001732:	2200      	movs	r2, #0
 8001734:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001736:	4b05      	ldr	r3, [pc, #20]	; (800174c <MX_SPI1_Init+0x74>)
 8001738:	0018      	movs	r0, r3
 800173a:	f003 f981 	bl	8004a40 <HAL_SPI_Init>
 800173e:	1e03      	subs	r3, r0, #0
 8001740:	d001      	beq.n	8001746 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001742:	f000 fdb9 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001746:	46c0      	nop			; (mov r8, r8)
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	200001e8 	.word	0x200001e8
 8001750:	40013000 	.word	0x40013000

08001754 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175a:	2308      	movs	r3, #8
 800175c:	18fb      	adds	r3, r7, r3
 800175e:	0018      	movs	r0, r3
 8001760:	2310      	movs	r3, #16
 8001762:	001a      	movs	r2, r3
 8001764:	2100      	movs	r1, #0
 8001766:	f004 fcbf 	bl	80060e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800176a:	003b      	movs	r3, r7
 800176c:	0018      	movs	r0, r3
 800176e:	2308      	movs	r3, #8
 8001770:	001a      	movs	r2, r3
 8001772:	2100      	movs	r1, #0
 8001774:	f004 fcb8 	bl	80060e8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001778:	4b20      	ldr	r3, [pc, #128]	; (80017fc <MX_TIM1_Init+0xa8>)
 800177a:	4a21      	ldr	r2, [pc, #132]	; (8001800 <MX_TIM1_Init+0xac>)
 800177c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 800177e:	4b1f      	ldr	r3, [pc, #124]	; (80017fc <MX_TIM1_Init+0xa8>)
 8001780:	220f      	movs	r2, #15
 8001782:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001784:	4b1d      	ldr	r3, [pc, #116]	; (80017fc <MX_TIM1_Init+0xa8>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000;
 800178a:	4b1c      	ldr	r3, [pc, #112]	; (80017fc <MX_TIM1_Init+0xa8>)
 800178c:	22fa      	movs	r2, #250	; 0xfa
 800178e:	00d2      	lsls	r2, r2, #3
 8001790:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001792:	4b1a      	ldr	r3, [pc, #104]	; (80017fc <MX_TIM1_Init+0xa8>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001798:	4b18      	ldr	r3, [pc, #96]	; (80017fc <MX_TIM1_Init+0xa8>)
 800179a:	2200      	movs	r2, #0
 800179c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179e:	4b17      	ldr	r3, [pc, #92]	; (80017fc <MX_TIM1_Init+0xa8>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017a4:	4b15      	ldr	r3, [pc, #84]	; (80017fc <MX_TIM1_Init+0xa8>)
 80017a6:	0018      	movs	r0, r3
 80017a8:	f004 f86c 	bl	8005884 <HAL_TIM_Base_Init>
 80017ac:	1e03      	subs	r3, r0, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
 80017b0:	f000 fd82 	bl	80022b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b4:	2108      	movs	r1, #8
 80017b6:	187b      	adds	r3, r7, r1
 80017b8:	2280      	movs	r2, #128	; 0x80
 80017ba:	0152      	lsls	r2, r2, #5
 80017bc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017be:	187a      	adds	r2, r7, r1
 80017c0:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <MX_TIM1_Init+0xa8>)
 80017c2:	0011      	movs	r1, r2
 80017c4:	0018      	movs	r0, r3
 80017c6:	f004 fa15 	bl	8005bf4 <HAL_TIM_ConfigClockSource>
 80017ca:	1e03      	subs	r3, r0, #0
 80017cc:	d001      	beq.n	80017d2 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80017ce:	f000 fd73 	bl	80022b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017d2:	003b      	movs	r3, r7
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d8:	003b      	movs	r3, r7
 80017da:	2200      	movs	r2, #0
 80017dc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017de:	003a      	movs	r2, r7
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <MX_TIM1_Init+0xa8>)
 80017e2:	0011      	movs	r1, r2
 80017e4:	0018      	movs	r0, r3
 80017e6:	f004 fbf3 	bl	8005fd0 <HAL_TIMEx_MasterConfigSynchronization>
 80017ea:	1e03      	subs	r3, r0, #0
 80017ec:	d001      	beq.n	80017f2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80017ee:	f000 fd63 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017f2:	46c0      	nop			; (mov r8, r8)
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b006      	add	sp, #24
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	46c0      	nop			; (mov r8, r8)
 80017fc:	200001a0 	.word	0x200001a0
 8001800:	40012c00 	.word	0x40012c00

08001804 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800180a:	2308      	movs	r3, #8
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	0018      	movs	r0, r3
 8001810:	2310      	movs	r3, #16
 8001812:	001a      	movs	r2, r3
 8001814:	2100      	movs	r1, #0
 8001816:	f004 fc67 	bl	80060e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800181a:	003b      	movs	r3, r7
 800181c:	0018      	movs	r0, r3
 800181e:	2308      	movs	r3, #8
 8001820:	001a      	movs	r2, r3
 8001822:	2100      	movs	r1, #0
 8001824:	f004 fc60 	bl	80060e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001828:	4b1e      	ldr	r3, [pc, #120]	; (80018a4 <MX_TIM2_Init+0xa0>)
 800182a:	2280      	movs	r2, #128	; 0x80
 800182c:	05d2      	lsls	r2, r2, #23
 800182e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8001830:	4b1c      	ldr	r3, [pc, #112]	; (80018a4 <MX_TIM2_Init+0xa0>)
 8001832:	220f      	movs	r2, #15
 8001834:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001836:	4b1b      	ldr	r3, [pc, #108]	; (80018a4 <MX_TIM2_Init+0xa0>)
 8001838:	2200      	movs	r2, #0
 800183a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65000;
 800183c:	4b19      	ldr	r3, [pc, #100]	; (80018a4 <MX_TIM2_Init+0xa0>)
 800183e:	4a1a      	ldr	r2, [pc, #104]	; (80018a8 <MX_TIM2_Init+0xa4>)
 8001840:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001842:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <MX_TIM2_Init+0xa0>)
 8001844:	2200      	movs	r2, #0
 8001846:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001848:	4b16      	ldr	r3, [pc, #88]	; (80018a4 <MX_TIM2_Init+0xa0>)
 800184a:	2200      	movs	r2, #0
 800184c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <MX_TIM2_Init+0xa0>)
 8001850:	0018      	movs	r0, r3
 8001852:	f004 f817 	bl	8005884 <HAL_TIM_Base_Init>
 8001856:	1e03      	subs	r3, r0, #0
 8001858:	d001      	beq.n	800185e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800185a:	f000 fd2d 	bl	80022b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800185e:	2108      	movs	r1, #8
 8001860:	187b      	adds	r3, r7, r1
 8001862:	2280      	movs	r2, #128	; 0x80
 8001864:	0152      	lsls	r2, r2, #5
 8001866:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001868:	187a      	adds	r2, r7, r1
 800186a:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <MX_TIM2_Init+0xa0>)
 800186c:	0011      	movs	r1, r2
 800186e:	0018      	movs	r0, r3
 8001870:	f004 f9c0 	bl	8005bf4 <HAL_TIM_ConfigClockSource>
 8001874:	1e03      	subs	r3, r0, #0
 8001876:	d001      	beq.n	800187c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001878:	f000 fd1e 	bl	80022b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187c:	003b      	movs	r3, r7
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001882:	003b      	movs	r3, r7
 8001884:	2200      	movs	r2, #0
 8001886:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001888:	003a      	movs	r2, r7
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <MX_TIM2_Init+0xa0>)
 800188c:	0011      	movs	r1, r2
 800188e:	0018      	movs	r0, r3
 8001890:	f004 fb9e 	bl	8005fd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001894:	1e03      	subs	r3, r0, #0
 8001896:	d001      	beq.n	800189c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001898:	f000 fd0e 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800189c:	46c0      	nop			; (mov r8, r8)
 800189e:	46bd      	mov	sp, r7
 80018a0:	b006      	add	sp, #24
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	2000024c 	.word	0x2000024c
 80018a8:	0000fde8 	.word	0x0000fde8

080018ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018b2:	2308      	movs	r3, #8
 80018b4:	18fb      	adds	r3, r7, r3
 80018b6:	0018      	movs	r0, r3
 80018b8:	2310      	movs	r3, #16
 80018ba:	001a      	movs	r2, r3
 80018bc:	2100      	movs	r1, #0
 80018be:	f004 fc13 	bl	80060e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018c2:	003b      	movs	r3, r7
 80018c4:	0018      	movs	r0, r3
 80018c6:	2308      	movs	r3, #8
 80018c8:	001a      	movs	r2, r3
 80018ca:	2100      	movs	r1, #0
 80018cc:	f004 fc0c 	bl	80060e8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018d0:	4b1e      	ldr	r3, [pc, #120]	; (800194c <MX_TIM3_Init+0xa0>)
 80018d2:	4a1f      	ldr	r2, [pc, #124]	; (8001950 <MX_TIM3_Init+0xa4>)
 80018d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15999;
 80018d6:	4b1d      	ldr	r3, [pc, #116]	; (800194c <MX_TIM3_Init+0xa0>)
 80018d8:	4a1e      	ldr	r2, [pc, #120]	; (8001954 <MX_TIM3_Init+0xa8>)
 80018da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018dc:	4b1b      	ldr	r3, [pc, #108]	; (800194c <MX_TIM3_Init+0xa0>)
 80018de:	2200      	movs	r2, #0
 80018e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5;
 80018e2:	4b1a      	ldr	r3, [pc, #104]	; (800194c <MX_TIM3_Init+0xa0>)
 80018e4:	2205      	movs	r2, #5
 80018e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e8:	4b18      	ldr	r3, [pc, #96]	; (800194c <MX_TIM3_Init+0xa0>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ee:	4b17      	ldr	r3, [pc, #92]	; (800194c <MX_TIM3_Init+0xa0>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018f4:	4b15      	ldr	r3, [pc, #84]	; (800194c <MX_TIM3_Init+0xa0>)
 80018f6:	0018      	movs	r0, r3
 80018f8:	f003 ffc4 	bl	8005884 <HAL_TIM_Base_Init>
 80018fc:	1e03      	subs	r3, r0, #0
 80018fe:	d001      	beq.n	8001904 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001900:	f000 fcda 	bl	80022b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001904:	2108      	movs	r1, #8
 8001906:	187b      	adds	r3, r7, r1
 8001908:	2280      	movs	r2, #128	; 0x80
 800190a:	0152      	lsls	r2, r2, #5
 800190c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800190e:	187a      	adds	r2, r7, r1
 8001910:	4b0e      	ldr	r3, [pc, #56]	; (800194c <MX_TIM3_Init+0xa0>)
 8001912:	0011      	movs	r1, r2
 8001914:	0018      	movs	r0, r3
 8001916:	f004 f96d 	bl	8005bf4 <HAL_TIM_ConfigClockSource>
 800191a:	1e03      	subs	r3, r0, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800191e:	f000 fccb 	bl	80022b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001922:	003b      	movs	r3, r7
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001928:	003b      	movs	r3, r7
 800192a:	2200      	movs	r2, #0
 800192c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800192e:	003a      	movs	r2, r7
 8001930:	4b06      	ldr	r3, [pc, #24]	; (800194c <MX_TIM3_Init+0xa0>)
 8001932:	0011      	movs	r1, r2
 8001934:	0018      	movs	r0, r3
 8001936:	f004 fb4b 	bl	8005fd0 <HAL_TIMEx_MasterConfigSynchronization>
 800193a:	1e03      	subs	r3, r0, #0
 800193c:	d001      	beq.n	8001942 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800193e:	f000 fcbb 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	b006      	add	sp, #24
 8001948:	bd80      	pop	{r7, pc}
 800194a:	46c0      	nop			; (mov r8, r8)
 800194c:	20000124 	.word	0x20000124
 8001950:	40000400 	.word	0x40000400
 8001954:	00003e7f 	.word	0x00003e7f

08001958 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800195c:	4b0f      	ldr	r3, [pc, #60]	; (800199c <MX_TIM16_Init+0x44>)
 800195e:	4a10      	ldr	r2, [pc, #64]	; (80019a0 <MX_TIM16_Init+0x48>)
 8001960:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 14999;
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <MX_TIM16_Init+0x44>)
 8001964:	4a0f      	ldr	r2, [pc, #60]	; (80019a4 <MX_TIM16_Init+0x4c>)
 8001966:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_TIM16_Init+0x44>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10;
 800196e:	4b0b      	ldr	r3, [pc, #44]	; (800199c <MX_TIM16_Init+0x44>)
 8001970:	220a      	movs	r2, #10
 8001972:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_TIM16_Init+0x44>)
 8001976:	2200      	movs	r2, #0
 8001978:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <MX_TIM16_Init+0x44>)
 800197c:	2200      	movs	r2, #0
 800197e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_TIM16_Init+0x44>)
 8001982:	2200      	movs	r2, #0
 8001984:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001986:	4b05      	ldr	r3, [pc, #20]	; (800199c <MX_TIM16_Init+0x44>)
 8001988:	0018      	movs	r0, r3
 800198a:	f003 ff7b 	bl	8005884 <HAL_TIM_Base_Init>
 800198e:	1e03      	subs	r3, r0, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001992:	f000 fc91 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001996:	46c0      	nop			; (mov r8, r8)
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	200002ac 	.word	0x200002ac
 80019a0:	40014400 	.word	0x40014400
 80019a4:	00003a97 	.word	0x00003a97

080019a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019a8:	b590      	push	{r4, r7, lr}
 80019aa:	b089      	sub	sp, #36	; 0x24
 80019ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ae:	240c      	movs	r4, #12
 80019b0:	193b      	adds	r3, r7, r4
 80019b2:	0018      	movs	r0, r3
 80019b4:	2314      	movs	r3, #20
 80019b6:	001a      	movs	r2, r3
 80019b8:	2100      	movs	r1, #0
 80019ba:	f004 fb95 	bl	80060e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019be:	4b66      	ldr	r3, [pc, #408]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 80019c0:	695a      	ldr	r2, [r3, #20]
 80019c2:	4b65      	ldr	r3, [pc, #404]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 80019c4:	2180      	movs	r1, #128	; 0x80
 80019c6:	03c9      	lsls	r1, r1, #15
 80019c8:	430a      	orrs	r2, r1
 80019ca:	615a      	str	r2, [r3, #20]
 80019cc:	4b62      	ldr	r3, [pc, #392]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 80019ce:	695a      	ldr	r2, [r3, #20]
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	03db      	lsls	r3, r3, #15
 80019d4:	4013      	ands	r3, r2
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	4b5f      	ldr	r3, [pc, #380]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 80019dc:	695a      	ldr	r2, [r3, #20]
 80019de:	4b5e      	ldr	r3, [pc, #376]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 80019e0:	2180      	movs	r1, #128	; 0x80
 80019e2:	0289      	lsls	r1, r1, #10
 80019e4:	430a      	orrs	r2, r1
 80019e6:	615a      	str	r2, [r3, #20]
 80019e8:	4b5b      	ldr	r3, [pc, #364]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 80019ea:	695a      	ldr	r2, [r3, #20]
 80019ec:	2380      	movs	r3, #128	; 0x80
 80019ee:	029b      	lsls	r3, r3, #10
 80019f0:	4013      	ands	r3, r2
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f6:	4b58      	ldr	r3, [pc, #352]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 80019f8:	695a      	ldr	r2, [r3, #20]
 80019fa:	4b57      	ldr	r3, [pc, #348]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 80019fc:	2180      	movs	r1, #128	; 0x80
 80019fe:	02c9      	lsls	r1, r1, #11
 8001a00:	430a      	orrs	r2, r1
 8001a02:	615a      	str	r2, [r3, #20]
 8001a04:	4b54      	ldr	r3, [pc, #336]	; (8001b58 <MX_GPIO_Init+0x1b0>)
 8001a06:	695a      	ldr	r2, [r3, #20]
 8001a08:	2380      	movs	r3, #128	; 0x80
 8001a0a:	02db      	lsls	r3, r3, #11
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	603b      	str	r3, [r7, #0]
 8001a10:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, cs_1_Pin|cs_2_Pin, GPIO_PIN_SET);
 8001a12:	4b52      	ldr	r3, [pc, #328]	; (8001b5c <MX_GPIO_Init+0x1b4>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	2103      	movs	r1, #3
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f001 fc58 	bl	80032ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 8001a1e:	2380      	movs	r3, #128	; 0x80
 8001a20:	021b      	lsls	r3, r3, #8
 8001a22:	484e      	ldr	r0, [pc, #312]	; (8001b5c <MX_GPIO_Init+0x1b4>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	0019      	movs	r1, r3
 8001a28:	f001 fc51 	bl	80032ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, GPIO_PIN_RESET);
 8001a2c:	2380      	movs	r3, #128	; 0x80
 8001a2e:	0059      	lsls	r1, r3, #1
 8001a30:	2390      	movs	r3, #144	; 0x90
 8001a32:	05db      	lsls	r3, r3, #23
 8001a34:	2200      	movs	r2, #0
 8001a36:	0018      	movs	r0, r3
 8001a38:	f001 fc49 	bl	80032ce <HAL_GPIO_WritePin>

  /*Configure GPIO pins : cs_1_Pin cs_2_Pin */
  GPIO_InitStruct.Pin = cs_1_Pin|cs_2_Pin;
 8001a3c:	0021      	movs	r1, r4
 8001a3e:	187b      	adds	r3, r7, r1
 8001a40:	2203      	movs	r2, #3
 8001a42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a44:	187b      	adds	r3, r7, r1
 8001a46:	2201      	movs	r2, #1
 8001a48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a4a:	187b      	adds	r3, r7, r1
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a50:	187b      	adds	r3, r7, r1
 8001a52:	2203      	movs	r2, #3
 8001a54:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a56:	000c      	movs	r4, r1
 8001a58:	187b      	adds	r3, r7, r1
 8001a5a:	4a40      	ldr	r2, [pc, #256]	; (8001b5c <MX_GPIO_Init+0x1b4>)
 8001a5c:	0019      	movs	r1, r3
 8001a5e:	0010      	movs	r0, r2
 8001a60:	f001 fab0 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : D6_Pin */
  GPIO_InitStruct.Pin = D6_Pin;
 8001a64:	0021      	movs	r1, r4
 8001a66:	187b      	adds	r3, r7, r1
 8001a68:	2280      	movs	r2, #128	; 0x80
 8001a6a:	0212      	lsls	r2, r2, #8
 8001a6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6e:	187b      	adds	r3, r7, r1
 8001a70:	2201      	movs	r2, #1
 8001a72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	187b      	adds	r3, r7, r1
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	187b      	adds	r3, r7, r1
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(D6_GPIO_Port, &GPIO_InitStruct);
 8001a80:	000c      	movs	r4, r1
 8001a82:	187b      	adds	r3, r7, r1
 8001a84:	4a35      	ldr	r2, [pc, #212]	; (8001b5c <MX_GPIO_Init+0x1b4>)
 8001a86:	0019      	movs	r1, r3
 8001a88:	0010      	movs	r0, r2
 8001a8a:	f001 fa9b 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : D5_Pin */
  GPIO_InitStruct.Pin = D5_Pin;
 8001a8e:	0021      	movs	r1, r4
 8001a90:	187b      	adds	r3, r7, r1
 8001a92:	2280      	movs	r2, #128	; 0x80
 8001a94:	0052      	lsls	r2, r2, #1
 8001a96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a98:	187b      	adds	r3, r7, r1
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	187b      	adds	r3, r7, r1
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	187b      	adds	r3, r7, r1
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(D5_GPIO_Port, &GPIO_InitStruct);
 8001aaa:	000c      	movs	r4, r1
 8001aac:	187a      	adds	r2, r7, r1
 8001aae:	2390      	movs	r3, #144	; 0x90
 8001ab0:	05db      	lsls	r3, r3, #23
 8001ab2:	0011      	movs	r1, r2
 8001ab4:	0018      	movs	r0, r3
 8001ab6:	f001 fa85 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001aba:	0021      	movs	r1, r4
 8001abc:	187b      	adds	r3, r7, r1
 8001abe:	22c0      	movs	r2, #192	; 0xc0
 8001ac0:	00d2      	lsls	r2, r2, #3
 8001ac2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac4:	000c      	movs	r4, r1
 8001ac6:	193b      	adds	r3, r7, r4
 8001ac8:	2202      	movs	r2, #2
 8001aca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	193b      	adds	r3, r7, r4
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ad2:	193b      	adds	r3, r7, r4
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001ad8:	193b      	adds	r3, r7, r4
 8001ada:	2201      	movs	r2, #1
 8001adc:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	193a      	adds	r2, r7, r4
 8001ae0:	2390      	movs	r3, #144	; 0x90
 8001ae2:	05db      	lsls	r3, r3, #23
 8001ae4:	0011      	movs	r1, r2
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	f001 fa6c 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I4_Pin */
  GPIO_InitStruct.Pin = I4_Pin;
 8001aec:	193b      	adds	r3, r7, r4
 8001aee:	2280      	movs	r2, #128	; 0x80
 8001af0:	0212      	lsls	r2, r2, #8
 8001af2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af4:	193b      	adds	r3, r7, r4
 8001af6:	2200      	movs	r2, #0
 8001af8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001afa:	193b      	adds	r3, r7, r4
 8001afc:	2201      	movs	r2, #1
 8001afe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(I4_GPIO_Port, &GPIO_InitStruct);
 8001b00:	193a      	adds	r2, r7, r4
 8001b02:	2390      	movs	r3, #144	; 0x90
 8001b04:	05db      	lsls	r3, r3, #23
 8001b06:	0011      	movs	r1, r2
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f001 fa5b 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I3_Pin I2_Pin I1_Pin I0_Pin */
  GPIO_InitStruct.Pin = I3_Pin|I2_Pin|I1_Pin|I0_Pin;
 8001b0e:	193b      	adds	r3, r7, r4
 8001b10:	2278      	movs	r2, #120	; 0x78
 8001b12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b14:	193b      	adds	r3, r7, r4
 8001b16:	2200      	movs	r2, #0
 8001b18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b1a:	193b      	adds	r3, r7, r4
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b20:	193b      	adds	r3, r7, r4
 8001b22:	4a0e      	ldr	r2, [pc, #56]	; (8001b5c <MX_GPIO_Init+0x1b4>)
 8001b24:	0019      	movs	r1, r3
 8001b26:	0010      	movs	r0, r2
 8001b28:	f001 fa4c 	bl	8002fc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b2c:	0021      	movs	r1, r4
 8001b2e:	187b      	adds	r3, r7, r1
 8001b30:	2280      	movs	r2, #128	; 0x80
 8001b32:	0092      	lsls	r2, r2, #2
 8001b34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b36:	187b      	adds	r3, r7, r1
 8001b38:	2203      	movs	r2, #3
 8001b3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	187b      	adds	r3, r7, r1
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b42:	187b      	adds	r3, r7, r1
 8001b44:	4a05      	ldr	r2, [pc, #20]	; (8001b5c <MX_GPIO_Init+0x1b4>)
 8001b46:	0019      	movs	r1, r3
 8001b48:	0010      	movs	r0, r2
 8001b4a:	f001 fa3b 	bl	8002fc4 <HAL_GPIO_Init>

}
 8001b4e:	46c0      	nop			; (mov r8, r8)
 8001b50:	46bd      	mov	sp, r7
 8001b52:	b009      	add	sp, #36	; 0x24
 8001b54:	bd90      	pop	{r4, r7, pc}
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	48000400 	.word	0x48000400

08001b60 <platform_write>:

/* USER CODE BEGIN 4 */

static int32_t platform_write(void *handle, uint8_t reg, uint8_t *bufp,
                              uint16_t len)
{
 8001b60:	b5b0      	push	{r4, r5, r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	0008      	movs	r0, r1
 8001b6a:	607a      	str	r2, [r7, #4]
 8001b6c:	0019      	movs	r1, r3
 8001b6e:	240b      	movs	r4, #11
 8001b70:	193b      	adds	r3, r7, r4
 8001b72:	1c02      	adds	r2, r0, #0
 8001b74:	701a      	strb	r2, [r3, #0]
 8001b76:	2508      	movs	r5, #8
 8001b78:	197b      	adds	r3, r7, r5
 8001b7a:	1c0a      	adds	r2, r1, #0
 8001b7c:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_ACC, GPIO_PIN_RESET);
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <platform_write+0x5c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	2101      	movs	r1, #1
 8001b84:	0018      	movs	r0, r3
 8001b86:	f001 fba2 	bl	80032ce <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(handle, &reg, 1, 10);
 8001b8a:	1939      	adds	r1, r7, r4
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	230a      	movs	r3, #10
 8001b90:	2201      	movs	r2, #1
 8001b92:	f002 ffef 	bl	8004b74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(handle, bufp, len, 10);
 8001b96:	197b      	adds	r3, r7, r5
 8001b98:	881a      	ldrh	r2, [r3, #0]
 8001b9a:	6879      	ldr	r1, [r7, #4]
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	230a      	movs	r3, #10
 8001ba0:	f002 ffe8 	bl	8004b74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_ACC, GPIO_PIN_SET);
 8001ba4:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <platform_write+0x5c>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	2101      	movs	r1, #1
 8001baa:	0018      	movs	r0, r3
 8001bac:	f001 fb8f 	bl	80032ce <HAL_GPIO_WritePin>
  return 0;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	b004      	add	sp, #16
 8001bb8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	48000400 	.word	0x48000400

08001bc0 <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001bc0:	b5b0      	push	{r4, r5, r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	0008      	movs	r0, r1
 8001bca:	607a      	str	r2, [r7, #4]
 8001bcc:	0019      	movs	r1, r3
 8001bce:	240b      	movs	r4, #11
 8001bd0:	193b      	adds	r3, r7, r4
 8001bd2:	1c02      	adds	r2, r0, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
 8001bd6:	2508      	movs	r5, #8
 8001bd8:	197b      	adds	r3, r7, r5
 8001bda:	1c0a      	adds	r2, r1, #0
 8001bdc:	801a      	strh	r2, [r3, #0]
	/* Read command */
	reg |= 0x80;
 8001bde:	0021      	movs	r1, r4
 8001be0:	187b      	adds	r3, r7, r1
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2280      	movs	r2, #128	; 0x80
 8001be6:	4252      	negs	r2, r2
 8001be8:	4313      	orrs	r3, r2
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	000c      	movs	r4, r1
 8001bee:	187b      	adds	r3, r7, r1
 8001bf0:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_ACC, GPIO_PIN_RESET);
 8001bf2:	4b0f      	ldr	r3, [pc, #60]	; (8001c30 <platform_read+0x70>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f001 fb68 	bl	80032ce <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(handle, &reg, 1, 10);
 8001bfe:	0021      	movs	r1, r4
 8001c00:	1879      	adds	r1, r7, r1
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	230a      	movs	r3, #10
 8001c06:	2201      	movs	r2, #1
 8001c08:	f002 ffb4 	bl	8004b74 <HAL_SPI_Transmit>
    HAL_SPI_Receive(handle, bufp, len, 10);
 8001c0c:	197b      	adds	r3, r7, r5
 8001c0e:	881a      	ldrh	r2, [r3, #0]
 8001c10:	6879      	ldr	r1, [r7, #4]
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	230a      	movs	r3, #10
 8001c16:	f003 f92f 	bl	8004e78 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_ACC, GPIO_PIN_SET);
 8001c1a:	4b05      	ldr	r3, [pc, #20]	; (8001c30 <platform_read+0x70>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2101      	movs	r1, #1
 8001c20:	0018      	movs	r0, r3
 8001c22:	f001 fb54 	bl	80032ce <HAL_GPIO_WritePin>
  return 0;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	0018      	movs	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b004      	add	sp, #16
 8001c2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c30:	48000400 	.word	0x48000400

08001c34 <platform_write_gir>:


static int32_t platform_write_gir(void *handle, uint8_t reg, uint8_t *bufp,
                              uint16_t len)
{	if (len>1)reg |= 0x40;
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	0008      	movs	r0, r1
 8001c3e:	607a      	str	r2, [r7, #4]
 8001c40:	0019      	movs	r1, r3
 8001c42:	230b      	movs	r3, #11
 8001c44:	18fb      	adds	r3, r7, r3
 8001c46:	1c02      	adds	r2, r0, #0
 8001c48:	701a      	strb	r2, [r3, #0]
 8001c4a:	2008      	movs	r0, #8
 8001c4c:	183b      	adds	r3, r7, r0
 8001c4e:	1c0a      	adds	r2, r1, #0
 8001c50:	801a      	strh	r2, [r3, #0]
 8001c52:	183b      	adds	r3, r7, r0
 8001c54:	881b      	ldrh	r3, [r3, #0]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d907      	bls.n	8001c6a <platform_write_gir+0x36>
 8001c5a:	210b      	movs	r1, #11
 8001c5c:	187b      	adds	r3, r7, r1
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2240      	movs	r2, #64	; 0x40
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	187b      	adds	r3, r7, r1
 8001c68:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_GIR, GPIO_PIN_RESET);
 8001c6a:	4b10      	ldr	r3, [pc, #64]	; (8001cac <platform_write_gir+0x78>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2102      	movs	r1, #2
 8001c70:	0018      	movs	r0, r3
 8001c72:	f001 fb2c 	bl	80032ce <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(handle, &reg, 1, 10);
 8001c76:	230b      	movs	r3, #11
 8001c78:	18f9      	adds	r1, r7, r3
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	230a      	movs	r3, #10
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f002 ff78 	bl	8004b74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(handle, bufp, len, 10);
 8001c84:	2308      	movs	r3, #8
 8001c86:	18fb      	adds	r3, r7, r3
 8001c88:	881a      	ldrh	r2, [r3, #0]
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	230a      	movs	r3, #10
 8001c90:	f002 ff70 	bl	8004b74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_GIR, GPIO_PIN_SET);
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <platform_write_gir+0x78>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	2102      	movs	r1, #2
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	f001 fb17 	bl	80032ce <HAL_GPIO_WritePin>
  return 0;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	0018      	movs	r0, r3
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	b004      	add	sp, #16
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	48000400 	.word	0x48000400

08001cb0 <platform_read_gir>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read_gir(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001cb0:	b590      	push	{r4, r7, lr}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	0008      	movs	r0, r1
 8001cba:	607a      	str	r2, [r7, #4]
 8001cbc:	0019      	movs	r1, r3
 8001cbe:	240b      	movs	r4, #11
 8001cc0:	193b      	adds	r3, r7, r4
 8001cc2:	1c02      	adds	r2, r0, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
 8001cc6:	2008      	movs	r0, #8
 8001cc8:	183b      	adds	r3, r7, r0
 8001cca:	1c0a      	adds	r2, r1, #0
 8001ccc:	801a      	strh	r2, [r3, #0]
	/* Read command */
	reg |= 0x80;
 8001cce:	0021      	movs	r1, r4
 8001cd0:	187b      	adds	r3, r7, r1
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2280      	movs	r2, #128	; 0x80
 8001cd6:	4252      	negs	r2, r2
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	187b      	adds	r3, r7, r1
 8001cde:	701a      	strb	r2, [r3, #0]
	if (len>1)reg |= 0xC0;
 8001ce0:	183b      	adds	r3, r7, r0
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d908      	bls.n	8001cfa <platform_read_gir+0x4a>
 8001ce8:	210b      	movs	r1, #11
 8001cea:	187b      	adds	r3, r7, r1
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2240      	movs	r2, #64	; 0x40
 8001cf0:	4252      	negs	r2, r2
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	187b      	adds	r3, r7, r1
 8001cf8:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_GIR, GPIO_PIN_RESET);
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <platform_read_gir+0x8c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2102      	movs	r1, #2
 8001d00:	0018      	movs	r0, r3
 8001d02:	f001 fae4 	bl	80032ce <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(handle, &reg, 1, 10);
 8001d06:	230b      	movs	r3, #11
 8001d08:	18f9      	adds	r1, r7, r3
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	230a      	movs	r3, #10
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f002 ff30 	bl	8004b74 <HAL_SPI_Transmit>
    HAL_SPI_Receive(handle, bufp, len, 10);
 8001d14:	2308      	movs	r3, #8
 8001d16:	18fb      	adds	r3, r7, r3
 8001d18:	881a      	ldrh	r2, [r3, #0]
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	68f8      	ldr	r0, [r7, #12]
 8001d1e:	230a      	movs	r3, #10
 8001d20:	f003 f8aa 	bl	8004e78 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_GIR, GPIO_PIN_SET);
 8001d24:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <platform_read_gir+0x8c>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	2102      	movs	r1, #2
 8001d2a:	0018      	movs	r0, r3
 8001d2c:	f001 facf 	bl	80032ce <HAL_GPIO_WritePin>
  return 0;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	0018      	movs	r0, r3
 8001d34:	46bd      	mov	sp, r7
 8001d36:	b005      	add	sp, #20
 8001d38:	bd90      	pop	{r4, r7, pc}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	48000400 	.word	0x48000400

08001d40 <platform_write_bar>:
static int32_t platform_write_bar(void *handle, uint8_t reg, uint8_t *bufp,
                              uint16_t len)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af04      	add	r7, sp, #16
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	0008      	movs	r0, r1
 8001d4a:	607a      	str	r2, [r7, #4]
 8001d4c:	0019      	movs	r1, r3
 8001d4e:	230b      	movs	r3, #11
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	1c02      	adds	r2, r0, #0
 8001d54:	701a      	strb	r2, [r3, #0]
 8001d56:	2308      	movs	r3, #8
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	1c0a      	adds	r2, r1, #0
 8001d5c:	801a      	strh	r2, [r3, #0]
  if (handle == &hi2c1)
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <platform_write_bar+0x54>)
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d110      	bne.n	8001d88 <platform_write_bar+0x48>
  {
    HAL_I2C_Mem_Write(handle, LPS22HB_I2C_ADD_H, reg,
 8001d66:	230b      	movs	r3, #11
 8001d68:	18fb      	adds	r3, r7, r3
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	2364      	movs	r3, #100	; 0x64
 8001d72:	9302      	str	r3, [sp, #8]
 8001d74:	2308      	movs	r3, #8
 8001d76:	18fb      	adds	r3, r7, r3
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	9301      	str	r3, [sp, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2301      	movs	r3, #1
 8001d82:	21bb      	movs	r1, #187	; 0xbb
 8001d84:	f001 fb56 	bl	8003434 <HAL_I2C_Mem_Write>
                      I2C_MEMADD_SIZE_8BIT, bufp, len, 100);
  }

  return 0;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	b004      	add	sp, #16
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	46c0      	nop			; (mov r8, r8)
 8001d94:	20000080 	.word	0x20000080

08001d98 <platform_read_bar>:
 * @param  bufp      pointer to buffer that store the data read
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read_bar(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af04      	add	r7, sp, #16
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	0008      	movs	r0, r1
 8001da2:	607a      	str	r2, [r7, #4]
 8001da4:	0019      	movs	r1, r3
 8001da6:	230b      	movs	r3, #11
 8001da8:	18fb      	adds	r3, r7, r3
 8001daa:	1c02      	adds	r2, r0, #0
 8001dac:	701a      	strb	r2, [r3, #0]
 8001dae:	2308      	movs	r3, #8
 8001db0:	18fb      	adds	r3, r7, r3
 8001db2:	1c0a      	adds	r2, r1, #0
 8001db4:	801a      	strh	r2, [r3, #0]
  if (handle == &hi2c1)
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <platform_read_bar+0x54>)
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d110      	bne.n	8001de0 <platform_read_bar+0x48>
  {
    HAL_I2C_Mem_Read(handle, LPS22HB_I2C_ADD_H, reg,
 8001dbe:	230b      	movs	r3, #11
 8001dc0:	18fb      	adds	r3, r7, r3
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	68f8      	ldr	r0, [r7, #12]
 8001dc8:	2364      	movs	r3, #100	; 0x64
 8001dca:	9302      	str	r3, [sp, #8]
 8001dcc:	2308      	movs	r3, #8
 8001dce:	18fb      	adds	r3, r7, r3
 8001dd0:	881b      	ldrh	r3, [r3, #0]
 8001dd2:	9301      	str	r3, [sp, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	2301      	movs	r3, #1
 8001dda:	21bb      	movs	r1, #187	; 0xbb
 8001ddc:	f001 fc58 	bl	8003690 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, bufp, len, 100);
  }

  return 0;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	0018      	movs	r0, r3
 8001de4:	46bd      	mov	sp, r7
 8001de6:	b004      	add	sp, #16
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	20000080 	.word	0x20000080

08001df0 <platform_write_hum>:
static int32_t platform_write_hum(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b088      	sub	sp, #32
 8001df4:	af04      	add	r7, sp, #16
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	0008      	movs	r0, r1
 8001dfa:	607a      	str	r2, [r7, #4]
 8001dfc:	0019      	movs	r1, r3
 8001dfe:	230b      	movs	r3, #11
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	1c02      	adds	r2, r0, #0
 8001e04:	701a      	strb	r2, [r3, #0]
 8001e06:	2308      	movs	r3, #8
 8001e08:	18fb      	adds	r3, r7, r3
 8001e0a:	1c0a      	adds	r2, r1, #0
 8001e0c:	801a      	strh	r2, [r3, #0]
  if (handle == &hi2c1)
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	4b0f      	ldr	r3, [pc, #60]	; (8001e50 <platform_write_hum+0x60>)
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d117      	bne.n	8001e46 <platform_write_hum+0x56>
  {
    /* Write multiple command */
    reg |= 0x80;
 8001e16:	200b      	movs	r0, #11
 8001e18:	183b      	adds	r3, r7, r0
 8001e1a:	183a      	adds	r2, r7, r0
 8001e1c:	7812      	ldrb	r2, [r2, #0]
 8001e1e:	2180      	movs	r1, #128	; 0x80
 8001e20:	4249      	negs	r1, r1
 8001e22:	430a      	orrs	r2, r1
 8001e24:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(handle, HTS221_I2C_ADDRESS, reg,
 8001e26:	183b      	adds	r3, r7, r0
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	2364      	movs	r3, #100	; 0x64
 8001e30:	9302      	str	r3, [sp, #8]
 8001e32:	2308      	movs	r3, #8
 8001e34:	18fb      	adds	r3, r7, r3
 8001e36:	881b      	ldrh	r3, [r3, #0]
 8001e38:	9301      	str	r3, [sp, #4]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2301      	movs	r3, #1
 8001e40:	21bf      	movs	r1, #191	; 0xbf
 8001e42:	f001 faf7 	bl	8003434 <HAL_I2C_Mem_Write>
                      I2C_MEMADD_SIZE_8BIT, bufp, len, 100);
  }

  return 0;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	0018      	movs	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	b004      	add	sp, #16
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20000080 	.word	0x20000080

08001e54 <platform_read_hum>:
 * @param  bufp      pointer to buffer that store the data read
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read_hum(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af04      	add	r7, sp, #16
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	0008      	movs	r0, r1
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	0019      	movs	r1, r3
 8001e62:	230b      	movs	r3, #11
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	1c02      	adds	r2, r0, #0
 8001e68:	701a      	strb	r2, [r3, #0]
 8001e6a:	2308      	movs	r3, #8
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	1c0a      	adds	r2, r1, #0
 8001e70:	801a      	strh	r2, [r3, #0]
  if (handle == &hi2c1)
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <platform_read_hum+0x60>)
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d117      	bne.n	8001eaa <platform_read_hum+0x56>
  {
    /* Read multiple command */
    reg |= 0x80;
 8001e7a:	200b      	movs	r0, #11
 8001e7c:	183b      	adds	r3, r7, r0
 8001e7e:	183a      	adds	r2, r7, r0
 8001e80:	7812      	ldrb	r2, [r2, #0]
 8001e82:	2180      	movs	r1, #128	; 0x80
 8001e84:	4249      	negs	r1, r1
 8001e86:	430a      	orrs	r2, r1
 8001e88:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Read(handle, HTS221_I2C_ADDRESS, reg,
 8001e8a:	183b      	adds	r3, r7, r0
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	2364      	movs	r3, #100	; 0x64
 8001e94:	9302      	str	r3, [sp, #8]
 8001e96:	2308      	movs	r3, #8
 8001e98:	18fb      	adds	r3, r7, r3
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	9301      	str	r3, [sp, #4]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	21bf      	movs	r1, #191	; 0xbf
 8001ea6:	f001 fbf3 	bl	8003690 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, bufp, len, 100);
  }

  return 0;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	0018      	movs	r0, r3
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	b004      	add	sp, #16
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000080 	.word	0x20000080

08001eb8 <HAL_TIM_PeriodElapsedCallback>:
	giro->x=giro->x/16;
	giro->y=giro->y/16;
return 0;}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
    if (htim->Instance==TIM16) //check if the interrupt comes from TIM2
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a77      	ldr	r2, [pc, #476]	; (80020a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d106      	bne.n	8001ed8 <HAL_TIM_PeriodElapsedCallback+0x20>
        {
    	HAL_TIM_Base_Stop_IT(&htim16);
 8001eca:	4b77      	ldr	r3, [pc, #476]	; (80020a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f003 fd51 	bl	8005974 <HAL_TIM_Base_Stop_IT>
    	flagStartData=STD_MODE;
 8001ed2:	4b76      	ldr	r3, [pc, #472]	; (80020ac <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	701a      	strb	r2, [r3, #0]
        }
    if (htim->Instance==TIM3) //check if the interrupt comes from TIM2
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a74      	ldr	r2, [pc, #464]	; (80020b0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d10c      	bne.n	8001efc <HAL_TIM_PeriodElapsedCallback+0x44>
            {
    		TIM1->CNT=0;
 8001ee2:	4b74      	ldr	r3, [pc, #464]	; (80020b4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	625a      	str	r2, [r3, #36]	; 0x24
    		HAL_TIM_Base_Start_IT(&htim2);
 8001ee8:	4b73      	ldr	r3, [pc, #460]	; (80020b8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001eea:	0018      	movs	r0, r3
 8001eec:	f003 fd20 	bl	8005930 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_Base_Start_IT(&htim1);
 8001ef0:	4b72      	ldr	r3, [pc, #456]	; (80020bc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	f003 fd1c 	bl	8005930 <HAL_TIM_Base_Start_IT>
    		get_data();
 8001ef8:	f000 f8f2 	bl	80020e0 <get_data>
            }
    if (htim->Instance==TIM1) //check if the interrupt comes from TIM2
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a6c      	ldr	r2, [pc, #432]	; (80020b4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d000      	beq.n	8001f08 <HAL_TIM_PeriodElapsedCallback+0x50>
 8001f06:	e0c7      	b.n	8002098 <HAL_TIM_PeriodElapsedCallback+0x1e0>
            {
    		timer++;//TIMER INVIO PACCHETTI TICKER
 8001f08:	4b6d      	ldr	r3, [pc, #436]	; (80020c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	4b6c      	ldr	r3, [pc, #432]	; (80020c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001f10:	601a      	str	r2, [r3, #0]
    		//Data[0].Responce_Time_millis=TIM2->CNT;
    		switch (flagStartData){
 8001f12:	4b66      	ldr	r3, [pc, #408]	; (80020ac <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d100      	bne.n	8001f1c <HAL_TIM_PeriodElapsedCallback+0x64>
 8001f1a:	e084      	b.n	8002026 <HAL_TIM_PeriodElapsedCallback+0x16e>
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d000      	beq.n	8001f22 <HAL_TIM_PeriodElapsedCallback+0x6a>
					TxData0[6]=0x00;
					TxData0[7]=0x00;
					HAL_CAN_AddTxMessage(&hcan,&TxHeader,TxData0,&TxMailbox);//INVIO TERZO MESSAGGIO SOLO INIZIO E FINE
					break;
    			}
    			default:break;
 8001f20:	e0bb      	b.n	800209a <HAL_TIM_PeriodElapsedCallback+0x1e2>
					HAL_TIM_Base_Stop(&htim1);
 8001f22:	4b66      	ldr	r3, [pc, #408]	; (80020bc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001f24:	0018      	movs	r0, r3
 8001f26:	f003 fcd9 	bl	80058dc <HAL_TIM_Base_Stop>
					TxHeader.StdId=(ID)|FIR_P;
 8001f2a:	4b66      	ldr	r3, [pc, #408]	; (80020c4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	001a      	movs	r2, r3
 8001f30:	4b65      	ldr	r3, [pc, #404]	; (80020c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001f32:	601a      	str	r2, [r3, #0]
					TxData0[0]=(int8_t)(timer  & 0x000000FF);
 8001f34:	4b62      	ldr	r3, [pc, #392]	; (80020c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	4b64      	ldr	r3, [pc, #400]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f3c:	701a      	strb	r2, [r3, #0]
					TxData0[1]=(int8_t)((timer & 0x0000FF00)>>8);
 8001f3e:	4b60      	ldr	r3, [pc, #384]	; (80020c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	0a1b      	lsrs	r3, r3, #8
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	4b61      	ldr	r3, [pc, #388]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f48:	705a      	strb	r2, [r3, #1]
					TxData0[2]=(int8_t)((timer & 0x00FF0000)>>16);
 8001f4a:	4b5d      	ldr	r3, [pc, #372]	; (80020c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	0c1b      	lsrs	r3, r3, #16
 8001f50:	b2da      	uxtb	r2, r3
 8001f52:	4b5e      	ldr	r3, [pc, #376]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f54:	709a      	strb	r2, [r3, #2]
					TxData0[3]=(int8_t)(Data[0].Gir_x & 0x00FF);
 8001f56:	4b5e      	ldr	r3, [pc, #376]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001f58:	2206      	movs	r2, #6
 8001f5a:	5e9b      	ldrsh	r3, [r3, r2]
 8001f5c:	b2da      	uxtb	r2, r3
 8001f5e:	4b5b      	ldr	r3, [pc, #364]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f60:	70da      	strb	r2, [r3, #3]
					TxData0[4]=(int8_t)((Data[0].Gir_x & 0xFF00 )>> 8);
 8001f62:	4b5b      	ldr	r3, [pc, #364]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001f64:	2206      	movs	r2, #6
 8001f66:	5e9b      	ldrsh	r3, [r3, r2]
 8001f68:	121b      	asrs	r3, r3, #8
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	4b57      	ldr	r3, [pc, #348]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f6e:	711a      	strb	r2, [r3, #4]
					TxData0[5]=(int8_t)(Data[0].Gir_y  & 0x00FF);
 8001f70:	4b57      	ldr	r3, [pc, #348]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001f72:	2208      	movs	r2, #8
 8001f74:	5e9b      	ldrsh	r3, [r3, r2]
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	4b54      	ldr	r3, [pc, #336]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f7a:	715a      	strb	r2, [r3, #5]
					TxData0[6]=(int8_t)((Data[0].Gir_y & 0xFF00 )>> 8);
 8001f7c:	4b54      	ldr	r3, [pc, #336]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001f7e:	2208      	movs	r2, #8
 8001f80:	5e9b      	ldrsh	r3, [r3, r2]
 8001f82:	121b      	asrs	r3, r3, #8
 8001f84:	b2da      	uxtb	r2, r3
 8001f86:	4b51      	ldr	r3, [pc, #324]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f88:	719a      	strb	r2, [r3, #6]
					TxData0[7]=Err;
 8001f8a:	4b52      	ldr	r3, [pc, #328]	; (80020d4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001f8c:	781a      	ldrb	r2, [r3, #0]
 8001f8e:	4b4f      	ldr	r3, [pc, #316]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f90:	71da      	strb	r2, [r3, #7]
					HAL_CAN_AddTxMessage(&hcan,&TxHeader,TxData0,&TxMailbox);//INVIO PRIMO MESSAGGIO
 8001f92:	4b51      	ldr	r3, [pc, #324]	; (80020d8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001f94:	4a4d      	ldr	r2, [pc, #308]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001f96:	494c      	ldr	r1, [pc, #304]	; (80020c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001f98:	4850      	ldr	r0, [pc, #320]	; (80020dc <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001f9a:	f000 fe55 	bl	8002c48 <HAL_CAN_AddTxMessage>
					TxHeader.StdId=(ID)|SEC_P;
 8001f9e:	4b49      	ldr	r3, [pc, #292]	; (80020c4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	001a      	movs	r2, r3
 8001fa4:	2380      	movs	r3, #128	; 0x80
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	001a      	movs	r2, r3
 8001fac:	4b46      	ldr	r3, [pc, #280]	; (80020c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001fae:	601a      	str	r2, [r3, #0]
					TxData0[0]=(int8_t)(Data[0].Acc_x & 0x00FF);
 8001fb0:	4b47      	ldr	r3, [pc, #284]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	5e9b      	ldrsh	r3, [r3, r2]
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	4b44      	ldr	r3, [pc, #272]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001fba:	701a      	strb	r2, [r3, #0]
					TxData0[1]=(int8_t)((Data[0].Acc_x & 0xFF00 )>> 8);
 8001fbc:	4b44      	ldr	r3, [pc, #272]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	5e9b      	ldrsh	r3, [r3, r2]
 8001fc2:	121b      	asrs	r3, r3, #8
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4b41      	ldr	r3, [pc, #260]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001fc8:	705a      	strb	r2, [r3, #1]
					TxData0[2]=(int8_t)(Data[0].Acc_y & 0x00FF);
 8001fca:	4b41      	ldr	r3, [pc, #260]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001fcc:	2202      	movs	r2, #2
 8001fce:	5e9b      	ldrsh	r3, [r3, r2]
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	4b3e      	ldr	r3, [pc, #248]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001fd4:	709a      	strb	r2, [r3, #2]
					TxData0[3]=(int8_t)((Data[0].Acc_y & 0xFF00 )>> 8);
 8001fd6:	4b3e      	ldr	r3, [pc, #248]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001fd8:	2202      	movs	r2, #2
 8001fda:	5e9b      	ldrsh	r3, [r3, r2]
 8001fdc:	121b      	asrs	r3, r3, #8
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	4b3a      	ldr	r3, [pc, #232]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001fe2:	70da      	strb	r2, [r3, #3]
					TxData0[4]=(int8_t)(Data[0].Acc_z & 0x00FF);
 8001fe4:	4b3a      	ldr	r3, [pc, #232]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001fe6:	2204      	movs	r2, #4
 8001fe8:	5e9b      	ldrsh	r3, [r3, r2]
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	4b37      	ldr	r3, [pc, #220]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001fee:	711a      	strb	r2, [r3, #4]
					TxData0[5]=(int8_t)((Data[0].Acc_z & 0xFF00 )>> 8);
 8001ff0:	4b37      	ldr	r3, [pc, #220]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	5e9b      	ldrsh	r3, [r3, r2]
 8001ff6:	121b      	asrs	r3, r3, #8
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	4b34      	ldr	r3, [pc, #208]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001ffc:	715a      	strb	r2, [r3, #5]
					TxData0[6]=(int8_t)(Data[0].T_b & 0x00FF);
 8001ffe:	4b34      	ldr	r3, [pc, #208]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002000:	220e      	movs	r2, #14
 8002002:	5e9b      	ldrsh	r3, [r3, r2]
 8002004:	b2da      	uxtb	r2, r3
 8002006:	4b31      	ldr	r3, [pc, #196]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002008:	719a      	strb	r2, [r3, #6]
					TxData0[7]=(int8_t)((Data[0].T_b & 0xFF00 )>> 8);
 800200a:	4b31      	ldr	r3, [pc, #196]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800200c:	220e      	movs	r2, #14
 800200e:	5e9b      	ldrsh	r3, [r3, r2]
 8002010:	121b      	asrs	r3, r3, #8
 8002012:	b2da      	uxtb	r2, r3
 8002014:	4b2d      	ldr	r3, [pc, #180]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002016:	71da      	strb	r2, [r3, #7]
					HAL_CAN_AddTxMessage(&hcan,&TxHeader,TxData0,&TxMailbox);//IONVIO SECONDO MESSAGGIO
 8002018:	4b2f      	ldr	r3, [pc, #188]	; (80020d8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800201a:	4a2c      	ldr	r2, [pc, #176]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 800201c:	492a      	ldr	r1, [pc, #168]	; (80020c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800201e:	482f      	ldr	r0, [pc, #188]	; (80020dc <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002020:	f000 fe12 	bl	8002c48 <HAL_CAN_AddTxMessage>
					break;
 8002024:	e039      	b.n	800209a <HAL_TIM_PeriodElapsedCallback+0x1e2>
					TxHeader.StdId=(ID)|THI_P;
 8002026:	4b27      	ldr	r3, [pc, #156]	; (80020c4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	001a      	movs	r2, r3
 800202c:	23c0      	movs	r3, #192	; 0xc0
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	4313      	orrs	r3, r2
 8002032:	001a      	movs	r2, r3
 8002034:	4b24      	ldr	r3, [pc, #144]	; (80020c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002036:	601a      	str	r2, [r3, #0]
					TxData0[0]=(int8_t)(Data[0].Pres  & 0x000000FF);
 8002038:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	b2da      	uxtb	r2, r3
 800203e:	4b23      	ldr	r3, [pc, #140]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002040:	701a      	strb	r2, [r3, #0]
					TxData0[1]=(int8_t)((Data[0].Pres & 0x0000FF00)>>8);
 8002042:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	0a1b      	lsrs	r3, r3, #8
 8002048:	b2da      	uxtb	r2, r3
 800204a:	4b20      	ldr	r3, [pc, #128]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 800204c:	705a      	strb	r2, [r3, #1]
					TxData0[2]=(int8_t)((Data[0].Pres & 0x00FF0000)>>16);
 800204e:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	0c1b      	lsrs	r3, r3, #16
 8002054:	b2da      	uxtb	r2, r3
 8002056:	4b1d      	ldr	r3, [pc, #116]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002058:	709a      	strb	r2, [r3, #2]
					TxData0[3]=(int8_t)((Data[0].Pres & 0xFF000000)>>24);
 800205a:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	0e1b      	lsrs	r3, r3, #24
 8002060:	b2da      	uxtb	r2, r3
 8002062:	4b1a      	ldr	r3, [pc, #104]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002064:	70da      	strb	r2, [r3, #3]
					TxData0[4]=(int8_t)(Data[0].Hum  & 0x000000FF);
 8002066:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002068:	8a9b      	ldrh	r3, [r3, #20]
 800206a:	b2da      	uxtb	r2, r3
 800206c:	4b17      	ldr	r3, [pc, #92]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 800206e:	711a      	strb	r2, [r3, #4]
					TxData0[5]=(int8_t)((Data[0].Hum & 0x0000FF00)>>8);
 8002070:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002072:	8a9b      	ldrh	r3, [r3, #20]
 8002074:	0a1b      	lsrs	r3, r3, #8
 8002076:	b29b      	uxth	r3, r3
 8002078:	b2da      	uxtb	r2, r3
 800207a:	4b14      	ldr	r3, [pc, #80]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 800207c:	715a      	strb	r2, [r3, #5]
					TxData0[6]=0x00;
 800207e:	4b13      	ldr	r3, [pc, #76]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002080:	2200      	movs	r2, #0
 8002082:	719a      	strb	r2, [r3, #6]
					TxData0[7]=0x00;
 8002084:	4b11      	ldr	r3, [pc, #68]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002086:	2200      	movs	r2, #0
 8002088:	71da      	strb	r2, [r3, #7]
					HAL_CAN_AddTxMessage(&hcan,&TxHeader,TxData0,&TxMailbox);//INVIO TERZO MESSAGGIO SOLO INIZIO E FINE
 800208a:	4b13      	ldr	r3, [pc, #76]	; (80020d8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800208c:	4a0f      	ldr	r2, [pc, #60]	; (80020cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 800208e:	490e      	ldr	r1, [pc, #56]	; (80020c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002090:	4812      	ldr	r0, [pc, #72]	; (80020dc <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002092:	f000 fdd9 	bl	8002c48 <HAL_CAN_AddTxMessage>
					break;
 8002096:	e000      	b.n	800209a <HAL_TIM_PeriodElapsedCallback+0x1e2>
    			}
     }
 8002098:	46c0      	nop			; (mov r8, r8)


}
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	46bd      	mov	sp, r7
 800209e:	b002      	add	sp, #8
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	46c0      	nop			; (mov r8, r8)
 80020a4:	40014400 	.word	0x40014400
 80020a8:	200002ac 	.word	0x200002ac
 80020ac:	2000004c 	.word	0x2000004c
 80020b0:	40000400 	.word	0x40000400
 80020b4:	40012c00 	.word	0x40012c00
 80020b8:	2000024c 	.word	0x2000024c
 80020bc:	200001a0 	.word	0x200001a0
 80020c0:	20000078 	.word	0x20000078
 80020c4:	2000004a 	.word	0x2000004a
 80020c8:	2000028c 	.word	0x2000028c
 80020cc:	200002a4 	.word	0x200002a4
 80020d0:	2000016c 	.word	0x2000016c
 80020d4:	20000028 	.word	0x20000028
 80020d8:	200001e0 	.word	0x200001e0
 80020dc:	200000f8 	.word	0x200000f8

080020e0 <get_data>:
uint8_t get_data(){
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
	TIM2->CNT=0;
 80020e4:	2380      	movs	r3, #128	; 0x80
 80020e6:	05db      	lsls	r3, r3, #23
 80020e8:	2200      	movs	r2, #0
 80020ea:	625a      	str	r2, [r3, #36]	; 0x24
	//DECIDE CHE LETTURE ANDARE A FARE E PERMETTER DI LEGGERE I DATI NON ESSENZIALI SOLO ALL'INIZIO E ALLA FINE
	switch (flagStartData){
 80020ec:	4b63      	ldr	r3, [pc, #396]	; (800227c <get_data+0x19c>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d069      	beq.n	80021c8 <get_data+0xe8>
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d000      	beq.n	80020fa <get_data+0x1a>
				//if (humidity_perc < 0) humidity_perc = 0;
				//if (humidity_perc > 100) humidity_perc = 100;
				}
			break;
    	}
    	default:break;
 80020f8:	e0b5      	b.n	8002266 <get_data+0x186>
			iis3dhhc_status_get(&dev_ctx_acc, &reg_acc.status);
 80020fa:	4a61      	ldr	r2, [pc, #388]	; (8002280 <get_data+0x1a0>)
 80020fc:	4b61      	ldr	r3, [pc, #388]	; (8002284 <get_data+0x1a4>)
 80020fe:	0011      	movs	r1, r2
 8002100:	0018      	movs	r0, r3
 8002102:	f7fe fc8c 	bl	8000a1e <iis3dhhc_status_get>
			if (reg_acc.status.zyxda){
 8002106:	4b5e      	ldr	r3, [pc, #376]	; (8002280 <get_data+0x1a0>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	2208      	movs	r2, #8
 800210c:	4013      	ands	r3, r2
 800210e:	b2db      	uxtb	r3, r3
 8002110:	2b00      	cmp	r3, #0
 8002112:	d01a      	beq.n	800214a <get_data+0x6a>
				memset(data_raw_acceleration.u8bit, 0x00, 3*sizeof(int16_t));
 8002114:	4b5c      	ldr	r3, [pc, #368]	; (8002288 <get_data+0x1a8>)
 8002116:	2206      	movs	r2, #6
 8002118:	2100      	movs	r1, #0
 800211a:	0018      	movs	r0, r3
 800211c:	f003 ffe4 	bl	80060e8 <memset>
				iis3dhhc_acceleration_raw_get(&dev_ctx_acc, data_raw_acceleration.u8bit);
 8002120:	4a59      	ldr	r2, [pc, #356]	; (8002288 <get_data+0x1a8>)
 8002122:	4b58      	ldr	r3, [pc, #352]	; (8002284 <get_data+0x1a4>)
 8002124:	0011      	movs	r1, r2
 8002126:	0018      	movs	r0, r3
 8002128:	f7fe fbda 	bl	80008e0 <iis3dhhc_acceleration_raw_get>
				Data[0].Acc_x=data_raw_acceleration.i16bit[0];
 800212c:	4b56      	ldr	r3, [pc, #344]	; (8002288 <get_data+0x1a8>)
 800212e:	2200      	movs	r2, #0
 8002130:	5e9a      	ldrsh	r2, [r3, r2]
 8002132:	4b56      	ldr	r3, [pc, #344]	; (800228c <get_data+0x1ac>)
 8002134:	801a      	strh	r2, [r3, #0]
				Data[0].Acc_y=data_raw_acceleration.i16bit[1];
 8002136:	4b54      	ldr	r3, [pc, #336]	; (8002288 <get_data+0x1a8>)
 8002138:	2202      	movs	r2, #2
 800213a:	5e9a      	ldrsh	r2, [r3, r2]
 800213c:	4b53      	ldr	r3, [pc, #332]	; (800228c <get_data+0x1ac>)
 800213e:	805a      	strh	r2, [r3, #2]
				Data[0].Acc_z=data_raw_acceleration.i16bit[2];
 8002140:	4b51      	ldr	r3, [pc, #324]	; (8002288 <get_data+0x1a8>)
 8002142:	2204      	movs	r2, #4
 8002144:	5e9a      	ldrsh	r2, [r3, r2]
 8002146:	4b51      	ldr	r3, [pc, #324]	; (800228c <get_data+0x1ac>)
 8002148:	809a      	strh	r2, [r3, #4]
			l2g2is_dev_status_get(&dev_ctx_gir, &reg_gir);
 800214a:	4a51      	ldr	r2, [pc, #324]	; (8002290 <get_data+0x1b0>)
 800214c:	4b51      	ldr	r3, [pc, #324]	; (8002294 <get_data+0x1b4>)
 800214e:	0011      	movs	r1, r2
 8002150:	0018      	movs	r0, r3
 8002152:	f7fe fd86 	bl	8000c62 <l2g2is_dev_status_get>
			if ( reg_gir.xyda ){
 8002156:	4b4e      	ldr	r3, [pc, #312]	; (8002290 <get_data+0x1b0>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2201      	movs	r2, #1
 800215c:	4013      	ands	r3, r2
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b00      	cmp	r3, #0
 8002162:	d015      	beq.n	8002190 <get_data+0xb0>
				memset(data_raw_angular_rate.u8bit, 0x00, 2 * sizeof(int16_t));
 8002164:	4b4c      	ldr	r3, [pc, #304]	; (8002298 <get_data+0x1b8>)
 8002166:	2204      	movs	r2, #4
 8002168:	2100      	movs	r1, #0
 800216a:	0018      	movs	r0, r3
 800216c:	f003 ffbc 	bl	80060e8 <memset>
				l2g2is_angular_rate_raw_get(&dev_ctx_gir, data_raw_angular_rate.u8bit);
 8002170:	4a49      	ldr	r2, [pc, #292]	; (8002298 <get_data+0x1b8>)
 8002172:	4b48      	ldr	r3, [pc, #288]	; (8002294 <get_data+0x1b4>)
 8002174:	0011      	movs	r1, r2
 8002176:	0018      	movs	r0, r3
 8002178:	f7fe fd4f 	bl	8000c1a <l2g2is_angular_rate_raw_get>
				Data[0].Gir_x=data_raw_angular_rate.i16bit[0];
 800217c:	4b46      	ldr	r3, [pc, #280]	; (8002298 <get_data+0x1b8>)
 800217e:	2200      	movs	r2, #0
 8002180:	5e9a      	ldrsh	r2, [r3, r2]
 8002182:	4b42      	ldr	r3, [pc, #264]	; (800228c <get_data+0x1ac>)
 8002184:	80da      	strh	r2, [r3, #6]
				Data[0].Gir_y=data_raw_angular_rate.i16bit[1];
 8002186:	4b44      	ldr	r3, [pc, #272]	; (8002298 <get_data+0x1b8>)
 8002188:	2202      	movs	r2, #2
 800218a:	5e9a      	ldrsh	r2, [r3, r2]
 800218c:	4b3f      	ldr	r3, [pc, #252]	; (800228c <get_data+0x1ac>)
 800218e:	811a      	strh	r2, [r3, #8]
			lps22hb_press_data_ready_get(&dev_ctx_bar, &reg_bar);
 8002190:	4a42      	ldr	r2, [pc, #264]	; (800229c <get_data+0x1bc>)
 8002192:	4b43      	ldr	r3, [pc, #268]	; (80022a0 <get_data+0x1c0>)
 8002194:	0011      	movs	r1, r2
 8002196:	0018      	movs	r0, r3
 8002198:	f7fe fe76 	bl	8000e88 <lps22hb_press_data_ready_get>
			if (reg_bar){
 800219c:	4b3f      	ldr	r3, [pc, #252]	; (800229c <get_data+0x1bc>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d05d      	beq.n	8002260 <get_data+0x180>
				memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 80021a4:	4b3f      	ldr	r3, [pc, #252]	; (80022a4 <get_data+0x1c4>)
 80021a6:	2202      	movs	r2, #2
 80021a8:	2100      	movs	r1, #0
 80021aa:	0018      	movs	r0, r3
 80021ac:	f003 ff9c 	bl	80060e8 <memset>
				lps22hb_temperature_raw_get(&dev_ctx_bar, data_raw_temperature.u8bit);
 80021b0:	4a3c      	ldr	r2, [pc, #240]	; (80022a4 <get_data+0x1c4>)
 80021b2:	4b3b      	ldr	r3, [pc, #236]	; (80022a0 <get_data+0x1c0>)
 80021b4:	0011      	movs	r1, r2
 80021b6:	0018      	movs	r0, r3
 80021b8:	f7fe fe93 	bl	8000ee2 <lps22hb_temperature_raw_get>
				Data[0].T_b=data_raw_temperature.i16bit;
 80021bc:	4b39      	ldr	r3, [pc, #228]	; (80022a4 <get_data+0x1c4>)
 80021be:	2200      	movs	r2, #0
 80021c0:	5e9a      	ldrsh	r2, [r3, r2]
 80021c2:	4b32      	ldr	r3, [pc, #200]	; (800228c <get_data+0x1ac>)
 80021c4:	81da      	strh	r2, [r3, #14]
			break;
 80021c6:	e04b      	b.n	8002260 <get_data+0x180>
			lps22hb_press_data_ready_get(&dev_ctx_bar, &reg_bar);
 80021c8:	4a34      	ldr	r2, [pc, #208]	; (800229c <get_data+0x1bc>)
 80021ca:	4b35      	ldr	r3, [pc, #212]	; (80022a0 <get_data+0x1c0>)
 80021cc:	0011      	movs	r1, r2
 80021ce:	0018      	movs	r0, r3
 80021d0:	f7fe fe5a 	bl	8000e88 <lps22hb_press_data_ready_get>
			if (reg_bar){
 80021d4:	4b31      	ldr	r3, [pc, #196]	; (800229c <get_data+0x1bc>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d021      	beq.n	8002220 <get_data+0x140>
				memset(data_raw_pressure.u8bit, 0x00, sizeof(int32_t));
 80021dc:	4b32      	ldr	r3, [pc, #200]	; (80022a8 <get_data+0x1c8>)
 80021de:	2204      	movs	r2, #4
 80021e0:	2100      	movs	r1, #0
 80021e2:	0018      	movs	r0, r3
 80021e4:	f003 ff80 	bl	80060e8 <memset>
				lps22hb_pressure_raw_get(&dev_ctx_bar, data_raw_pressure.u8bit);
 80021e8:	4a2f      	ldr	r2, [pc, #188]	; (80022a8 <get_data+0x1c8>)
 80021ea:	4b2d      	ldr	r3, [pc, #180]	; (80022a0 <get_data+0x1c0>)
 80021ec:	0011      	movs	r1, r2
 80021ee:	0018      	movs	r0, r3
 80021f0:	f7fe fe65 	bl	8000ebe <lps22hb_pressure_raw_get>
				Data[0].Pres=data_raw_pressure.i32bit;
 80021f4:	4b2c      	ldr	r3, [pc, #176]	; (80022a8 <get_data+0x1c8>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	001a      	movs	r2, r3
 80021fa:	4b24      	ldr	r3, [pc, #144]	; (800228c <get_data+0x1ac>)
 80021fc:	611a      	str	r2, [r3, #16]
				memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 80021fe:	4b29      	ldr	r3, [pc, #164]	; (80022a4 <get_data+0x1c4>)
 8002200:	2202      	movs	r2, #2
 8002202:	2100      	movs	r1, #0
 8002204:	0018      	movs	r0, r3
 8002206:	f003 ff6f 	bl	80060e8 <memset>
				lps22hb_temperature_raw_get(&dev_ctx_bar, data_raw_temperature.u8bit);
 800220a:	4a26      	ldr	r2, [pc, #152]	; (80022a4 <get_data+0x1c4>)
 800220c:	4b24      	ldr	r3, [pc, #144]	; (80022a0 <get_data+0x1c0>)
 800220e:	0011      	movs	r1, r2
 8002210:	0018      	movs	r0, r3
 8002212:	f7fe fe66 	bl	8000ee2 <lps22hb_temperature_raw_get>
				Data[0].T_b=data_raw_temperature.i16bit;
 8002216:	4b23      	ldr	r3, [pc, #140]	; (80022a4 <get_data+0x1c4>)
 8002218:	2200      	movs	r2, #0
 800221a:	5e9a      	ldrsh	r2, [r3, r2]
 800221c:	4b1b      	ldr	r3, [pc, #108]	; (800228c <get_data+0x1ac>)
 800221e:	81da      	strh	r2, [r3, #14]
			hts221_status_get(&dev_ctx_hum, &reg_hum.status_reg);
 8002220:	4a22      	ldr	r2, [pc, #136]	; (80022ac <get_data+0x1cc>)
 8002222:	4b23      	ldr	r3, [pc, #140]	; (80022b0 <get_data+0x1d0>)
 8002224:	0011      	movs	r1, r2
 8002226:	0018      	movs	r0, r3
 8002228:	f7fe f999 	bl	800055e <hts221_status_get>
			if (reg_hum.status_reg.h_da)
 800222c:	4b1f      	ldr	r3, [pc, #124]	; (80022ac <get_data+0x1cc>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	2202      	movs	r2, #2
 8002232:	4013      	ands	r3, r2
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d014      	beq.n	8002264 <get_data+0x184>
				memset(data_raw_humidity.u8bit, 0x00, sizeof(int16_t));
 800223a:	4b1e      	ldr	r3, [pc, #120]	; (80022b4 <get_data+0x1d4>)
 800223c:	2202      	movs	r2, #2
 800223e:	2100      	movs	r1, #0
 8002240:	0018      	movs	r0, r3
 8002242:	f003 ff51 	bl	80060e8 <memset>
				hts221_humidity_raw_get(&dev_ctx_hum, data_raw_humidity.u8bit);
 8002246:	4a1b      	ldr	r2, [pc, #108]	; (80022b4 <get_data+0x1d4>)
 8002248:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <get_data+0x1d0>)
 800224a:	0011      	movs	r1, r2
 800224c:	0018      	movs	r0, r3
 800224e:	f7fe f933 	bl	80004b8 <hts221_humidity_raw_get>
				Data[0].Hum= data_raw_humidity.i16bit;
 8002252:	4b18      	ldr	r3, [pc, #96]	; (80022b4 <get_data+0x1d4>)
 8002254:	2200      	movs	r2, #0
 8002256:	5e9b      	ldrsh	r3, [r3, r2]
 8002258:	b29a      	uxth	r2, r3
 800225a:	4b0c      	ldr	r3, [pc, #48]	; (800228c <get_data+0x1ac>)
 800225c:	829a      	strh	r2, [r3, #20]
			break;
 800225e:	e001      	b.n	8002264 <get_data+0x184>
			break;
 8002260:	46c0      	nop			; (mov r8, r8)
 8002262:	e000      	b.n	8002266 <get_data+0x186>
			break;
 8002264:	46c0      	nop			; (mov r8, r8)
	}
	Data[0].Responce_Time_millis=TIM2->CNT;
 8002266:	2380      	movs	r3, #128	; 0x80
 8002268:	05db      	lsls	r3, r3, #23
 800226a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226c:	b29a      	uxth	r2, r3
 800226e:	4b07      	ldr	r3, [pc, #28]	; (800228c <get_data+0x1ac>)
 8002270:	82da      	strh	r2, [r3, #22]





}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	0018      	movs	r0, r3
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	2000004c 	.word	0x2000004c
 8002280:	2000019c 	.word	0x2000019c
 8002284:	200000ec 	.word	0x200000ec
 8002288:	2000002c 	.word	0x2000002c
 800228c:	2000016c 	.word	0x2000016c
 8002290:	20000040 	.word	0x20000040
 8002294:	200002ec 	.word	0x200002ec
 8002298:	20000034 	.word	0x20000034
 800229c:	200000e8 	.word	0x200000e8
 80022a0:	200000dc 	.word	0x200000dc
 80022a4:	2000003c 	.word	0x2000003c
 80022a8:	20000044 	.word	0x20000044
 80022ac:	2000007c 	.word	0x2000007c
 80022b0:	200000d0 	.word	0x200000d0
 80022b4:	20000048 	.word	0x20000048

080022b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80022bc:	46c0      	nop			; (mov r8, r8)
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ca:	4b0f      	ldr	r3, [pc, #60]	; (8002308 <HAL_MspInit+0x44>)
 80022cc:	699a      	ldr	r2, [r3, #24]
 80022ce:	4b0e      	ldr	r3, [pc, #56]	; (8002308 <HAL_MspInit+0x44>)
 80022d0:	2101      	movs	r1, #1
 80022d2:	430a      	orrs	r2, r1
 80022d4:	619a      	str	r2, [r3, #24]
 80022d6:	4b0c      	ldr	r3, [pc, #48]	; (8002308 <HAL_MspInit+0x44>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2201      	movs	r2, #1
 80022dc:	4013      	ands	r3, r2
 80022de:	607b      	str	r3, [r7, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022e2:	4b09      	ldr	r3, [pc, #36]	; (8002308 <HAL_MspInit+0x44>)
 80022e4:	69da      	ldr	r2, [r3, #28]
 80022e6:	4b08      	ldr	r3, [pc, #32]	; (8002308 <HAL_MspInit+0x44>)
 80022e8:	2180      	movs	r1, #128	; 0x80
 80022ea:	0549      	lsls	r1, r1, #21
 80022ec:	430a      	orrs	r2, r1
 80022ee:	61da      	str	r2, [r3, #28]
 80022f0:	4b05      	ldr	r3, [pc, #20]	; (8002308 <HAL_MspInit+0x44>)
 80022f2:	69da      	ldr	r2, [r3, #28]
 80022f4:	2380      	movs	r3, #128	; 0x80
 80022f6:	055b      	lsls	r3, r3, #21
 80022f8:	4013      	ands	r3, r2
 80022fa:	603b      	str	r3, [r7, #0]
 80022fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022fe:	46c0      	nop			; (mov r8, r8)
 8002300:	46bd      	mov	sp, r7
 8002302:	b002      	add	sp, #8
 8002304:	bd80      	pop	{r7, pc}
 8002306:	46c0      	nop			; (mov r8, r8)
 8002308:	40021000 	.word	0x40021000

0800230c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08a      	sub	sp, #40	; 0x28
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002314:	2314      	movs	r3, #20
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	0018      	movs	r0, r3
 800231a:	2314      	movs	r3, #20
 800231c:	001a      	movs	r2, r3
 800231e:	2100      	movs	r1, #0
 8002320:	f003 fee2 	bl	80060e8 <memset>
  if(hcan->Instance==CAN)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a1d      	ldr	r2, [pc, #116]	; (80023a0 <HAL_CAN_MspInit+0x94>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d133      	bne.n	8002396 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800232e:	4b1d      	ldr	r3, [pc, #116]	; (80023a4 <HAL_CAN_MspInit+0x98>)
 8002330:	69da      	ldr	r2, [r3, #28]
 8002332:	4b1c      	ldr	r3, [pc, #112]	; (80023a4 <HAL_CAN_MspInit+0x98>)
 8002334:	2180      	movs	r1, #128	; 0x80
 8002336:	0489      	lsls	r1, r1, #18
 8002338:	430a      	orrs	r2, r1
 800233a:	61da      	str	r2, [r3, #28]
 800233c:	4b19      	ldr	r3, [pc, #100]	; (80023a4 <HAL_CAN_MspInit+0x98>)
 800233e:	69da      	ldr	r2, [r3, #28]
 8002340:	2380      	movs	r3, #128	; 0x80
 8002342:	049b      	lsls	r3, r3, #18
 8002344:	4013      	ands	r3, r2
 8002346:	613b      	str	r3, [r7, #16]
 8002348:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234a:	4b16      	ldr	r3, [pc, #88]	; (80023a4 <HAL_CAN_MspInit+0x98>)
 800234c:	695a      	ldr	r2, [r3, #20]
 800234e:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <HAL_CAN_MspInit+0x98>)
 8002350:	2180      	movs	r1, #128	; 0x80
 8002352:	0289      	lsls	r1, r1, #10
 8002354:	430a      	orrs	r2, r1
 8002356:	615a      	str	r2, [r3, #20]
 8002358:	4b12      	ldr	r3, [pc, #72]	; (80023a4 <HAL_CAN_MspInit+0x98>)
 800235a:	695a      	ldr	r2, [r3, #20]
 800235c:	2380      	movs	r3, #128	; 0x80
 800235e:	029b      	lsls	r3, r3, #10
 8002360:	4013      	ands	r3, r2
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002366:	2114      	movs	r1, #20
 8002368:	187b      	adds	r3, r7, r1
 800236a:	22c0      	movs	r2, #192	; 0xc0
 800236c:	0152      	lsls	r2, r2, #5
 800236e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002370:	187b      	adds	r3, r7, r1
 8002372:	2202      	movs	r2, #2
 8002374:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	187b      	adds	r3, r7, r1
 8002378:	2200      	movs	r2, #0
 800237a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800237c:	187b      	adds	r3, r7, r1
 800237e:	2203      	movs	r2, #3
 8002380:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8002382:	187b      	adds	r3, r7, r1
 8002384:	2204      	movs	r2, #4
 8002386:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002388:	187a      	adds	r2, r7, r1
 800238a:	2390      	movs	r3, #144	; 0x90
 800238c:	05db      	lsls	r3, r3, #23
 800238e:	0011      	movs	r1, r2
 8002390:	0018      	movs	r0, r3
 8002392:	f000 fe17 	bl	8002fc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8002396:	46c0      	nop			; (mov r8, r8)
 8002398:	46bd      	mov	sp, r7
 800239a:	b00a      	add	sp, #40	; 0x28
 800239c:	bd80      	pop	{r7, pc}
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	40006400 	.word	0x40006400
 80023a4:	40021000 	.word	0x40021000

080023a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08a      	sub	sp, #40	; 0x28
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b0:	2314      	movs	r3, #20
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	0018      	movs	r0, r3
 80023b6:	2314      	movs	r3, #20
 80023b8:	001a      	movs	r2, r3
 80023ba:	2100      	movs	r1, #0
 80023bc:	f003 fe94 	bl	80060e8 <memset>
  if(hi2c->Instance==I2C1)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a1c      	ldr	r2, [pc, #112]	; (8002438 <HAL_I2C_MspInit+0x90>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d132      	bne.n	8002430 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ca:	4b1c      	ldr	r3, [pc, #112]	; (800243c <HAL_I2C_MspInit+0x94>)
 80023cc:	695a      	ldr	r2, [r3, #20]
 80023ce:	4b1b      	ldr	r3, [pc, #108]	; (800243c <HAL_I2C_MspInit+0x94>)
 80023d0:	2180      	movs	r1, #128	; 0x80
 80023d2:	02c9      	lsls	r1, r1, #11
 80023d4:	430a      	orrs	r2, r1
 80023d6:	615a      	str	r2, [r3, #20]
 80023d8:	4b18      	ldr	r3, [pc, #96]	; (800243c <HAL_I2C_MspInit+0x94>)
 80023da:	695a      	ldr	r2, [r3, #20]
 80023dc:	2380      	movs	r3, #128	; 0x80
 80023de:	02db      	lsls	r3, r3, #11
 80023e0:	4013      	ands	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
 80023e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB10     ------> I2C1_SCL
    PB11     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80023e6:	2114      	movs	r1, #20
 80023e8:	187b      	adds	r3, r7, r1
 80023ea:	22c0      	movs	r2, #192	; 0xc0
 80023ec:	0112      	lsls	r2, r2, #4
 80023ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023f0:	187b      	adds	r3, r7, r1
 80023f2:	2212      	movs	r2, #18
 80023f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f6:	187b      	adds	r3, r7, r1
 80023f8:	2201      	movs	r2, #1
 80023fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023fc:	187b      	adds	r3, r7, r1
 80023fe:	2203      	movs	r2, #3
 8002400:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002402:	187b      	adds	r3, r7, r1
 8002404:	2201      	movs	r2, #1
 8002406:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002408:	187b      	adds	r3, r7, r1
 800240a:	4a0d      	ldr	r2, [pc, #52]	; (8002440 <HAL_I2C_MspInit+0x98>)
 800240c:	0019      	movs	r1, r3
 800240e:	0010      	movs	r0, r2
 8002410:	f000 fdd8 	bl	8002fc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002414:	4b09      	ldr	r3, [pc, #36]	; (800243c <HAL_I2C_MspInit+0x94>)
 8002416:	69da      	ldr	r2, [r3, #28]
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <HAL_I2C_MspInit+0x94>)
 800241a:	2180      	movs	r1, #128	; 0x80
 800241c:	0389      	lsls	r1, r1, #14
 800241e:	430a      	orrs	r2, r1
 8002420:	61da      	str	r2, [r3, #28]
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <HAL_I2C_MspInit+0x94>)
 8002424:	69da      	ldr	r2, [r3, #28]
 8002426:	2380      	movs	r3, #128	; 0x80
 8002428:	039b      	lsls	r3, r3, #14
 800242a:	4013      	ands	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002430:	46c0      	nop			; (mov r8, r8)
 8002432:	46bd      	mov	sp, r7
 8002434:	b00a      	add	sp, #40	; 0x28
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40005400 	.word	0x40005400
 800243c:	40021000 	.word	0x40021000
 8002440:	48000400 	.word	0x48000400

08002444 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b08a      	sub	sp, #40	; 0x28
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	2314      	movs	r3, #20
 800244e:	18fb      	adds	r3, r7, r3
 8002450:	0018      	movs	r0, r3
 8002452:	2314      	movs	r3, #20
 8002454:	001a      	movs	r2, r3
 8002456:	2100      	movs	r1, #0
 8002458:	f003 fe46 	bl	80060e8 <memset>
  if(hspi->Instance==SPI1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a1c      	ldr	r2, [pc, #112]	; (80024d4 <HAL_SPI_MspInit+0x90>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d132      	bne.n	80024cc <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002466:	4b1c      	ldr	r3, [pc, #112]	; (80024d8 <HAL_SPI_MspInit+0x94>)
 8002468:	699a      	ldr	r2, [r3, #24]
 800246a:	4b1b      	ldr	r3, [pc, #108]	; (80024d8 <HAL_SPI_MspInit+0x94>)
 800246c:	2180      	movs	r1, #128	; 0x80
 800246e:	0149      	lsls	r1, r1, #5
 8002470:	430a      	orrs	r2, r1
 8002472:	619a      	str	r2, [r3, #24]
 8002474:	4b18      	ldr	r3, [pc, #96]	; (80024d8 <HAL_SPI_MspInit+0x94>)
 8002476:	699a      	ldr	r2, [r3, #24]
 8002478:	2380      	movs	r3, #128	; 0x80
 800247a:	015b      	lsls	r3, r3, #5
 800247c:	4013      	ands	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002482:	4b15      	ldr	r3, [pc, #84]	; (80024d8 <HAL_SPI_MspInit+0x94>)
 8002484:	695a      	ldr	r2, [r3, #20]
 8002486:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <HAL_SPI_MspInit+0x94>)
 8002488:	2180      	movs	r1, #128	; 0x80
 800248a:	0289      	lsls	r1, r1, #10
 800248c:	430a      	orrs	r2, r1
 800248e:	615a      	str	r2, [r3, #20]
 8002490:	4b11      	ldr	r3, [pc, #68]	; (80024d8 <HAL_SPI_MspInit+0x94>)
 8002492:	695a      	ldr	r2, [r3, #20]
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	029b      	lsls	r3, r3, #10
 8002498:	4013      	ands	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800249e:	2114      	movs	r1, #20
 80024a0:	187b      	adds	r3, r7, r1
 80024a2:	22e0      	movs	r2, #224	; 0xe0
 80024a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a6:	187b      	adds	r3, r7, r1
 80024a8:	2202      	movs	r2, #2
 80024aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ac:	187b      	adds	r3, r7, r1
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024b2:	187b      	adds	r3, r7, r1
 80024b4:	2203      	movs	r2, #3
 80024b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80024b8:	187b      	adds	r3, r7, r1
 80024ba:	2200      	movs	r2, #0
 80024bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024be:	187a      	adds	r2, r7, r1
 80024c0:	2390      	movs	r3, #144	; 0x90
 80024c2:	05db      	lsls	r3, r3, #23
 80024c4:	0011      	movs	r1, r2
 80024c6:	0018      	movs	r0, r3
 80024c8:	f000 fd7c 	bl	8002fc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80024cc:	46c0      	nop			; (mov r8, r8)
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b00a      	add	sp, #40	; 0x28
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40013000 	.word	0x40013000
 80024d8:	40021000 	.word	0x40021000

080024dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a32      	ldr	r2, [pc, #200]	; (80025b4 <HAL_TIM_Base_MspInit+0xd8>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d116      	bne.n	800251c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024ee:	4b32      	ldr	r3, [pc, #200]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 80024f0:	699a      	ldr	r2, [r3, #24]
 80024f2:	4b31      	ldr	r3, [pc, #196]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 80024f4:	2180      	movs	r1, #128	; 0x80
 80024f6:	0109      	lsls	r1, r1, #4
 80024f8:	430a      	orrs	r2, r1
 80024fa:	619a      	str	r2, [r3, #24]
 80024fc:	4b2e      	ldr	r3, [pc, #184]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 80024fe:	699a      	ldr	r2, [r3, #24]
 8002500:	2380      	movs	r3, #128	; 0x80
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	4013      	ands	r3, r2
 8002506:	617b      	str	r3, [r7, #20]
 8002508:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 800250a:	2200      	movs	r2, #0
 800250c:	2100      	movs	r1, #0
 800250e:	200d      	movs	r0, #13
 8002510:	f000 fd26 	bl	8002f60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8002514:	200d      	movs	r0, #13
 8002516:	f000 fd38 	bl	8002f8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800251a:	e047      	b.n	80025ac <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM2)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	2380      	movs	r3, #128	; 0x80
 8002522:	05db      	lsls	r3, r3, #23
 8002524:	429a      	cmp	r2, r3
 8002526:	d10c      	bne.n	8002542 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002528:	4b23      	ldr	r3, [pc, #140]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 800252a:	69da      	ldr	r2, [r3, #28]
 800252c:	4b22      	ldr	r3, [pc, #136]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 800252e:	2101      	movs	r1, #1
 8002530:	430a      	orrs	r2, r1
 8002532:	61da      	str	r2, [r3, #28]
 8002534:	4b20      	ldr	r3, [pc, #128]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	2201      	movs	r2, #1
 800253a:	4013      	ands	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	693b      	ldr	r3, [r7, #16]
}
 8002540:	e034      	b.n	80025ac <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a1d      	ldr	r2, [pc, #116]	; (80025bc <HAL_TIM_Base_MspInit+0xe0>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d114      	bne.n	8002576 <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800254c:	4b1a      	ldr	r3, [pc, #104]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 800254e:	69da      	ldr	r2, [r3, #28]
 8002550:	4b19      	ldr	r3, [pc, #100]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 8002552:	2102      	movs	r1, #2
 8002554:	430a      	orrs	r2, r1
 8002556:	61da      	str	r2, [r3, #28]
 8002558:	4b17      	ldr	r3, [pc, #92]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 800255a:	69db      	ldr	r3, [r3, #28]
 800255c:	2202      	movs	r2, #2
 800255e:	4013      	ands	r3, r2
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002564:	2200      	movs	r2, #0
 8002566:	2100      	movs	r1, #0
 8002568:	2010      	movs	r0, #16
 800256a:	f000 fcf9 	bl	8002f60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800256e:	2010      	movs	r0, #16
 8002570:	f000 fd0b 	bl	8002f8a <HAL_NVIC_EnableIRQ>
}
 8002574:	e01a      	b.n	80025ac <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM16)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a11      	ldr	r2, [pc, #68]	; (80025c0 <HAL_TIM_Base_MspInit+0xe4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d115      	bne.n	80025ac <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002580:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 8002582:	699a      	ldr	r2, [r3, #24]
 8002584:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 8002586:	2180      	movs	r1, #128	; 0x80
 8002588:	0289      	lsls	r1, r1, #10
 800258a:	430a      	orrs	r2, r1
 800258c:	619a      	str	r2, [r3, #24]
 800258e:	4b0a      	ldr	r3, [pc, #40]	; (80025b8 <HAL_TIM_Base_MspInit+0xdc>)
 8002590:	699a      	ldr	r2, [r3, #24]
 8002592:	2380      	movs	r3, #128	; 0x80
 8002594:	029b      	lsls	r3, r3, #10
 8002596:	4013      	ands	r3, r2
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800259c:	2200      	movs	r2, #0
 800259e:	2100      	movs	r1, #0
 80025a0:	2015      	movs	r0, #21
 80025a2:	f000 fcdd 	bl	8002f60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80025a6:	2015      	movs	r0, #21
 80025a8:	f000 fcef 	bl	8002f8a <HAL_NVIC_EnableIRQ>
}
 80025ac:	46c0      	nop			; (mov r8, r8)
 80025ae:	46bd      	mov	sp, r7
 80025b0:	b006      	add	sp, #24
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40012c00 	.word	0x40012c00
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40000400 	.word	0x40000400
 80025c0:	40014400 	.word	0x40014400

080025c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80025c8:	46c0      	nop			; (mov r8, r8)
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025d2:	e7fe      	b.n	80025d2 <HardFault_Handler+0x4>

080025d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80025d8:	46c0      	nop			; (mov r8, r8)
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ec:	f000 f8b8 	bl	8002760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025f0:	46c0      	nop			; (mov r8, r8)
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80025fc:	4b03      	ldr	r3, [pc, #12]	; (800260c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80025fe:	0018      	movs	r0, r3
 8002600:	f003 f9e2 	bl	80059c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8002604:	46c0      	nop			; (mov r8, r8)
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	46c0      	nop			; (mov r8, r8)
 800260c:	200001a0 	.word	0x200001a0

08002610 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002614:	4b03      	ldr	r3, [pc, #12]	; (8002624 <TIM3_IRQHandler+0x14>)
 8002616:	0018      	movs	r0, r3
 8002618:	f003 f9d6 	bl	80059c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800261c:	46c0      	nop			; (mov r8, r8)
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	46c0      	nop			; (mov r8, r8)
 8002624:	20000124 	.word	0x20000124

08002628 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800262c:	4b03      	ldr	r3, [pc, #12]	; (800263c <TIM16_IRQHandler+0x14>)
 800262e:	0018      	movs	r0, r3
 8002630:	f003 f9ca 	bl	80059c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002634:	46c0      	nop			; (mov r8, r8)
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	200002ac 	.word	0x200002ac

08002640 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002644:	46c0      	nop			; (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800264c:	4813      	ldr	r0, [pc, #76]	; (800269c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800264e:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8002650:	4813      	ldr	r0, [pc, #76]	; (80026a0 <LoopForever+0x6>)
    LDR R1, [R0]
 8002652:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8002654:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8002656:	4a13      	ldr	r2, [pc, #76]	; (80026a4 <LoopForever+0xa>)
    CMP R1, R2
 8002658:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800265a:	d105      	bne.n	8002668 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 800265c:	4812      	ldr	r0, [pc, #72]	; (80026a8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800265e:	4913      	ldr	r1, [pc, #76]	; (80026ac <LoopForever+0x12>)
    STR R1, [R0]
 8002660:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8002662:	4813      	ldr	r0, [pc, #76]	; (80026b0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8002664:	4913      	ldr	r1, [pc, #76]	; (80026b4 <LoopForever+0x1a>)
    STR R1, [R0]
 8002666:	6001      	str	r1, [r0, #0]

08002668 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002668:	4813      	ldr	r0, [pc, #76]	; (80026b8 <LoopForever+0x1e>)
  ldr r1, =_edata
 800266a:	4914      	ldr	r1, [pc, #80]	; (80026bc <LoopForever+0x22>)
  ldr r2, =_sidata
 800266c:	4a14      	ldr	r2, [pc, #80]	; (80026c0 <LoopForever+0x26>)
  movs r3, #0
 800266e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002670:	e002      	b.n	8002678 <LoopCopyDataInit>

08002672 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002672:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002674:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002676:	3304      	adds	r3, #4

08002678 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002678:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800267a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800267c:	d3f9      	bcc.n	8002672 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800267e:	4a11      	ldr	r2, [pc, #68]	; (80026c4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8002680:	4c11      	ldr	r4, [pc, #68]	; (80026c8 <LoopForever+0x2e>)
  movs r3, #0
 8002682:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002684:	e001      	b.n	800268a <LoopFillZerobss>

08002686 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002686:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002688:	3204      	adds	r2, #4

0800268a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800268a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800268c:	d3fb      	bcc.n	8002686 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800268e:	f7ff ffd7 	bl	8002640 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002692:	f003 fd05 	bl	80060a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002696:	f7fe fc95 	bl	8000fc4 <main>

0800269a <LoopForever>:

LoopForever:
    b LoopForever
 800269a:	e7fe      	b.n	800269a <LoopForever>
  ldr   r0, =_estack
 800269c:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 80026a0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80026a4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80026a8:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80026ac:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80026b0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80026b4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80026b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80026c0:	08006148 	.word	0x08006148
  ldr r2, =_sbss
 80026c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80026c8:	200002fc 	.word	0x200002fc

080026cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026cc:	e7fe      	b.n	80026cc <ADC1_IRQHandler>
	...

080026d0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026d4:	4b07      	ldr	r3, [pc, #28]	; (80026f4 <HAL_Init+0x24>)
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <HAL_Init+0x24>)
 80026da:	2110      	movs	r1, #16
 80026dc:	430a      	orrs	r2, r1
 80026de:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80026e0:	2000      	movs	r0, #0
 80026e2:	f000 f809 	bl	80026f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026e6:	f7ff fded 	bl	80022c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	0018      	movs	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	40022000 	.word	0x40022000

080026f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f8:	b590      	push	{r4, r7, lr}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002700:	4b14      	ldr	r3, [pc, #80]	; (8002754 <HAL_InitTick+0x5c>)
 8002702:	681c      	ldr	r4, [r3, #0]
 8002704:	4b14      	ldr	r3, [pc, #80]	; (8002758 <HAL_InitTick+0x60>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	0019      	movs	r1, r3
 800270a:	23fa      	movs	r3, #250	; 0xfa
 800270c:	0098      	lsls	r0, r3, #2
 800270e:	f7fd fcfb 	bl	8000108 <__udivsi3>
 8002712:	0003      	movs	r3, r0
 8002714:	0019      	movs	r1, r3
 8002716:	0020      	movs	r0, r4
 8002718:	f7fd fcf6 	bl	8000108 <__udivsi3>
 800271c:	0003      	movs	r3, r0
 800271e:	0018      	movs	r0, r3
 8002720:	f000 fc43 	bl	8002faa <HAL_SYSTICK_Config>
 8002724:	1e03      	subs	r3, r0, #0
 8002726:	d001      	beq.n	800272c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e00f      	b.n	800274c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2b03      	cmp	r3, #3
 8002730:	d80b      	bhi.n	800274a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	2301      	movs	r3, #1
 8002736:	425b      	negs	r3, r3
 8002738:	2200      	movs	r2, #0
 800273a:	0018      	movs	r0, r3
 800273c:	f000 fc10 	bl	8002f60 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <HAL_InitTick+0x64>)
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002746:	2300      	movs	r3, #0
 8002748:	e000      	b.n	800274c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
}
 800274c:	0018      	movs	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	b003      	add	sp, #12
 8002752:	bd90      	pop	{r4, r7, pc}
 8002754:	20000000 	.word	0x20000000
 8002758:	20000008 	.word	0x20000008
 800275c:	20000004 	.word	0x20000004

08002760 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002764:	4b05      	ldr	r3, [pc, #20]	; (800277c <HAL_IncTick+0x1c>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	001a      	movs	r2, r3
 800276a:	4b05      	ldr	r3, [pc, #20]	; (8002780 <HAL_IncTick+0x20>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	18d2      	adds	r2, r2, r3
 8002770:	4b03      	ldr	r3, [pc, #12]	; (8002780 <HAL_IncTick+0x20>)
 8002772:	601a      	str	r2, [r3, #0]
}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	46c0      	nop			; (mov r8, r8)
 800277c:	20000008 	.word	0x20000008
 8002780:	200002f8 	.word	0x200002f8

08002784 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  return uwTick;
 8002788:	4b02      	ldr	r3, [pc, #8]	; (8002794 <HAL_GetTick+0x10>)
 800278a:	681b      	ldr	r3, [r3, #0]
}
 800278c:	0018      	movs	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	200002f8 	.word	0x200002f8

08002798 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027a0:	f7ff fff0 	bl	8002784 <HAL_GetTick>
 80027a4:	0003      	movs	r3, r0
 80027a6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	3301      	adds	r3, #1
 80027b0:	d005      	beq.n	80027be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027b2:	4b09      	ldr	r3, [pc, #36]	; (80027d8 <HAL_Delay+0x40>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	001a      	movs	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	189b      	adds	r3, r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80027be:	46c0      	nop			; (mov r8, r8)
 80027c0:	f7ff ffe0 	bl	8002784 <HAL_GetTick>
 80027c4:	0002      	movs	r2, r0
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d8f7      	bhi.n	80027c0 <HAL_Delay+0x28>
  {
  }
}
 80027d0:	46c0      	nop			; (mov r8, r8)
 80027d2:	46bd      	mov	sp, r7
 80027d4:	b004      	add	sp, #16
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	20000008 	.word	0x20000008

080027dc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e0f0      	b.n	80029d0 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2220      	movs	r2, #32
 80027f2:	5c9b      	ldrb	r3, [r3, r2]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d103      	bne.n	8002802 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	0018      	movs	r0, r3
 80027fe:	f7ff fd85 	bl	800230c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2102      	movs	r1, #2
 800280e:	438a      	bics	r2, r1
 8002810:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002812:	f7ff ffb7 	bl	8002784 <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800281a:	e013      	b.n	8002844 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800281c:	f7ff ffb2 	bl	8002784 <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b0a      	cmp	r3, #10
 8002828:	d90c      	bls.n	8002844 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282e:	2280      	movs	r2, #128	; 0x80
 8002830:	0292      	lsls	r2, r2, #10
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2220      	movs	r2, #32
 800283c:	2105      	movs	r1, #5
 800283e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e0c5      	b.n	80029d0 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2202      	movs	r2, #2
 800284c:	4013      	ands	r3, r2
 800284e:	d1e5      	bne.n	800281c <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2101      	movs	r1, #1
 800285c:	430a      	orrs	r2, r1
 800285e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002860:	f7ff ff90 	bl	8002784 <HAL_GetTick>
 8002864:	0003      	movs	r3, r0
 8002866:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002868:	e013      	b.n	8002892 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800286a:	f7ff ff8b 	bl	8002784 <HAL_GetTick>
 800286e:	0002      	movs	r2, r0
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b0a      	cmp	r3, #10
 8002876:	d90c      	bls.n	8002892 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287c:	2280      	movs	r2, #128	; 0x80
 800287e:	0292      	lsls	r2, r2, #10
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2220      	movs	r2, #32
 800288a:	2105      	movs	r1, #5
 800288c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e09e      	b.n	80029d0 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	4013      	ands	r3, r2
 800289c:	d0e5      	beq.n	800286a <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	7e1b      	ldrb	r3, [r3, #24]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d108      	bne.n	80028b8 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2180      	movs	r1, #128	; 0x80
 80028b2:	430a      	orrs	r2, r1
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	e007      	b.n	80028c8 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2180      	movs	r1, #128	; 0x80
 80028c4:	438a      	bics	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	7e5b      	ldrb	r3, [r3, #25]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d108      	bne.n	80028e2 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2140      	movs	r1, #64	; 0x40
 80028dc:	430a      	orrs	r2, r1
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	e007      	b.n	80028f2 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2140      	movs	r1, #64	; 0x40
 80028ee:	438a      	bics	r2, r1
 80028f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	7e9b      	ldrb	r3, [r3, #26]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d108      	bne.n	800290c <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2120      	movs	r1, #32
 8002906:	430a      	orrs	r2, r1
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	e007      	b.n	800291c <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2120      	movs	r1, #32
 8002918:	438a      	bics	r2, r1
 800291a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	7edb      	ldrb	r3, [r3, #27]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d108      	bne.n	8002936 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2110      	movs	r1, #16
 8002930:	438a      	bics	r2, r1
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	e007      	b.n	8002946 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2110      	movs	r1, #16
 8002942:	430a      	orrs	r2, r1
 8002944:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	7f1b      	ldrb	r3, [r3, #28]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d108      	bne.n	8002960 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2108      	movs	r1, #8
 800295a:	430a      	orrs	r2, r1
 800295c:	601a      	str	r2, [r3, #0]
 800295e:	e007      	b.n	8002970 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2108      	movs	r1, #8
 800296c:	438a      	bics	r2, r1
 800296e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	7f5b      	ldrb	r3, [r3, #29]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d108      	bne.n	800298a <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2104      	movs	r1, #4
 8002984:	430a      	orrs	r2, r1
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	e007      	b.n	800299a <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2104      	movs	r1, #4
 8002996:	438a      	bics	r2, r1
 8002998:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	431a      	orrs	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	695b      	ldr	r3, [r3, #20]
 80029ae:	431a      	orrs	r2, r3
 80029b0:	0011      	movs	r1, r2
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	1e5a      	subs	r2, r3, #1
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	430a      	orrs	r2, r1
 80029be:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2220      	movs	r2, #32
 80029ca:	2101      	movs	r1, #1
 80029cc:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	0018      	movs	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	b004      	add	sp, #16
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80029e8:	2013      	movs	r0, #19
 80029ea:	183b      	adds	r3, r7, r0
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	2120      	movs	r1, #32
 80029f0:	5c52      	ldrb	r2, [r2, r1]
 80029f2:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80029f4:	183b      	adds	r3, r7, r0
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d005      	beq.n	8002a08 <HAL_CAN_ConfigFilter+0x30>
 80029fc:	2313      	movs	r3, #19
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d000      	beq.n	8002a08 <HAL_CAN_ConfigFilter+0x30>
 8002a06:	e0cd      	b.n	8002ba4 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	2380      	movs	r3, #128	; 0x80
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	58d3      	ldr	r3, [r2, r3]
 8002a10:	2201      	movs	r2, #1
 8002a12:	431a      	orrs	r2, r3
 8002a14:	0011      	movs	r1, r2
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	2380      	movs	r3, #128	; 0x80
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	221f      	movs	r2, #31
 8002a24:	4013      	ands	r3, r2
 8002a26:	2201      	movs	r2, #1
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	0013      	movs	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	2387      	movs	r3, #135	; 0x87
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	58d3      	ldr	r3, [r2, r3]
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	43d2      	mvns	r2, r2
 8002a3a:	401a      	ands	r2, r3
 8002a3c:	0011      	movs	r1, r2
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	2387      	movs	r3, #135	; 0x87
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d129      	bne.n	8002aa2 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002a4e:	697a      	ldr	r2, [r7, #20]
 8002a50:	2383      	movs	r3, #131	; 0x83
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	58d3      	ldr	r3, [r2, r3]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	43d2      	mvns	r2, r2
 8002a5a:	401a      	ands	r2, r3
 8002a5c:	0011      	movs	r1, r2
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	2383      	movs	r3, #131	; 0x83
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	041b      	lsls	r3, r3, #16
 8002a72:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a78:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	3248      	adds	r2, #72	; 0x48
 8002a7e:	00d2      	lsls	r2, r2, #3
 8002a80:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	041b      	lsls	r3, r3, #16
 8002a8e:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a94:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a96:	6979      	ldr	r1, [r7, #20]
 8002a98:	3348      	adds	r3, #72	; 0x48
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	18cb      	adds	r3, r1, r3
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d128      	bne.n	8002afc <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	2383      	movs	r3, #131	; 0x83
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	58d2      	ldr	r2, [r2, r3]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	0011      	movs	r1, r2
 8002ab8:	697a      	ldr	r2, [r7, #20]
 8002aba:	2383      	movs	r3, #131	; 0x83
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	041b      	lsls	r3, r3, #16
 8002acc:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002ad2:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	3248      	adds	r2, #72	; 0x48
 8002ad8:	00d2      	lsls	r2, r2, #3
 8002ada:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	041b      	lsls	r3, r3, #16
 8002ae8:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002aee:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002af0:	6979      	ldr	r1, [r7, #20]
 8002af2:	3348      	adds	r3, #72	; 0x48
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	18cb      	adds	r3, r1, r3
 8002af8:	3304      	adds	r3, #4
 8002afa:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10c      	bne.n	8002b1e <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	2381      	movs	r3, #129	; 0x81
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	58d3      	ldr	r3, [r2, r3]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	43d2      	mvns	r2, r2
 8002b10:	401a      	ands	r2, r3
 8002b12:	0011      	movs	r1, r2
 8002b14:	697a      	ldr	r2, [r7, #20]
 8002b16:	2381      	movs	r3, #129	; 0x81
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	50d1      	str	r1, [r2, r3]
 8002b1c:	e00a      	b.n	8002b34 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	2381      	movs	r3, #129	; 0x81
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	58d2      	ldr	r2, [r2, r3]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	0011      	movs	r1, r2
 8002b2c:	697a      	ldr	r2, [r7, #20]
 8002b2e:	2381      	movs	r3, #129	; 0x81
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10c      	bne.n	8002b56 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	2385      	movs	r3, #133	; 0x85
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	58d3      	ldr	r3, [r2, r3]
 8002b44:	68fa      	ldr	r2, [r7, #12]
 8002b46:	43d2      	mvns	r2, r2
 8002b48:	401a      	ands	r2, r3
 8002b4a:	0011      	movs	r1, r2
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	2385      	movs	r3, #133	; 0x85
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	50d1      	str	r1, [r2, r3]
 8002b54:	e00a      	b.n	8002b6c <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	2385      	movs	r3, #133	; 0x85
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	58d2      	ldr	r2, [r2, r3]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	431a      	orrs	r2, r3
 8002b62:	0011      	movs	r1, r2
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	2385      	movs	r3, #133	; 0x85
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d10a      	bne.n	8002b8a <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002b74:	697a      	ldr	r2, [r7, #20]
 8002b76:	2387      	movs	r3, #135	; 0x87
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	58d2      	ldr	r2, [r2, r3]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	0011      	movs	r1, r2
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	2387      	movs	r3, #135	; 0x87
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	2380      	movs	r3, #128	; 0x80
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	58d3      	ldr	r3, [r2, r3]
 8002b92:	2201      	movs	r2, #1
 8002b94:	4393      	bics	r3, r2
 8002b96:	0019      	movs	r1, r3
 8002b98:	697a      	ldr	r2, [r7, #20]
 8002b9a:	2380      	movs	r3, #128	; 0x80
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	e007      	b.n	8002bb4 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba8:	2280      	movs	r2, #128	; 0x80
 8002baa:	02d2      	lsls	r2, r2, #11
 8002bac:	431a      	orrs	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
  }
}
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b006      	add	sp, #24
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	5c9b      	ldrb	r3, [r3, r2]
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d12f      	bne.n	8002c30 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	2102      	movs	r1, #2
 8002bd6:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2101      	movs	r1, #1
 8002be4:	438a      	bics	r2, r1
 8002be6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002be8:	f7ff fdcc 	bl	8002784 <HAL_GetTick>
 8002bec:	0003      	movs	r3, r0
 8002bee:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002bf0:	e013      	b.n	8002c1a <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002bf2:	f7ff fdc7 	bl	8002784 <HAL_GetTick>
 8002bf6:	0002      	movs	r2, r0
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b0a      	cmp	r3, #10
 8002bfe:	d90c      	bls.n	8002c1a <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	2280      	movs	r2, #128	; 0x80
 8002c06:	0292      	lsls	r2, r2, #10
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2220      	movs	r2, #32
 8002c12:	2105      	movs	r1, #5
 8002c14:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e012      	b.n	8002c40 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	4013      	ands	r3, r2
 8002c24:	d1e5      	bne.n	8002bf2 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	e007      	b.n	8002c40 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	2280      	movs	r2, #128	; 0x80
 8002c36:	0312      	lsls	r2, r2, #12
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
  }
}
 8002c40:	0018      	movs	r0, r3
 8002c42:	46bd      	mov	sp, r7
 8002c44:	b004      	add	sp, #16
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b088      	sub	sp, #32
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
 8002c54:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c56:	201f      	movs	r0, #31
 8002c58:	183b      	adds	r3, r7, r0
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	2120      	movs	r1, #32
 8002c5e:	5c52      	ldrb	r2, [r2, r1]
 8002c60:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c6a:	183b      	adds	r3, r7, r0
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d005      	beq.n	8002c7e <HAL_CAN_AddTxMessage+0x36>
 8002c72:	231f      	movs	r3, #31
 8002c74:	18fb      	adds	r3, r7, r3
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d000      	beq.n	8002c7e <HAL_CAN_AddTxMessage+0x36>
 8002c7c:	e0b7      	b.n	8002dee <HAL_CAN_AddTxMessage+0x1a6>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	2380      	movs	r3, #128	; 0x80
 8002c82:	04db      	lsls	r3, r3, #19
 8002c84:	4013      	ands	r3, r2
 8002c86:	d10a      	bne.n	8002c9e <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	2380      	movs	r3, #128	; 0x80
 8002c8c:	051b      	lsls	r3, r3, #20
 8002c8e:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c90:	d105      	bne.n	8002c9e <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	2380      	movs	r3, #128	; 0x80
 8002c96:	055b      	lsls	r3, r3, #21
 8002c98:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c9a:	d100      	bne.n	8002c9e <HAL_CAN_AddTxMessage+0x56>
 8002c9c:	e09e      	b.n	8002ddc <HAL_CAN_AddTxMessage+0x194>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	0e1b      	lsrs	r3, r3, #24
 8002ca2:	2203      	movs	r2, #3
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d908      	bls.n	8002cc0 <HAL_CAN_AddTxMessage+0x78>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb2:	2280      	movs	r2, #128	; 0x80
 8002cb4:	0412      	lsls	r2, r2, #16
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e09e      	b.n	8002dfe <HAL_CAN_AddTxMessage+0x1b6>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	409a      	lsls	r2, r3
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10c      	bne.n	8002cec <HAL_CAN_AddTxMessage+0xa4>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4311      	orrs	r1, r2
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	3218      	adds	r2, #24
 8002ce6:	0112      	lsls	r2, r2, #4
 8002ce8:	50d1      	str	r1, [r2, r3]
 8002cea:	e00f      	b.n	8002d0c <HAL_CAN_AddTxMessage+0xc4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8002d02:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	3218      	adds	r2, #24
 8002d08:	0112      	lsls	r2, r2, #4
 8002d0a:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6819      	ldr	r1, [r3, #0]
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	3318      	adds	r3, #24
 8002d18:	011b      	lsls	r3, r3, #4
 8002d1a:	18cb      	adds	r3, r1, r3
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	7d1b      	ldrb	r3, [r3, #20]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d112      	bne.n	8002d4e <HAL_CAN_AddTxMessage+0x106>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	3318      	adds	r3, #24
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	18d3      	adds	r3, r2, r3
 8002d34:	3304      	adds	r3, #4
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6819      	ldr	r1, [r3, #0]
 8002d3c:	2380      	movs	r3, #128	; 0x80
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	431a      	orrs	r2, r3
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	3318      	adds	r3, #24
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	18cb      	adds	r3, r1, r3
 8002d4a:	3304      	adds	r3, #4
 8002d4c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	3307      	adds	r3, #7
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	061a      	lsls	r2, r3, #24
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	3306      	adds	r3, #6
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	041b      	lsls	r3, r3, #16
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3305      	adds	r3, #5
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	021b      	lsls	r3, r3, #8
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	0019      	movs	r1, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	430a      	orrs	r2, r1
 8002d78:	6979      	ldr	r1, [r7, #20]
 8002d7a:	23c6      	movs	r3, #198	; 0xc6
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	0109      	lsls	r1, r1, #4
 8002d80:	1841      	adds	r1, r0, r1
 8002d82:	18cb      	adds	r3, r1, r3
 8002d84:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	3303      	adds	r3, #3
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	061a      	lsls	r2, r3, #24
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	3302      	adds	r3, #2
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	041b      	lsls	r3, r3, #16
 8002d96:	431a      	orrs	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	431a      	orrs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	0019      	movs	r1, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6818      	ldr	r0, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	6979      	ldr	r1, [r7, #20]
 8002db0:	23c4      	movs	r3, #196	; 0xc4
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	0109      	lsls	r1, r1, #4
 8002db6:	1841      	adds	r1, r0, r1
 8002db8:	18cb      	adds	r3, r1, r3
 8002dba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	3218      	adds	r2, #24
 8002dc4:	0112      	lsls	r2, r2, #4
 8002dc6:	58d2      	ldr	r2, [r2, r3]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2101      	movs	r1, #1
 8002dce:	4311      	orrs	r1, r2
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	3218      	adds	r2, #24
 8002dd4:	0112      	lsls	r2, r2, #4
 8002dd6:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e010      	b.n	8002dfe <HAL_CAN_AddTxMessage+0x1b6>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de0:	2280      	movs	r2, #128	; 0x80
 8002de2:	0392      	lsls	r2, r2, #14
 8002de4:	431a      	orrs	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e007      	b.n	8002dfe <HAL_CAN_AddTxMessage+0x1b6>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	2280      	movs	r2, #128	; 0x80
 8002df4:	02d2      	lsls	r2, r2, #11
 8002df6:	431a      	orrs	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
  }
}
 8002dfe:	0018      	movs	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	b008      	add	sp, #32
 8002e04:	bd80      	pop	{r7, pc}
	...

08002e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	0002      	movs	r2, r0
 8002e10:	1dfb      	adds	r3, r7, #7
 8002e12:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002e14:	1dfb      	adds	r3, r7, #7
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	2b7f      	cmp	r3, #127	; 0x7f
 8002e1a:	d809      	bhi.n	8002e30 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e1c:	1dfb      	adds	r3, r7, #7
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	001a      	movs	r2, r3
 8002e22:	231f      	movs	r3, #31
 8002e24:	401a      	ands	r2, r3
 8002e26:	4b04      	ldr	r3, [pc, #16]	; (8002e38 <__NVIC_EnableIRQ+0x30>)
 8002e28:	2101      	movs	r1, #1
 8002e2a:	4091      	lsls	r1, r2
 8002e2c:	000a      	movs	r2, r1
 8002e2e:	601a      	str	r2, [r3, #0]
  }
}
 8002e30:	46c0      	nop			; (mov r8, r8)
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b002      	add	sp, #8
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	e000e100 	.word	0xe000e100

08002e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e3c:	b590      	push	{r4, r7, lr}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	0002      	movs	r2, r0
 8002e44:	6039      	str	r1, [r7, #0]
 8002e46:	1dfb      	adds	r3, r7, #7
 8002e48:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002e4a:	1dfb      	adds	r3, r7, #7
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	2b7f      	cmp	r3, #127	; 0x7f
 8002e50:	d828      	bhi.n	8002ea4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e52:	4a2f      	ldr	r2, [pc, #188]	; (8002f10 <__NVIC_SetPriority+0xd4>)
 8002e54:	1dfb      	adds	r3, r7, #7
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	b25b      	sxtb	r3, r3
 8002e5a:	089b      	lsrs	r3, r3, #2
 8002e5c:	33c0      	adds	r3, #192	; 0xc0
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	589b      	ldr	r3, [r3, r2]
 8002e62:	1dfa      	adds	r2, r7, #7
 8002e64:	7812      	ldrb	r2, [r2, #0]
 8002e66:	0011      	movs	r1, r2
 8002e68:	2203      	movs	r2, #3
 8002e6a:	400a      	ands	r2, r1
 8002e6c:	00d2      	lsls	r2, r2, #3
 8002e6e:	21ff      	movs	r1, #255	; 0xff
 8002e70:	4091      	lsls	r1, r2
 8002e72:	000a      	movs	r2, r1
 8002e74:	43d2      	mvns	r2, r2
 8002e76:	401a      	ands	r2, r3
 8002e78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	019b      	lsls	r3, r3, #6
 8002e7e:	22ff      	movs	r2, #255	; 0xff
 8002e80:	401a      	ands	r2, r3
 8002e82:	1dfb      	adds	r3, r7, #7
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	0018      	movs	r0, r3
 8002e88:	2303      	movs	r3, #3
 8002e8a:	4003      	ands	r3, r0
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e90:	481f      	ldr	r0, [pc, #124]	; (8002f10 <__NVIC_SetPriority+0xd4>)
 8002e92:	1dfb      	adds	r3, r7, #7
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	b25b      	sxtb	r3, r3
 8002e98:	089b      	lsrs	r3, r3, #2
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	33c0      	adds	r3, #192	; 0xc0
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002ea2:	e031      	b.n	8002f08 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ea4:	4a1b      	ldr	r2, [pc, #108]	; (8002f14 <__NVIC_SetPriority+0xd8>)
 8002ea6:	1dfb      	adds	r3, r7, #7
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	0019      	movs	r1, r3
 8002eac:	230f      	movs	r3, #15
 8002eae:	400b      	ands	r3, r1
 8002eb0:	3b08      	subs	r3, #8
 8002eb2:	089b      	lsrs	r3, r3, #2
 8002eb4:	3306      	adds	r3, #6
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	18d3      	adds	r3, r2, r3
 8002eba:	3304      	adds	r3, #4
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	1dfa      	adds	r2, r7, #7
 8002ec0:	7812      	ldrb	r2, [r2, #0]
 8002ec2:	0011      	movs	r1, r2
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	400a      	ands	r2, r1
 8002ec8:	00d2      	lsls	r2, r2, #3
 8002eca:	21ff      	movs	r1, #255	; 0xff
 8002ecc:	4091      	lsls	r1, r2
 8002ece:	000a      	movs	r2, r1
 8002ed0:	43d2      	mvns	r2, r2
 8002ed2:	401a      	ands	r2, r3
 8002ed4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	019b      	lsls	r3, r3, #6
 8002eda:	22ff      	movs	r2, #255	; 0xff
 8002edc:	401a      	ands	r2, r3
 8002ede:	1dfb      	adds	r3, r7, #7
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	4003      	ands	r3, r0
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002eec:	4809      	ldr	r0, [pc, #36]	; (8002f14 <__NVIC_SetPriority+0xd8>)
 8002eee:	1dfb      	adds	r3, r7, #7
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	001c      	movs	r4, r3
 8002ef4:	230f      	movs	r3, #15
 8002ef6:	4023      	ands	r3, r4
 8002ef8:	3b08      	subs	r3, #8
 8002efa:	089b      	lsrs	r3, r3, #2
 8002efc:	430a      	orrs	r2, r1
 8002efe:	3306      	adds	r3, #6
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	18c3      	adds	r3, r0, r3
 8002f04:	3304      	adds	r3, #4
 8002f06:	601a      	str	r2, [r3, #0]
}
 8002f08:	46c0      	nop			; (mov r8, r8)
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	b003      	add	sp, #12
 8002f0e:	bd90      	pop	{r4, r7, pc}
 8002f10:	e000e100 	.word	0xe000e100
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	4a0c      	ldr	r2, [pc, #48]	; (8002f58 <SysTick_Config+0x40>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d901      	bls.n	8002f2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e010      	b.n	8002f50 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f2e:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <SysTick_Config+0x44>)
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	3a01      	subs	r2, #1
 8002f34:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f36:	2301      	movs	r3, #1
 8002f38:	425b      	negs	r3, r3
 8002f3a:	2103      	movs	r1, #3
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f7ff ff7d 	bl	8002e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f42:	4b06      	ldr	r3, [pc, #24]	; (8002f5c <SysTick_Config+0x44>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f48:	4b04      	ldr	r3, [pc, #16]	; (8002f5c <SysTick_Config+0x44>)
 8002f4a:	2207      	movs	r2, #7
 8002f4c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	0018      	movs	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	b002      	add	sp, #8
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	00ffffff 	.word	0x00ffffff
 8002f5c:	e000e010 	.word	0xe000e010

08002f60 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60b9      	str	r1, [r7, #8]
 8002f68:	607a      	str	r2, [r7, #4]
 8002f6a:	210f      	movs	r1, #15
 8002f6c:	187b      	adds	r3, r7, r1
 8002f6e:	1c02      	adds	r2, r0, #0
 8002f70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002f72:	68ba      	ldr	r2, [r7, #8]
 8002f74:	187b      	adds	r3, r7, r1
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	b25b      	sxtb	r3, r3
 8002f7a:	0011      	movs	r1, r2
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f7ff ff5d 	bl	8002e3c <__NVIC_SetPriority>
}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	46bd      	mov	sp, r7
 8002f86:	b004      	add	sp, #16
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b082      	sub	sp, #8
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	0002      	movs	r2, r0
 8002f92:	1dfb      	adds	r3, r7, #7
 8002f94:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f96:	1dfb      	adds	r3, r7, #7
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	b25b      	sxtb	r3, r3
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	f7ff ff33 	bl	8002e08 <__NVIC_EnableIRQ>
}
 8002fa2:	46c0      	nop			; (mov r8, r8)
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	b002      	add	sp, #8
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f7ff ffaf 	bl	8002f18 <SysTick_Config>
 8002fba:	0003      	movs	r3, r0
}
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	b002      	add	sp, #8
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fd2:	e149      	b.n	8003268 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2101      	movs	r1, #1
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	4091      	lsls	r1, r2
 8002fde:	000a      	movs	r2, r1
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d100      	bne.n	8002fec <HAL_GPIO_Init+0x28>
 8002fea:	e13a      	b.n	8003262 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_Init+0x38>
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	2b12      	cmp	r3, #18
 8002ffa:	d123      	bne.n	8003044 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	08da      	lsrs	r2, r3, #3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3208      	adds	r2, #8
 8003004:	0092      	lsls	r2, r2, #2
 8003006:	58d3      	ldr	r3, [r2, r3]
 8003008:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2207      	movs	r2, #7
 800300e:	4013      	ands	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	220f      	movs	r2, #15
 8003014:	409a      	lsls	r2, r3
 8003016:	0013      	movs	r3, r2
 8003018:	43da      	mvns	r2, r3
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	4013      	ands	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	691a      	ldr	r2, [r3, #16]
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2107      	movs	r1, #7
 8003028:	400b      	ands	r3, r1
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	409a      	lsls	r2, r3
 800302e:	0013      	movs	r3, r2
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	4313      	orrs	r3, r2
 8003034:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	08da      	lsrs	r2, r3, #3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	3208      	adds	r2, #8
 800303e:	0092      	lsls	r2, r2, #2
 8003040:	6939      	ldr	r1, [r7, #16]
 8003042:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	2203      	movs	r2, #3
 8003050:	409a      	lsls	r2, r3
 8003052:	0013      	movs	r3, r2
 8003054:	43da      	mvns	r2, r3
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	4013      	ands	r3, r2
 800305a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	2203      	movs	r2, #3
 8003062:	401a      	ands	r2, r3
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	409a      	lsls	r2, r3
 800306a:	0013      	movs	r3, r2
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4313      	orrs	r3, r2
 8003070:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d00b      	beq.n	8003098 <HAL_GPIO_Init+0xd4>
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	2b02      	cmp	r3, #2
 8003086:	d007      	beq.n	8003098 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800308c:	2b11      	cmp	r3, #17
 800308e:	d003      	beq.n	8003098 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	2b12      	cmp	r3, #18
 8003096:	d130      	bne.n	80030fa <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	2203      	movs	r2, #3
 80030a4:	409a      	lsls	r2, r3
 80030a6:	0013      	movs	r3, r2
 80030a8:	43da      	mvns	r2, r3
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4013      	ands	r3, r2
 80030ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	68da      	ldr	r2, [r3, #12]
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	409a      	lsls	r2, r3
 80030ba:	0013      	movs	r3, r2
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	4313      	orrs	r3, r2
 80030c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030ce:	2201      	movs	r2, #1
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	409a      	lsls	r2, r3
 80030d4:	0013      	movs	r3, r2
 80030d6:	43da      	mvns	r2, r3
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	4013      	ands	r3, r2
 80030dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	091b      	lsrs	r3, r3, #4
 80030e4:	2201      	movs	r2, #1
 80030e6:	401a      	ands	r2, r3
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	409a      	lsls	r2, r3
 80030ec:	0013      	movs	r3, r2
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	2203      	movs	r2, #3
 8003106:	409a      	lsls	r2, r3
 8003108:	0013      	movs	r3, r2
 800310a:	43da      	mvns	r2, r3
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4013      	ands	r3, r2
 8003110:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	409a      	lsls	r2, r3
 800311c:	0013      	movs	r3, r2
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	4313      	orrs	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	2380      	movs	r3, #128	; 0x80
 8003130:	055b      	lsls	r3, r3, #21
 8003132:	4013      	ands	r3, r2
 8003134:	d100      	bne.n	8003138 <HAL_GPIO_Init+0x174>
 8003136:	e094      	b.n	8003262 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003138:	4b51      	ldr	r3, [pc, #324]	; (8003280 <HAL_GPIO_Init+0x2bc>)
 800313a:	699a      	ldr	r2, [r3, #24]
 800313c:	4b50      	ldr	r3, [pc, #320]	; (8003280 <HAL_GPIO_Init+0x2bc>)
 800313e:	2101      	movs	r1, #1
 8003140:	430a      	orrs	r2, r1
 8003142:	619a      	str	r2, [r3, #24]
 8003144:	4b4e      	ldr	r3, [pc, #312]	; (8003280 <HAL_GPIO_Init+0x2bc>)
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	2201      	movs	r2, #1
 800314a:	4013      	ands	r3, r2
 800314c:	60bb      	str	r3, [r7, #8]
 800314e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003150:	4a4c      	ldr	r2, [pc, #304]	; (8003284 <HAL_GPIO_Init+0x2c0>)
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	089b      	lsrs	r3, r3, #2
 8003156:	3302      	adds	r3, #2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	589b      	ldr	r3, [r3, r2]
 800315c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2203      	movs	r2, #3
 8003162:	4013      	ands	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	220f      	movs	r2, #15
 8003168:	409a      	lsls	r2, r3
 800316a:	0013      	movs	r3, r2
 800316c:	43da      	mvns	r2, r3
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	4013      	ands	r3, r2
 8003172:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	2390      	movs	r3, #144	; 0x90
 8003178:	05db      	lsls	r3, r3, #23
 800317a:	429a      	cmp	r2, r3
 800317c:	d00d      	beq.n	800319a <HAL_GPIO_Init+0x1d6>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a41      	ldr	r2, [pc, #260]	; (8003288 <HAL_GPIO_Init+0x2c4>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d007      	beq.n	8003196 <HAL_GPIO_Init+0x1d2>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a40      	ldr	r2, [pc, #256]	; (800328c <HAL_GPIO_Init+0x2c8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d101      	bne.n	8003192 <HAL_GPIO_Init+0x1ce>
 800318e:	2302      	movs	r3, #2
 8003190:	e004      	b.n	800319c <HAL_GPIO_Init+0x1d8>
 8003192:	2305      	movs	r3, #5
 8003194:	e002      	b.n	800319c <HAL_GPIO_Init+0x1d8>
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <HAL_GPIO_Init+0x1d8>
 800319a:	2300      	movs	r3, #0
 800319c:	697a      	ldr	r2, [r7, #20]
 800319e:	2103      	movs	r1, #3
 80031a0:	400a      	ands	r2, r1
 80031a2:	0092      	lsls	r2, r2, #2
 80031a4:	4093      	lsls	r3, r2
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80031ac:	4935      	ldr	r1, [pc, #212]	; (8003284 <HAL_GPIO_Init+0x2c0>)
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	089b      	lsrs	r3, r3, #2
 80031b2:	3302      	adds	r3, #2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031ba:	4b35      	ldr	r3, [pc, #212]	; (8003290 <HAL_GPIO_Init+0x2cc>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	43da      	mvns	r2, r3
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	4013      	ands	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	2380      	movs	r3, #128	; 0x80
 80031d0:	025b      	lsls	r3, r3, #9
 80031d2:	4013      	ands	r3, r2
 80031d4:	d003      	beq.n	80031de <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4313      	orrs	r3, r2
 80031dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80031de:	4b2c      	ldr	r3, [pc, #176]	; (8003290 <HAL_GPIO_Init+0x2cc>)
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80031e4:	4b2a      	ldr	r3, [pc, #168]	; (8003290 <HAL_GPIO_Init+0x2cc>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	43da      	mvns	r2, r3
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	4013      	ands	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	2380      	movs	r3, #128	; 0x80
 80031fa:	029b      	lsls	r3, r3, #10
 80031fc:	4013      	ands	r3, r2
 80031fe:	d003      	beq.n	8003208 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4313      	orrs	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003208:	4b21      	ldr	r3, [pc, #132]	; (8003290 <HAL_GPIO_Init+0x2cc>)
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800320e:	4b20      	ldr	r3, [pc, #128]	; (8003290 <HAL_GPIO_Init+0x2cc>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	43da      	mvns	r2, r3
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4013      	ands	r3, r2
 800321c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	2380      	movs	r3, #128	; 0x80
 8003224:	035b      	lsls	r3, r3, #13
 8003226:	4013      	ands	r3, r2
 8003228:	d003      	beq.n	8003232 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4313      	orrs	r3, r2
 8003230:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003232:	4b17      	ldr	r3, [pc, #92]	; (8003290 <HAL_GPIO_Init+0x2cc>)
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003238:	4b15      	ldr	r3, [pc, #84]	; (8003290 <HAL_GPIO_Init+0x2cc>)
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	43da      	mvns	r2, r3
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4013      	ands	r3, r2
 8003246:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	2380      	movs	r3, #128	; 0x80
 800324e:	039b      	lsls	r3, r3, #14
 8003250:	4013      	ands	r3, r2
 8003252:	d003      	beq.n	800325c <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4313      	orrs	r3, r2
 800325a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800325c:	4b0c      	ldr	r3, [pc, #48]	; (8003290 <HAL_GPIO_Init+0x2cc>)
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	3301      	adds	r3, #1
 8003266:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	40da      	lsrs	r2, r3
 8003270:	1e13      	subs	r3, r2, #0
 8003272:	d000      	beq.n	8003276 <HAL_GPIO_Init+0x2b2>
 8003274:	e6ae      	b.n	8002fd4 <HAL_GPIO_Init+0x10>
  } 
}
 8003276:	46c0      	nop			; (mov r8, r8)
 8003278:	46bd      	mov	sp, r7
 800327a:	b006      	add	sp, #24
 800327c:	bd80      	pop	{r7, pc}
 800327e:	46c0      	nop			; (mov r8, r8)
 8003280:	40021000 	.word	0x40021000
 8003284:	40010000 	.word	0x40010000
 8003288:	48000400 	.word	0x48000400
 800328c:	48000800 	.word	0x48000800
 8003290:	40010400 	.word	0x40010400

08003294 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	000a      	movs	r2, r1
 800329e:	1cbb      	adds	r3, r7, #2
 80032a0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	1cba      	adds	r2, r7, #2
 80032a8:	8812      	ldrh	r2, [r2, #0]
 80032aa:	4013      	ands	r3, r2
 80032ac:	d004      	beq.n	80032b8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80032ae:	230f      	movs	r3, #15
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	2201      	movs	r2, #1
 80032b4:	701a      	strb	r2, [r3, #0]
 80032b6:	e003      	b.n	80032c0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032b8:	230f      	movs	r3, #15
 80032ba:	18fb      	adds	r3, r7, r3
 80032bc:	2200      	movs	r2, #0
 80032be:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80032c0:	230f      	movs	r3, #15
 80032c2:	18fb      	adds	r3, r7, r3
 80032c4:	781b      	ldrb	r3, [r3, #0]
  }
 80032c6:	0018      	movs	r0, r3
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b004      	add	sp, #16
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b082      	sub	sp, #8
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
 80032d6:	0008      	movs	r0, r1
 80032d8:	0011      	movs	r1, r2
 80032da:	1cbb      	adds	r3, r7, #2
 80032dc:	1c02      	adds	r2, r0, #0
 80032de:	801a      	strh	r2, [r3, #0]
 80032e0:	1c7b      	adds	r3, r7, #1
 80032e2:	1c0a      	adds	r2, r1, #0
 80032e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032e6:	1c7b      	adds	r3, r7, #1
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d004      	beq.n	80032f8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032ee:	1cbb      	adds	r3, r7, #2
 80032f0:	881a      	ldrh	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80032f6:	e003      	b.n	8003300 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032f8:	1cbb      	adds	r3, r7, #2
 80032fa:	881a      	ldrh	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003300:	46c0      	nop			; (mov r8, r8)
 8003302:	46bd      	mov	sp, r7
 8003304:	b002      	add	sp, #8
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e082      	b.n	8003420 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2241      	movs	r2, #65	; 0x41
 800331e:	5c9b      	ldrb	r3, [r3, r2]
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d107      	bne.n	8003336 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2240      	movs	r2, #64	; 0x40
 800332a:	2100      	movs	r1, #0
 800332c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	0018      	movs	r0, r3
 8003332:	f7ff f839 	bl	80023a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2241      	movs	r2, #65	; 0x41
 800333a:	2124      	movs	r1, #36	; 0x24
 800333c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2101      	movs	r1, #1
 800334a:	438a      	bics	r2, r1
 800334c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4934      	ldr	r1, [pc, #208]	; (8003428 <HAL_I2C_Init+0x120>)
 8003358:	400a      	ands	r2, r1
 800335a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	689a      	ldr	r2, [r3, #8]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4931      	ldr	r1, [pc, #196]	; (800342c <HAL_I2C_Init+0x124>)
 8003368:	400a      	ands	r2, r1
 800336a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d108      	bne.n	8003386 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2180      	movs	r1, #128	; 0x80
 800337e:	0209      	lsls	r1, r1, #8
 8003380:	430a      	orrs	r2, r1
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	e007      	b.n	8003396 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2184      	movs	r1, #132	; 0x84
 8003390:	0209      	lsls	r1, r1, #8
 8003392:	430a      	orrs	r2, r1
 8003394:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	2b02      	cmp	r3, #2
 800339c:	d104      	bne.n	80033a8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2280      	movs	r2, #128	; 0x80
 80033a4:	0112      	lsls	r2, r2, #4
 80033a6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	491f      	ldr	r1, [pc, #124]	; (8003430 <HAL_I2C_Init+0x128>)
 80033b4:	430a      	orrs	r2, r1
 80033b6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	491a      	ldr	r1, [pc, #104]	; (800342c <HAL_I2C_Init+0x124>)
 80033c4:	400a      	ands	r2, r1
 80033c6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691a      	ldr	r2, [r3, #16]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	431a      	orrs	r2, r3
 80033d2:	0011      	movs	r1, r2
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	021a      	lsls	r2, r3, #8
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69d9      	ldr	r1, [r3, #28]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a1a      	ldr	r2, [r3, #32]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2101      	movs	r1, #1
 80033fe:	430a      	orrs	r2, r1
 8003400:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2241      	movs	r2, #65	; 0x41
 800340c:	2120      	movs	r1, #32
 800340e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2242      	movs	r2, #66	; 0x42
 800341a:	2100      	movs	r1, #0
 800341c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	0018      	movs	r0, r3
 8003422:	46bd      	mov	sp, r7
 8003424:	b002      	add	sp, #8
 8003426:	bd80      	pop	{r7, pc}
 8003428:	f0ffffff 	.word	0xf0ffffff
 800342c:	ffff7fff 	.word	0xffff7fff
 8003430:	02008000 	.word	0x02008000

08003434 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003434:	b590      	push	{r4, r7, lr}
 8003436:	b089      	sub	sp, #36	; 0x24
 8003438:	af02      	add	r7, sp, #8
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	000c      	movs	r4, r1
 800343e:	0010      	movs	r0, r2
 8003440:	0019      	movs	r1, r3
 8003442:	230a      	movs	r3, #10
 8003444:	18fb      	adds	r3, r7, r3
 8003446:	1c22      	adds	r2, r4, #0
 8003448:	801a      	strh	r2, [r3, #0]
 800344a:	2308      	movs	r3, #8
 800344c:	18fb      	adds	r3, r7, r3
 800344e:	1c02      	adds	r2, r0, #0
 8003450:	801a      	strh	r2, [r3, #0]
 8003452:	1dbb      	adds	r3, r7, #6
 8003454:	1c0a      	adds	r2, r1, #0
 8003456:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2241      	movs	r2, #65	; 0x41
 800345c:	5c9b      	ldrb	r3, [r3, r2]
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b20      	cmp	r3, #32
 8003462:	d000      	beq.n	8003466 <HAL_I2C_Mem_Write+0x32>
 8003464:	e10c      	b.n	8003680 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003468:	2b00      	cmp	r3, #0
 800346a:	d004      	beq.n	8003476 <HAL_I2C_Mem_Write+0x42>
 800346c:	232c      	movs	r3, #44	; 0x2c
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	881b      	ldrh	r3, [r3, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d105      	bne.n	8003482 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2280      	movs	r2, #128	; 0x80
 800347a:	0092      	lsls	r2, r2, #2
 800347c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e0ff      	b.n	8003682 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2240      	movs	r2, #64	; 0x40
 8003486:	5c9b      	ldrb	r3, [r3, r2]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d101      	bne.n	8003490 <HAL_I2C_Mem_Write+0x5c>
 800348c:	2302      	movs	r3, #2
 800348e:	e0f8      	b.n	8003682 <HAL_I2C_Mem_Write+0x24e>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2240      	movs	r2, #64	; 0x40
 8003494:	2101      	movs	r1, #1
 8003496:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003498:	f7ff f974 	bl	8002784 <HAL_GetTick>
 800349c:	0003      	movs	r3, r0
 800349e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034a0:	2380      	movs	r3, #128	; 0x80
 80034a2:	0219      	lsls	r1, r3, #8
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	2319      	movs	r3, #25
 80034ac:	2201      	movs	r2, #1
 80034ae:	f000 fb0b 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 80034b2:	1e03      	subs	r3, r0, #0
 80034b4:	d001      	beq.n	80034ba <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e0e3      	b.n	8003682 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2241      	movs	r2, #65	; 0x41
 80034be:	2121      	movs	r1, #33	; 0x21
 80034c0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2242      	movs	r2, #66	; 0x42
 80034c6:	2140      	movs	r1, #64	; 0x40
 80034c8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	222c      	movs	r2, #44	; 0x2c
 80034da:	18ba      	adds	r2, r7, r2
 80034dc:	8812      	ldrh	r2, [r2, #0]
 80034de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034e6:	1dbb      	adds	r3, r7, #6
 80034e8:	881c      	ldrh	r4, [r3, #0]
 80034ea:	2308      	movs	r3, #8
 80034ec:	18fb      	adds	r3, r7, r3
 80034ee:	881a      	ldrh	r2, [r3, #0]
 80034f0:	230a      	movs	r3, #10
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	8819      	ldrh	r1, [r3, #0]
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	9301      	str	r3, [sp, #4]
 80034fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	0023      	movs	r3, r4
 8003502:	f000 f9f9 	bl	80038f8 <I2C_RequestMemoryWrite>
 8003506:	1e03      	subs	r3, r0, #0
 8003508:	d005      	beq.n	8003516 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2240      	movs	r2, #64	; 0x40
 800350e:	2100      	movs	r1, #0
 8003510:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e0b5      	b.n	8003682 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800351a:	b29b      	uxth	r3, r3
 800351c:	2bff      	cmp	r3, #255	; 0xff
 800351e:	d911      	bls.n	8003544 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	22ff      	movs	r2, #255	; 0xff
 8003524:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800352a:	b2da      	uxtb	r2, r3
 800352c:	2380      	movs	r3, #128	; 0x80
 800352e:	045c      	lsls	r4, r3, #17
 8003530:	230a      	movs	r3, #10
 8003532:	18fb      	adds	r3, r7, r3
 8003534:	8819      	ldrh	r1, [r3, #0]
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	2300      	movs	r3, #0
 800353a:	9300      	str	r3, [sp, #0]
 800353c:	0023      	movs	r3, r4
 800353e:	f000 fbe3 	bl	8003d08 <I2C_TransferConfig>
 8003542:	e012      	b.n	800356a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003548:	b29a      	uxth	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003552:	b2da      	uxtb	r2, r3
 8003554:	2380      	movs	r3, #128	; 0x80
 8003556:	049c      	lsls	r4, r3, #18
 8003558:	230a      	movs	r3, #10
 800355a:	18fb      	adds	r3, r7, r3
 800355c:	8819      	ldrh	r1, [r3, #0]
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	2300      	movs	r3, #0
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	0023      	movs	r3, r4
 8003566:	f000 fbcf 	bl	8003d08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	0018      	movs	r0, r3
 8003572:	f000 fae8 	bl	8003b46 <I2C_WaitOnTXISFlagUntilTimeout>
 8003576:	1e03      	subs	r3, r0, #0
 8003578:	d001      	beq.n	800357e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e081      	b.n	8003682 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003582:	781a      	ldrb	r2, [r3, #0]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358e:	1c5a      	adds	r2, r3, #1
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003598:	b29b      	uxth	r3, r3
 800359a:	3b01      	subs	r3, #1
 800359c:	b29a      	uxth	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d03a      	beq.n	800362e <HAL_I2C_Mem_Write+0x1fa>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d136      	bne.n	800362e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	0013      	movs	r3, r2
 80035ca:	2200      	movs	r2, #0
 80035cc:	2180      	movs	r1, #128	; 0x80
 80035ce:	f000 fa7b 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 80035d2:	1e03      	subs	r3, r0, #0
 80035d4:	d001      	beq.n	80035da <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e053      	b.n	8003682 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035de:	b29b      	uxth	r3, r3
 80035e0:	2bff      	cmp	r3, #255	; 0xff
 80035e2:	d911      	bls.n	8003608 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	22ff      	movs	r2, #255	; 0xff
 80035e8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ee:	b2da      	uxtb	r2, r3
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	045c      	lsls	r4, r3, #17
 80035f4:	230a      	movs	r3, #10
 80035f6:	18fb      	adds	r3, r7, r3
 80035f8:	8819      	ldrh	r1, [r3, #0]
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	2300      	movs	r3, #0
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	0023      	movs	r3, r4
 8003602:	f000 fb81 	bl	8003d08 <I2C_TransferConfig>
 8003606:	e012      	b.n	800362e <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360c:	b29a      	uxth	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003616:	b2da      	uxtb	r2, r3
 8003618:	2380      	movs	r3, #128	; 0x80
 800361a:	049c      	lsls	r4, r3, #18
 800361c:	230a      	movs	r3, #10
 800361e:	18fb      	adds	r3, r7, r3
 8003620:	8819      	ldrh	r1, [r3, #0]
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	2300      	movs	r3, #0
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	0023      	movs	r3, r4
 800362a:	f000 fb6d 	bl	8003d08 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003632:	b29b      	uxth	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d198      	bne.n	800356a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	0018      	movs	r0, r3
 8003640:	f000 fac0 	bl	8003bc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003644:	1e03      	subs	r3, r0, #0
 8003646:	d001      	beq.n	800364c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e01a      	b.n	8003682 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2220      	movs	r2, #32
 8003652:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	490b      	ldr	r1, [pc, #44]	; (800368c <HAL_I2C_Mem_Write+0x258>)
 8003660:	400a      	ands	r2, r1
 8003662:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2241      	movs	r2, #65	; 0x41
 8003668:	2120      	movs	r1, #32
 800366a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2242      	movs	r2, #66	; 0x42
 8003670:	2100      	movs	r1, #0
 8003672:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2240      	movs	r2, #64	; 0x40
 8003678:	2100      	movs	r1, #0
 800367a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800367c:	2300      	movs	r3, #0
 800367e:	e000      	b.n	8003682 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8003680:	2302      	movs	r3, #2
  }
}
 8003682:	0018      	movs	r0, r3
 8003684:	46bd      	mov	sp, r7
 8003686:	b007      	add	sp, #28
 8003688:	bd90      	pop	{r4, r7, pc}
 800368a:	46c0      	nop			; (mov r8, r8)
 800368c:	fe00e800 	.word	0xfe00e800

08003690 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003690:	b590      	push	{r4, r7, lr}
 8003692:	b089      	sub	sp, #36	; 0x24
 8003694:	af02      	add	r7, sp, #8
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	000c      	movs	r4, r1
 800369a:	0010      	movs	r0, r2
 800369c:	0019      	movs	r1, r3
 800369e:	230a      	movs	r3, #10
 80036a0:	18fb      	adds	r3, r7, r3
 80036a2:	1c22      	adds	r2, r4, #0
 80036a4:	801a      	strh	r2, [r3, #0]
 80036a6:	2308      	movs	r3, #8
 80036a8:	18fb      	adds	r3, r7, r3
 80036aa:	1c02      	adds	r2, r0, #0
 80036ac:	801a      	strh	r2, [r3, #0]
 80036ae:	1dbb      	adds	r3, r7, #6
 80036b0:	1c0a      	adds	r2, r1, #0
 80036b2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2241      	movs	r2, #65	; 0x41
 80036b8:	5c9b      	ldrb	r3, [r3, r2]
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2b20      	cmp	r3, #32
 80036be:	d000      	beq.n	80036c2 <HAL_I2C_Mem_Read+0x32>
 80036c0:	e110      	b.n	80038e4 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80036c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d004      	beq.n	80036d2 <HAL_I2C_Mem_Read+0x42>
 80036c8:	232c      	movs	r3, #44	; 0x2c
 80036ca:	18fb      	adds	r3, r7, r3
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d105      	bne.n	80036de <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2280      	movs	r2, #128	; 0x80
 80036d6:	0092      	lsls	r2, r2, #2
 80036d8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e103      	b.n	80038e6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2240      	movs	r2, #64	; 0x40
 80036e2:	5c9b      	ldrb	r3, [r3, r2]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_I2C_Mem_Read+0x5c>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e0fc      	b.n	80038e6 <HAL_I2C_Mem_Read+0x256>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2240      	movs	r2, #64	; 0x40
 80036f0:	2101      	movs	r1, #1
 80036f2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80036f4:	f7ff f846 	bl	8002784 <HAL_GetTick>
 80036f8:	0003      	movs	r3, r0
 80036fa:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	0219      	lsls	r1, r3, #8
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	2319      	movs	r3, #25
 8003708:	2201      	movs	r2, #1
 800370a:	f000 f9dd 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 800370e:	1e03      	subs	r3, r0, #0
 8003710:	d001      	beq.n	8003716 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e0e7      	b.n	80038e6 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2241      	movs	r2, #65	; 0x41
 800371a:	2122      	movs	r1, #34	; 0x22
 800371c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2242      	movs	r2, #66	; 0x42
 8003722:	2140      	movs	r1, #64	; 0x40
 8003724:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003730:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	222c      	movs	r2, #44	; 0x2c
 8003736:	18ba      	adds	r2, r7, r2
 8003738:	8812      	ldrh	r2, [r2, #0]
 800373a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003742:	1dbb      	adds	r3, r7, #6
 8003744:	881c      	ldrh	r4, [r3, #0]
 8003746:	2308      	movs	r3, #8
 8003748:	18fb      	adds	r3, r7, r3
 800374a:	881a      	ldrh	r2, [r3, #0]
 800374c:	230a      	movs	r3, #10
 800374e:	18fb      	adds	r3, r7, r3
 8003750:	8819      	ldrh	r1, [r3, #0]
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	9301      	str	r3, [sp, #4]
 8003758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	0023      	movs	r3, r4
 800375e:	f000 f92f 	bl	80039c0 <I2C_RequestMemoryRead>
 8003762:	1e03      	subs	r3, r0, #0
 8003764:	d005      	beq.n	8003772 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2240      	movs	r2, #64	; 0x40
 800376a:	2100      	movs	r1, #0
 800376c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e0b9      	b.n	80038e6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003776:	b29b      	uxth	r3, r3
 8003778:	2bff      	cmp	r3, #255	; 0xff
 800377a:	d911      	bls.n	80037a0 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	22ff      	movs	r2, #255	; 0xff
 8003780:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003786:	b2da      	uxtb	r2, r3
 8003788:	2380      	movs	r3, #128	; 0x80
 800378a:	045c      	lsls	r4, r3, #17
 800378c:	230a      	movs	r3, #10
 800378e:	18fb      	adds	r3, r7, r3
 8003790:	8819      	ldrh	r1, [r3, #0]
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	4b56      	ldr	r3, [pc, #344]	; (80038f0 <HAL_I2C_Mem_Read+0x260>)
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	0023      	movs	r3, r4
 800379a:	f000 fab5 	bl	8003d08 <I2C_TransferConfig>
 800379e:	e012      	b.n	80037c6 <HAL_I2C_Mem_Read+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	2380      	movs	r3, #128	; 0x80
 80037b2:	049c      	lsls	r4, r3, #18
 80037b4:	230a      	movs	r3, #10
 80037b6:	18fb      	adds	r3, r7, r3
 80037b8:	8819      	ldrh	r1, [r3, #0]
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	4b4c      	ldr	r3, [pc, #304]	; (80038f0 <HAL_I2C_Mem_Read+0x260>)
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	0023      	movs	r3, r4
 80037c2:	f000 faa1 	bl	8003d08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80037c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	0013      	movs	r3, r2
 80037d0:	2200      	movs	r2, #0
 80037d2:	2104      	movs	r1, #4
 80037d4:	f000 f978 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 80037d8:	1e03      	subs	r3, r0, #0
 80037da:	d001      	beq.n	80037e0 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e082      	b.n	80038e6 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f2:	1c5a      	adds	r2, r3, #1
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037fc:	3b01      	subs	r3, #1
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d03a      	beq.n	8003892 <HAL_I2C_Mem_Read+0x202>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003820:	2b00      	cmp	r3, #0
 8003822:	d136      	bne.n	8003892 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003824:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	0013      	movs	r3, r2
 800382e:	2200      	movs	r2, #0
 8003830:	2180      	movs	r1, #128	; 0x80
 8003832:	f000 f949 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 8003836:	1e03      	subs	r3, r0, #0
 8003838:	d001      	beq.n	800383e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e053      	b.n	80038e6 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003842:	b29b      	uxth	r3, r3
 8003844:	2bff      	cmp	r3, #255	; 0xff
 8003846:	d911      	bls.n	800386c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	22ff      	movs	r2, #255	; 0xff
 800384c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003852:	b2da      	uxtb	r2, r3
 8003854:	2380      	movs	r3, #128	; 0x80
 8003856:	045c      	lsls	r4, r3, #17
 8003858:	230a      	movs	r3, #10
 800385a:	18fb      	adds	r3, r7, r3
 800385c:	8819      	ldrh	r1, [r3, #0]
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	2300      	movs	r3, #0
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	0023      	movs	r3, r4
 8003866:	f000 fa4f 	bl	8003d08 <I2C_TransferConfig>
 800386a:	e012      	b.n	8003892 <HAL_I2C_Mem_Read+0x202>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800387a:	b2da      	uxtb	r2, r3
 800387c:	2380      	movs	r3, #128	; 0x80
 800387e:	049c      	lsls	r4, r3, #18
 8003880:	230a      	movs	r3, #10
 8003882:	18fb      	adds	r3, r7, r3
 8003884:	8819      	ldrh	r1, [r3, #0]
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	2300      	movs	r3, #0
 800388a:	9300      	str	r3, [sp, #0]
 800388c:	0023      	movs	r3, r4
 800388e:	f000 fa3b 	bl	8003d08 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003896:	b29b      	uxth	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	d194      	bne.n	80037c6 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800389c:	697a      	ldr	r2, [r7, #20]
 800389e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	0018      	movs	r0, r3
 80038a4:	f000 f98e 	bl	8003bc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80038a8:	1e03      	subs	r3, r0, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e01a      	b.n	80038e6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2220      	movs	r2, #32
 80038b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	490c      	ldr	r1, [pc, #48]	; (80038f4 <HAL_I2C_Mem_Read+0x264>)
 80038c4:	400a      	ands	r2, r1
 80038c6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2241      	movs	r2, #65	; 0x41
 80038cc:	2120      	movs	r1, #32
 80038ce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2242      	movs	r2, #66	; 0x42
 80038d4:	2100      	movs	r1, #0
 80038d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2240      	movs	r2, #64	; 0x40
 80038dc:	2100      	movs	r1, #0
 80038de:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	e000      	b.n	80038e6 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80038e4:	2302      	movs	r3, #2
  }
}
 80038e6:	0018      	movs	r0, r3
 80038e8:	46bd      	mov	sp, r7
 80038ea:	b007      	add	sp, #28
 80038ec:	bd90      	pop	{r4, r7, pc}
 80038ee:	46c0      	nop			; (mov r8, r8)
 80038f0:	80002400 	.word	0x80002400
 80038f4:	fe00e800 	.word	0xfe00e800

080038f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038f8:	b5b0      	push	{r4, r5, r7, lr}
 80038fa:	b086      	sub	sp, #24
 80038fc:	af02      	add	r7, sp, #8
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	000c      	movs	r4, r1
 8003902:	0010      	movs	r0, r2
 8003904:	0019      	movs	r1, r3
 8003906:	250a      	movs	r5, #10
 8003908:	197b      	adds	r3, r7, r5
 800390a:	1c22      	adds	r2, r4, #0
 800390c:	801a      	strh	r2, [r3, #0]
 800390e:	2308      	movs	r3, #8
 8003910:	18fb      	adds	r3, r7, r3
 8003912:	1c02      	adds	r2, r0, #0
 8003914:	801a      	strh	r2, [r3, #0]
 8003916:	1dbb      	adds	r3, r7, #6
 8003918:	1c0a      	adds	r2, r1, #0
 800391a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800391c:	1dbb      	adds	r3, r7, #6
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	b2da      	uxtb	r2, r3
 8003922:	2380      	movs	r3, #128	; 0x80
 8003924:	045c      	lsls	r4, r3, #17
 8003926:	197b      	adds	r3, r7, r5
 8003928:	8819      	ldrh	r1, [r3, #0]
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	4b23      	ldr	r3, [pc, #140]	; (80039bc <I2C_RequestMemoryWrite+0xc4>)
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	0023      	movs	r3, r4
 8003932:	f000 f9e9 	bl	8003d08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003936:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003938:	6a39      	ldr	r1, [r7, #32]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	0018      	movs	r0, r3
 800393e:	f000 f902 	bl	8003b46 <I2C_WaitOnTXISFlagUntilTimeout>
 8003942:	1e03      	subs	r3, r0, #0
 8003944:	d001      	beq.n	800394a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e033      	b.n	80039b2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800394a:	1dbb      	adds	r3, r7, #6
 800394c:	881b      	ldrh	r3, [r3, #0]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d107      	bne.n	8003962 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003952:	2308      	movs	r3, #8
 8003954:	18fb      	adds	r3, r7, r3
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	b2da      	uxtb	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	629a      	str	r2, [r3, #40]	; 0x28
 8003960:	e019      	b.n	8003996 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003962:	2308      	movs	r3, #8
 8003964:	18fb      	adds	r3, r7, r3
 8003966:	881b      	ldrh	r3, [r3, #0]
 8003968:	0a1b      	lsrs	r3, r3, #8
 800396a:	b29b      	uxth	r3, r3
 800396c:	b2da      	uxtb	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003976:	6a39      	ldr	r1, [r7, #32]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	0018      	movs	r0, r3
 800397c:	f000 f8e3 	bl	8003b46 <I2C_WaitOnTXISFlagUntilTimeout>
 8003980:	1e03      	subs	r3, r0, #0
 8003982:	d001      	beq.n	8003988 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e014      	b.n	80039b2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003988:	2308      	movs	r3, #8
 800398a:	18fb      	adds	r3, r7, r3
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	b2da      	uxtb	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003996:	6a3a      	ldr	r2, [r7, #32]
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	9300      	str	r3, [sp, #0]
 800399e:	0013      	movs	r3, r2
 80039a0:	2200      	movs	r2, #0
 80039a2:	2180      	movs	r1, #128	; 0x80
 80039a4:	f000 f890 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 80039a8:	1e03      	subs	r3, r0, #0
 80039aa:	d001      	beq.n	80039b0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e000      	b.n	80039b2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	0018      	movs	r0, r3
 80039b4:	46bd      	mov	sp, r7
 80039b6:	b004      	add	sp, #16
 80039b8:	bdb0      	pop	{r4, r5, r7, pc}
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	80002000 	.word	0x80002000

080039c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039c0:	b5b0      	push	{r4, r5, r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af02      	add	r7, sp, #8
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	000c      	movs	r4, r1
 80039ca:	0010      	movs	r0, r2
 80039cc:	0019      	movs	r1, r3
 80039ce:	250a      	movs	r5, #10
 80039d0:	197b      	adds	r3, r7, r5
 80039d2:	1c22      	adds	r2, r4, #0
 80039d4:	801a      	strh	r2, [r3, #0]
 80039d6:	2308      	movs	r3, #8
 80039d8:	18fb      	adds	r3, r7, r3
 80039da:	1c02      	adds	r2, r0, #0
 80039dc:	801a      	strh	r2, [r3, #0]
 80039de:	1dbb      	adds	r3, r7, #6
 80039e0:	1c0a      	adds	r2, r1, #0
 80039e2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80039e4:	1dbb      	adds	r3, r7, #6
 80039e6:	881b      	ldrh	r3, [r3, #0]
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	197b      	adds	r3, r7, r5
 80039ec:	8819      	ldrh	r1, [r3, #0]
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	4b23      	ldr	r3, [pc, #140]	; (8003a80 <I2C_RequestMemoryRead+0xc0>)
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	2300      	movs	r3, #0
 80039f6:	f000 f987 	bl	8003d08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fc:	6a39      	ldr	r1, [r7, #32]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	0018      	movs	r0, r3
 8003a02:	f000 f8a0 	bl	8003b46 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a06:	1e03      	subs	r3, r0, #0
 8003a08:	d001      	beq.n	8003a0e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e033      	b.n	8003a76 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a0e:	1dbb      	adds	r3, r7, #6
 8003a10:	881b      	ldrh	r3, [r3, #0]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d107      	bne.n	8003a26 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a16:	2308      	movs	r3, #8
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	881b      	ldrh	r3, [r3, #0]
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	629a      	str	r2, [r3, #40]	; 0x28
 8003a24:	e019      	b.n	8003a5a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a26:	2308      	movs	r3, #8
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	881b      	ldrh	r3, [r3, #0]
 8003a2c:	0a1b      	lsrs	r3, r3, #8
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	b2da      	uxtb	r2, r3
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a3a:	6a39      	ldr	r1, [r7, #32]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	0018      	movs	r0, r3
 8003a40:	f000 f881 	bl	8003b46 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a44:	1e03      	subs	r3, r0, #0
 8003a46:	d001      	beq.n	8003a4c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e014      	b.n	8003a76 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a4c:	2308      	movs	r3, #8
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	881b      	ldrh	r3, [r3, #0]
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003a5a:	6a3a      	ldr	r2, [r7, #32]
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	0013      	movs	r3, r2
 8003a64:	2200      	movs	r2, #0
 8003a66:	2140      	movs	r1, #64	; 0x40
 8003a68:	f000 f82e 	bl	8003ac8 <I2C_WaitOnFlagUntilTimeout>
 8003a6c:	1e03      	subs	r3, r0, #0
 8003a6e:	d001      	beq.n	8003a74 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e000      	b.n	8003a76 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	0018      	movs	r0, r3
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	b004      	add	sp, #16
 8003a7c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a7e:	46c0      	nop			; (mov r8, r8)
 8003a80:	80002000 	.word	0x80002000

08003a84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	2202      	movs	r2, #2
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d103      	bne.n	8003aa2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	4013      	ands	r3, r2
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d007      	beq.n	8003ac0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	699a      	ldr	r2, [r3, #24]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2101      	movs	r1, #1
 8003abc:	430a      	orrs	r2, r1
 8003abe:	619a      	str	r2, [r3, #24]
  }
}
 8003ac0:	46c0      	nop			; (mov r8, r8)
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	b002      	add	sp, #8
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	603b      	str	r3, [r7, #0]
 8003ad4:	1dfb      	adds	r3, r7, #7
 8003ad6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ad8:	e021      	b.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	3301      	adds	r3, #1
 8003ade:	d01e      	beq.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae0:	f7fe fe50 	bl	8002784 <HAL_GetTick>
 8003ae4:	0002      	movs	r2, r0
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d302      	bcc.n	8003af6 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d113      	bne.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afa:	2220      	movs	r2, #32
 8003afc:	431a      	orrs	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2241      	movs	r2, #65	; 0x41
 8003b06:	2120      	movs	r1, #32
 8003b08:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2242      	movs	r2, #66	; 0x42
 8003b0e:	2100      	movs	r1, #0
 8003b10:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2240      	movs	r2, #64	; 0x40
 8003b16:	2100      	movs	r1, #0
 8003b18:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e00f      	b.n	8003b3e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	68ba      	ldr	r2, [r7, #8]
 8003b26:	4013      	ands	r3, r2
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	425a      	negs	r2, r3
 8003b2e:	4153      	adcs	r3, r2
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	001a      	movs	r2, r3
 8003b34:	1dfb      	adds	r3, r7, #7
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d0ce      	beq.n	8003ada <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	0018      	movs	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b004      	add	sp, #16
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b084      	sub	sp, #16
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	60f8      	str	r0, [r7, #12]
 8003b4e:	60b9      	str	r1, [r7, #8]
 8003b50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b52:	e02b      	b.n	8003bac <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	68b9      	ldr	r1, [r7, #8]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f000 f86e 	bl	8003c3c <I2C_IsAcknowledgeFailed>
 8003b60:	1e03      	subs	r3, r0, #0
 8003b62:	d001      	beq.n	8003b68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e029      	b.n	8003bbc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	d01e      	beq.n	8003bac <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b6e:	f7fe fe09 	bl	8002784 <HAL_GetTick>
 8003b72:	0002      	movs	r2, r0
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d302      	bcc.n	8003b84 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d113      	bne.n	8003bac <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b88:	2220      	movs	r2, #32
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2241      	movs	r2, #65	; 0x41
 8003b94:	2120      	movs	r1, #32
 8003b96:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2242      	movs	r2, #66	; 0x42
 8003b9c:	2100      	movs	r1, #0
 8003b9e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2240      	movs	r2, #64	; 0x40
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e007      	b.n	8003bbc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d1cc      	bne.n	8003b54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b004      	add	sp, #16
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bd0:	e028      	b.n	8003c24 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	68b9      	ldr	r1, [r7, #8]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	0018      	movs	r0, r3
 8003bda:	f000 f82f 	bl	8003c3c <I2C_IsAcknowledgeFailed>
 8003bde:	1e03      	subs	r3, r0, #0
 8003be0:	d001      	beq.n	8003be6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e026      	b.n	8003c34 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be6:	f7fe fdcd 	bl	8002784 <HAL_GetTick>
 8003bea:	0002      	movs	r2, r0
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d302      	bcc.n	8003bfc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d113      	bne.n	8003c24 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c00:	2220      	movs	r2, #32
 8003c02:	431a      	orrs	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2241      	movs	r2, #65	; 0x41
 8003c0c:	2120      	movs	r1, #32
 8003c0e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2242      	movs	r2, #66	; 0x42
 8003c14:	2100      	movs	r1, #0
 8003c16:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2240      	movs	r2, #64	; 0x40
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e007      	b.n	8003c34 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b20      	cmp	r3, #32
 8003c30:	d1cf      	bne.n	8003bd2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003c32:	2300      	movs	r3, #0
}
 8003c34:	0018      	movs	r0, r3
 8003c36:	46bd      	mov	sp, r7
 8003c38:	b004      	add	sp, #16
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	2210      	movs	r2, #16
 8003c50:	4013      	ands	r3, r2
 8003c52:	2b10      	cmp	r3, #16
 8003c54:	d151      	bne.n	8003cfa <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c56:	e021      	b.n	8003c9c <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	d01e      	beq.n	8003c9c <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5e:	f7fe fd91 	bl	8002784 <HAL_GetTick>
 8003c62:	0002      	movs	r2, r0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d302      	bcc.n	8003c74 <I2C_IsAcknowledgeFailed+0x38>
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d113      	bne.n	8003c9c <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c78:	2220      	movs	r2, #32
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2241      	movs	r2, #65	; 0x41
 8003c84:	2120      	movs	r1, #32
 8003c86:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2242      	movs	r2, #66	; 0x42
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2240      	movs	r2, #64	; 0x40
 8003c94:	2100      	movs	r1, #0
 8003c96:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e02f      	b.n	8003cfc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	2b20      	cmp	r3, #32
 8003ca8:	d1d6      	bne.n	8003c58 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2210      	movs	r2, #16
 8003cb0:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	0018      	movs	r0, r3
 8003cbe:	f7ff fee1 	bl	8003a84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	490d      	ldr	r1, [pc, #52]	; (8003d04 <I2C_IsAcknowledgeFailed+0xc8>)
 8003cce:	400a      	ands	r2, r1
 8003cd0:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd6:	2204      	movs	r2, #4
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2241      	movs	r2, #65	; 0x41
 8003ce2:	2120      	movs	r1, #32
 8003ce4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2242      	movs	r2, #66	; 0x42
 8003cea:	2100      	movs	r1, #0
 8003cec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2240      	movs	r2, #64	; 0x40
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e000      	b.n	8003cfc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	b004      	add	sp, #16
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	fe00e800 	.word	0xfe00e800

08003d08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003d08:	b590      	push	{r4, r7, lr}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	0008      	movs	r0, r1
 8003d12:	0011      	movs	r1, r2
 8003d14:	607b      	str	r3, [r7, #4]
 8003d16:	240a      	movs	r4, #10
 8003d18:	193b      	adds	r3, r7, r4
 8003d1a:	1c02      	adds	r2, r0, #0
 8003d1c:	801a      	strh	r2, [r3, #0]
 8003d1e:	2009      	movs	r0, #9
 8003d20:	183b      	adds	r3, r7, r0
 8003d22:	1c0a      	adds	r2, r1, #0
 8003d24:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	6a3a      	ldr	r2, [r7, #32]
 8003d2e:	0d51      	lsrs	r1, r2, #21
 8003d30:	2280      	movs	r2, #128	; 0x80
 8003d32:	00d2      	lsls	r2, r2, #3
 8003d34:	400a      	ands	r2, r1
 8003d36:	490e      	ldr	r1, [pc, #56]	; (8003d70 <I2C_TransferConfig+0x68>)
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	43d2      	mvns	r2, r2
 8003d3c:	401a      	ands	r2, r3
 8003d3e:	0011      	movs	r1, r2
 8003d40:	193b      	adds	r3, r7, r4
 8003d42:	881b      	ldrh	r3, [r3, #0]
 8003d44:	059b      	lsls	r3, r3, #22
 8003d46:	0d9a      	lsrs	r2, r3, #22
 8003d48:	183b      	adds	r3, r7, r0
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	0418      	lsls	r0, r3, #16
 8003d4e:	23ff      	movs	r3, #255	; 0xff
 8003d50:	041b      	lsls	r3, r3, #16
 8003d52:	4003      	ands	r3, r0
 8003d54:	431a      	orrs	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	431a      	orrs	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	b005      	add	sp, #20
 8003d6c:	bd90      	pop	{r4, r7, pc}
 8003d6e:	46c0      	nop			; (mov r8, r8)
 8003d70:	03ff63ff 	.word	0x03ff63ff

08003d74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2241      	movs	r2, #65	; 0x41
 8003d82:	5c9b      	ldrb	r3, [r3, r2]
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b20      	cmp	r3, #32
 8003d88:	d138      	bne.n	8003dfc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2240      	movs	r2, #64	; 0x40
 8003d8e:	5c9b      	ldrb	r3, [r3, r2]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d101      	bne.n	8003d98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d94:	2302      	movs	r3, #2
 8003d96:	e032      	b.n	8003dfe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2240      	movs	r2, #64	; 0x40
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2241      	movs	r2, #65	; 0x41
 8003da4:	2124      	movs	r1, #36	; 0x24
 8003da6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2101      	movs	r1, #1
 8003db4:	438a      	bics	r2, r1
 8003db6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4911      	ldr	r1, [pc, #68]	; (8003e08 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003dc4:	400a      	ands	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	6819      	ldr	r1, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2101      	movs	r1, #1
 8003de4:	430a      	orrs	r2, r1
 8003de6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2241      	movs	r2, #65	; 0x41
 8003dec:	2120      	movs	r1, #32
 8003dee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2240      	movs	r2, #64	; 0x40
 8003df4:	2100      	movs	r1, #0
 8003df6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e000      	b.n	8003dfe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dfc:	2302      	movs	r3, #2
  }
}
 8003dfe:	0018      	movs	r0, r3
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b002      	add	sp, #8
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	46c0      	nop			; (mov r8, r8)
 8003e08:	ffffefff 	.word	0xffffefff

08003e0c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2241      	movs	r2, #65	; 0x41
 8003e1a:	5c9b      	ldrb	r3, [r3, r2]
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b20      	cmp	r3, #32
 8003e20:	d139      	bne.n	8003e96 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2240      	movs	r2, #64	; 0x40
 8003e26:	5c9b      	ldrb	r3, [r3, r2]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d101      	bne.n	8003e30 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	e033      	b.n	8003e98 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2240      	movs	r2, #64	; 0x40
 8003e34:	2101      	movs	r1, #1
 8003e36:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2241      	movs	r2, #65	; 0x41
 8003e3c:	2124      	movs	r1, #36	; 0x24
 8003e3e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	438a      	bics	r2, r1
 8003e4e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	4a11      	ldr	r2, [pc, #68]	; (8003ea0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	021b      	lsls	r3, r3, #8
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2101      	movs	r1, #1
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2241      	movs	r2, #65	; 0x41
 8003e86:	2120      	movs	r1, #32
 8003e88:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2240      	movs	r2, #64	; 0x40
 8003e8e:	2100      	movs	r1, #0
 8003e90:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	e000      	b.n	8003e98 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e96:	2302      	movs	r3, #2
  }
}
 8003e98:	0018      	movs	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b004      	add	sp, #16
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	fffff0ff 	.word	0xfffff0ff

08003ea4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b088      	sub	sp, #32
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d102      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	f000 fb76 	bl	80045a4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	d100      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x20>
 8003ec2:	e08e      	b.n	8003fe2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003ec4:	4bc5      	ldr	r3, [pc, #788]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	220c      	movs	r2, #12
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b04      	cmp	r3, #4
 8003ece:	d00e      	beq.n	8003eee <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ed0:	4bc2      	ldr	r3, [pc, #776]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	220c      	movs	r2, #12
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	2b08      	cmp	r3, #8
 8003eda:	d117      	bne.n	8003f0c <HAL_RCC_OscConfig+0x68>
 8003edc:	4bbf      	ldr	r3, [pc, #764]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	23c0      	movs	r3, #192	; 0xc0
 8003ee2:	025b      	lsls	r3, r3, #9
 8003ee4:	401a      	ands	r2, r3
 8003ee6:	2380      	movs	r3, #128	; 0x80
 8003ee8:	025b      	lsls	r3, r3, #9
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d10e      	bne.n	8003f0c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eee:	4bbb      	ldr	r3, [pc, #748]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	2380      	movs	r3, #128	; 0x80
 8003ef4:	029b      	lsls	r3, r3, #10
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	d100      	bne.n	8003efc <HAL_RCC_OscConfig+0x58>
 8003efa:	e071      	b.n	8003fe0 <HAL_RCC_OscConfig+0x13c>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d000      	beq.n	8003f06 <HAL_RCC_OscConfig+0x62>
 8003f04:	e06c      	b.n	8003fe0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	f000 fb4c 	bl	80045a4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d107      	bne.n	8003f24 <HAL_RCC_OscConfig+0x80>
 8003f14:	4bb1      	ldr	r3, [pc, #708]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	4bb0      	ldr	r3, [pc, #704]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f1a:	2180      	movs	r1, #128	; 0x80
 8003f1c:	0249      	lsls	r1, r1, #9
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	e02f      	b.n	8003f84 <HAL_RCC_OscConfig+0xe0>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10c      	bne.n	8003f46 <HAL_RCC_OscConfig+0xa2>
 8003f2c:	4bab      	ldr	r3, [pc, #684]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	4baa      	ldr	r3, [pc, #680]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f32:	49ab      	ldr	r1, [pc, #684]	; (80041e0 <HAL_RCC_OscConfig+0x33c>)
 8003f34:	400a      	ands	r2, r1
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	4ba8      	ldr	r3, [pc, #672]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	4ba7      	ldr	r3, [pc, #668]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f3e:	49a9      	ldr	r1, [pc, #676]	; (80041e4 <HAL_RCC_OscConfig+0x340>)
 8003f40:	400a      	ands	r2, r1
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	e01e      	b.n	8003f84 <HAL_RCC_OscConfig+0xe0>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	2b05      	cmp	r3, #5
 8003f4c:	d10e      	bne.n	8003f6c <HAL_RCC_OscConfig+0xc8>
 8003f4e:	4ba3      	ldr	r3, [pc, #652]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	4ba2      	ldr	r3, [pc, #648]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f54:	2180      	movs	r1, #128	; 0x80
 8003f56:	02c9      	lsls	r1, r1, #11
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	4b9f      	ldr	r3, [pc, #636]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	4b9e      	ldr	r3, [pc, #632]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f62:	2180      	movs	r1, #128	; 0x80
 8003f64:	0249      	lsls	r1, r1, #9
 8003f66:	430a      	orrs	r2, r1
 8003f68:	601a      	str	r2, [r3, #0]
 8003f6a:	e00b      	b.n	8003f84 <HAL_RCC_OscConfig+0xe0>
 8003f6c:	4b9b      	ldr	r3, [pc, #620]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	4b9a      	ldr	r3, [pc, #616]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f72:	499b      	ldr	r1, [pc, #620]	; (80041e0 <HAL_RCC_OscConfig+0x33c>)
 8003f74:	400a      	ands	r2, r1
 8003f76:	601a      	str	r2, [r3, #0]
 8003f78:	4b98      	ldr	r3, [pc, #608]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	4b97      	ldr	r3, [pc, #604]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003f7e:	4999      	ldr	r1, [pc, #612]	; (80041e4 <HAL_RCC_OscConfig+0x340>)
 8003f80:	400a      	ands	r2, r1
 8003f82:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d014      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f8c:	f7fe fbfa 	bl	8002784 <HAL_GetTick>
 8003f90:	0003      	movs	r3, r0
 8003f92:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f94:	e008      	b.n	8003fa8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f96:	f7fe fbf5 	bl	8002784 <HAL_GetTick>
 8003f9a:	0002      	movs	r2, r0
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b64      	cmp	r3, #100	; 0x64
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e2fd      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fa8:	4b8c      	ldr	r3, [pc, #560]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	2380      	movs	r3, #128	; 0x80
 8003fae:	029b      	lsls	r3, r3, #10
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	d0f0      	beq.n	8003f96 <HAL_RCC_OscConfig+0xf2>
 8003fb4:	e015      	b.n	8003fe2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb6:	f7fe fbe5 	bl	8002784 <HAL_GetTick>
 8003fba:	0003      	movs	r3, r0
 8003fbc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fbe:	e008      	b.n	8003fd2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fc0:	f7fe fbe0 	bl	8002784 <HAL_GetTick>
 8003fc4:	0002      	movs	r2, r0
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b64      	cmp	r3, #100	; 0x64
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e2e8      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fd2:	4b82      	ldr	r3, [pc, #520]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	2380      	movs	r3, #128	; 0x80
 8003fd8:	029b      	lsls	r3, r3, #10
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d1f0      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x11c>
 8003fde:	e000      	b.n	8003fe2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	4013      	ands	r3, r2
 8003fea:	d100      	bne.n	8003fee <HAL_RCC_OscConfig+0x14a>
 8003fec:	e06c      	b.n	80040c8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003fee:	4b7b      	ldr	r3, [pc, #492]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	220c      	movs	r2, #12
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	d00e      	beq.n	8004016 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003ff8:	4b78      	ldr	r3, [pc, #480]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	220c      	movs	r2, #12
 8003ffe:	4013      	ands	r3, r2
 8004000:	2b08      	cmp	r3, #8
 8004002:	d11f      	bne.n	8004044 <HAL_RCC_OscConfig+0x1a0>
 8004004:	4b75      	ldr	r3, [pc, #468]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	23c0      	movs	r3, #192	; 0xc0
 800400a:	025b      	lsls	r3, r3, #9
 800400c:	401a      	ands	r2, r3
 800400e:	2380      	movs	r3, #128	; 0x80
 8004010:	021b      	lsls	r3, r3, #8
 8004012:	429a      	cmp	r2, r3
 8004014:	d116      	bne.n	8004044 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004016:	4b71      	ldr	r3, [pc, #452]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2202      	movs	r2, #2
 800401c:	4013      	ands	r3, r2
 800401e:	d005      	beq.n	800402c <HAL_RCC_OscConfig+0x188>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d001      	beq.n	800402c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e2bb      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800402c:	4b6b      	ldr	r3, [pc, #428]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	22f8      	movs	r2, #248	; 0xf8
 8004032:	4393      	bics	r3, r2
 8004034:	0019      	movs	r1, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	00da      	lsls	r2, r3, #3
 800403c:	4b67      	ldr	r3, [pc, #412]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 800403e:	430a      	orrs	r2, r1
 8004040:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004042:	e041      	b.n	80040c8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d024      	beq.n	8004096 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800404c:	4b63      	ldr	r3, [pc, #396]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	4b62      	ldr	r3, [pc, #392]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004052:	2101      	movs	r1, #1
 8004054:	430a      	orrs	r2, r1
 8004056:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004058:	f7fe fb94 	bl	8002784 <HAL_GetTick>
 800405c:	0003      	movs	r3, r0
 800405e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004062:	f7fe fb8f 	bl	8002784 <HAL_GetTick>
 8004066:	0002      	movs	r2, r0
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e297      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004074:	4b59      	ldr	r3, [pc, #356]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2202      	movs	r2, #2
 800407a:	4013      	ands	r3, r2
 800407c:	d0f1      	beq.n	8004062 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800407e:	4b57      	ldr	r3, [pc, #348]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	22f8      	movs	r2, #248	; 0xf8
 8004084:	4393      	bics	r3, r2
 8004086:	0019      	movs	r1, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	00da      	lsls	r2, r3, #3
 800408e:	4b53      	ldr	r3, [pc, #332]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004090:	430a      	orrs	r2, r1
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	e018      	b.n	80040c8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004096:	4b51      	ldr	r3, [pc, #324]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	4b50      	ldr	r3, [pc, #320]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 800409c:	2101      	movs	r1, #1
 800409e:	438a      	bics	r2, r1
 80040a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a2:	f7fe fb6f 	bl	8002784 <HAL_GetTick>
 80040a6:	0003      	movs	r3, r0
 80040a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040ac:	f7fe fb6a 	bl	8002784 <HAL_GetTick>
 80040b0:	0002      	movs	r2, r0
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e272      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040be:	4b47      	ldr	r3, [pc, #284]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2202      	movs	r2, #2
 80040c4:	4013      	ands	r3, r2
 80040c6:	d1f1      	bne.n	80040ac <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2208      	movs	r2, #8
 80040ce:	4013      	ands	r3, r2
 80040d0:	d036      	beq.n	8004140 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69db      	ldr	r3, [r3, #28]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d019      	beq.n	800410e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040da:	4b40      	ldr	r3, [pc, #256]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 80040dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040de:	4b3f      	ldr	r3, [pc, #252]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 80040e0:	2101      	movs	r1, #1
 80040e2:	430a      	orrs	r2, r1
 80040e4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e6:	f7fe fb4d 	bl	8002784 <HAL_GetTick>
 80040ea:	0003      	movs	r3, r0
 80040ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040f0:	f7fe fb48 	bl	8002784 <HAL_GetTick>
 80040f4:	0002      	movs	r2, r0
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e250      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004102:	4b36      	ldr	r3, [pc, #216]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	2202      	movs	r2, #2
 8004108:	4013      	ands	r3, r2
 800410a:	d0f1      	beq.n	80040f0 <HAL_RCC_OscConfig+0x24c>
 800410c:	e018      	b.n	8004140 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800410e:	4b33      	ldr	r3, [pc, #204]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004110:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004112:	4b32      	ldr	r3, [pc, #200]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004114:	2101      	movs	r1, #1
 8004116:	438a      	bics	r2, r1
 8004118:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800411a:	f7fe fb33 	bl	8002784 <HAL_GetTick>
 800411e:	0003      	movs	r3, r0
 8004120:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004122:	e008      	b.n	8004136 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004124:	f7fe fb2e 	bl	8002784 <HAL_GetTick>
 8004128:	0002      	movs	r2, r0
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b02      	cmp	r3, #2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e236      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004136:	4b29      	ldr	r3, [pc, #164]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413a:	2202      	movs	r2, #2
 800413c:	4013      	ands	r3, r2
 800413e:	d1f1      	bne.n	8004124 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2204      	movs	r2, #4
 8004146:	4013      	ands	r3, r2
 8004148:	d100      	bne.n	800414c <HAL_RCC_OscConfig+0x2a8>
 800414a:	e0b5      	b.n	80042b8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800414c:	231f      	movs	r3, #31
 800414e:	18fb      	adds	r3, r7, r3
 8004150:	2200      	movs	r2, #0
 8004152:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004154:	4b21      	ldr	r3, [pc, #132]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004156:	69da      	ldr	r2, [r3, #28]
 8004158:	2380      	movs	r3, #128	; 0x80
 800415a:	055b      	lsls	r3, r3, #21
 800415c:	4013      	ands	r3, r2
 800415e:	d111      	bne.n	8004184 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004160:	4b1e      	ldr	r3, [pc, #120]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004162:	69da      	ldr	r2, [r3, #28]
 8004164:	4b1d      	ldr	r3, [pc, #116]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004166:	2180      	movs	r1, #128	; 0x80
 8004168:	0549      	lsls	r1, r1, #21
 800416a:	430a      	orrs	r2, r1
 800416c:	61da      	str	r2, [r3, #28]
 800416e:	4b1b      	ldr	r3, [pc, #108]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 8004170:	69da      	ldr	r2, [r3, #28]
 8004172:	2380      	movs	r3, #128	; 0x80
 8004174:	055b      	lsls	r3, r3, #21
 8004176:	4013      	ands	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
 800417a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800417c:	231f      	movs	r3, #31
 800417e:	18fb      	adds	r3, r7, r3
 8004180:	2201      	movs	r2, #1
 8004182:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004184:	4b18      	ldr	r3, [pc, #96]	; (80041e8 <HAL_RCC_OscConfig+0x344>)
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	2380      	movs	r3, #128	; 0x80
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	4013      	ands	r3, r2
 800418e:	d11a      	bne.n	80041c6 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004190:	4b15      	ldr	r3, [pc, #84]	; (80041e8 <HAL_RCC_OscConfig+0x344>)
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	4b14      	ldr	r3, [pc, #80]	; (80041e8 <HAL_RCC_OscConfig+0x344>)
 8004196:	2180      	movs	r1, #128	; 0x80
 8004198:	0049      	lsls	r1, r1, #1
 800419a:	430a      	orrs	r2, r1
 800419c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800419e:	f7fe faf1 	bl	8002784 <HAL_GetTick>
 80041a2:	0003      	movs	r3, r0
 80041a4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041a8:	f7fe faec 	bl	8002784 <HAL_GetTick>
 80041ac:	0002      	movs	r2, r0
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b64      	cmp	r3, #100	; 0x64
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e1f4      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ba:	4b0b      	ldr	r3, [pc, #44]	; (80041e8 <HAL_RCC_OscConfig+0x344>)
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	2380      	movs	r3, #128	; 0x80
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	4013      	ands	r3, r2
 80041c4:	d0f0      	beq.n	80041a8 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d10e      	bne.n	80041ec <HAL_RCC_OscConfig+0x348>
 80041ce:	4b03      	ldr	r3, [pc, #12]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 80041d0:	6a1a      	ldr	r2, [r3, #32]
 80041d2:	4b02      	ldr	r3, [pc, #8]	; (80041dc <HAL_RCC_OscConfig+0x338>)
 80041d4:	2101      	movs	r1, #1
 80041d6:	430a      	orrs	r2, r1
 80041d8:	621a      	str	r2, [r3, #32]
 80041da:	e035      	b.n	8004248 <HAL_RCC_OscConfig+0x3a4>
 80041dc:	40021000 	.word	0x40021000
 80041e0:	fffeffff 	.word	0xfffeffff
 80041e4:	fffbffff 	.word	0xfffbffff
 80041e8:	40007000 	.word	0x40007000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10c      	bne.n	800420e <HAL_RCC_OscConfig+0x36a>
 80041f4:	4bca      	ldr	r3, [pc, #808]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80041f6:	6a1a      	ldr	r2, [r3, #32]
 80041f8:	4bc9      	ldr	r3, [pc, #804]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80041fa:	2101      	movs	r1, #1
 80041fc:	438a      	bics	r2, r1
 80041fe:	621a      	str	r2, [r3, #32]
 8004200:	4bc7      	ldr	r3, [pc, #796]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004202:	6a1a      	ldr	r2, [r3, #32]
 8004204:	4bc6      	ldr	r3, [pc, #792]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004206:	2104      	movs	r1, #4
 8004208:	438a      	bics	r2, r1
 800420a:	621a      	str	r2, [r3, #32]
 800420c:	e01c      	b.n	8004248 <HAL_RCC_OscConfig+0x3a4>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	2b05      	cmp	r3, #5
 8004214:	d10c      	bne.n	8004230 <HAL_RCC_OscConfig+0x38c>
 8004216:	4bc2      	ldr	r3, [pc, #776]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004218:	6a1a      	ldr	r2, [r3, #32]
 800421a:	4bc1      	ldr	r3, [pc, #772]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800421c:	2104      	movs	r1, #4
 800421e:	430a      	orrs	r2, r1
 8004220:	621a      	str	r2, [r3, #32]
 8004222:	4bbf      	ldr	r3, [pc, #764]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004224:	6a1a      	ldr	r2, [r3, #32]
 8004226:	4bbe      	ldr	r3, [pc, #760]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004228:	2101      	movs	r1, #1
 800422a:	430a      	orrs	r2, r1
 800422c:	621a      	str	r2, [r3, #32]
 800422e:	e00b      	b.n	8004248 <HAL_RCC_OscConfig+0x3a4>
 8004230:	4bbb      	ldr	r3, [pc, #748]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004232:	6a1a      	ldr	r2, [r3, #32]
 8004234:	4bba      	ldr	r3, [pc, #744]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004236:	2101      	movs	r1, #1
 8004238:	438a      	bics	r2, r1
 800423a:	621a      	str	r2, [r3, #32]
 800423c:	4bb8      	ldr	r3, [pc, #736]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800423e:	6a1a      	ldr	r2, [r3, #32]
 8004240:	4bb7      	ldr	r3, [pc, #732]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004242:	2104      	movs	r1, #4
 8004244:	438a      	bics	r2, r1
 8004246:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d014      	beq.n	800427a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004250:	f7fe fa98 	bl	8002784 <HAL_GetTick>
 8004254:	0003      	movs	r3, r0
 8004256:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004258:	e009      	b.n	800426e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800425a:	f7fe fa93 	bl	8002784 <HAL_GetTick>
 800425e:	0002      	movs	r2, r0
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	4aaf      	ldr	r2, [pc, #700]	; (8004524 <HAL_RCC_OscConfig+0x680>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e19a      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800426e:	4bac      	ldr	r3, [pc, #688]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	2202      	movs	r2, #2
 8004274:	4013      	ands	r3, r2
 8004276:	d0f0      	beq.n	800425a <HAL_RCC_OscConfig+0x3b6>
 8004278:	e013      	b.n	80042a2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800427a:	f7fe fa83 	bl	8002784 <HAL_GetTick>
 800427e:	0003      	movs	r3, r0
 8004280:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004282:	e009      	b.n	8004298 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004284:	f7fe fa7e 	bl	8002784 <HAL_GetTick>
 8004288:	0002      	movs	r2, r0
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	4aa5      	ldr	r2, [pc, #660]	; (8004524 <HAL_RCC_OscConfig+0x680>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e185      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004298:	4ba1      	ldr	r3, [pc, #644]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	2202      	movs	r2, #2
 800429e:	4013      	ands	r3, r2
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042a2:	231f      	movs	r3, #31
 80042a4:	18fb      	adds	r3, r7, r3
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d105      	bne.n	80042b8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ac:	4b9c      	ldr	r3, [pc, #624]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80042ae:	69da      	ldr	r2, [r3, #28]
 80042b0:	4b9b      	ldr	r3, [pc, #620]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80042b2:	499d      	ldr	r1, [pc, #628]	; (8004528 <HAL_RCC_OscConfig+0x684>)
 80042b4:	400a      	ands	r2, r1
 80042b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2210      	movs	r2, #16
 80042be:	4013      	ands	r3, r2
 80042c0:	d063      	beq.n	800438a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d12a      	bne.n	8004320 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80042ca:	4b95      	ldr	r3, [pc, #596]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80042cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042ce:	4b94      	ldr	r3, [pc, #592]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80042d0:	2104      	movs	r1, #4
 80042d2:	430a      	orrs	r2, r1
 80042d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80042d6:	4b92      	ldr	r3, [pc, #584]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80042d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042da:	4b91      	ldr	r3, [pc, #580]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80042dc:	2101      	movs	r1, #1
 80042de:	430a      	orrs	r2, r1
 80042e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042e2:	f7fe fa4f 	bl	8002784 <HAL_GetTick>
 80042e6:	0003      	movs	r3, r0
 80042e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80042ea:	e008      	b.n	80042fe <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80042ec:	f7fe fa4a 	bl	8002784 <HAL_GetTick>
 80042f0:	0002      	movs	r2, r0
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e152      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80042fe:	4b88      	ldr	r3, [pc, #544]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004302:	2202      	movs	r2, #2
 8004304:	4013      	ands	r3, r2
 8004306:	d0f1      	beq.n	80042ec <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004308:	4b85      	ldr	r3, [pc, #532]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800430a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800430c:	22f8      	movs	r2, #248	; 0xf8
 800430e:	4393      	bics	r3, r2
 8004310:	0019      	movs	r1, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	00da      	lsls	r2, r3, #3
 8004318:	4b81      	ldr	r3, [pc, #516]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800431a:	430a      	orrs	r2, r1
 800431c:	635a      	str	r2, [r3, #52]	; 0x34
 800431e:	e034      	b.n	800438a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	695b      	ldr	r3, [r3, #20]
 8004324:	3305      	adds	r3, #5
 8004326:	d111      	bne.n	800434c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004328:	4b7d      	ldr	r3, [pc, #500]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800432a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800432c:	4b7c      	ldr	r3, [pc, #496]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800432e:	2104      	movs	r1, #4
 8004330:	438a      	bics	r2, r1
 8004332:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004334:	4b7a      	ldr	r3, [pc, #488]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004338:	22f8      	movs	r2, #248	; 0xf8
 800433a:	4393      	bics	r3, r2
 800433c:	0019      	movs	r1, r3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	00da      	lsls	r2, r3, #3
 8004344:	4b76      	ldr	r3, [pc, #472]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004346:	430a      	orrs	r2, r1
 8004348:	635a      	str	r2, [r3, #52]	; 0x34
 800434a:	e01e      	b.n	800438a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800434c:	4b74      	ldr	r3, [pc, #464]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800434e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004350:	4b73      	ldr	r3, [pc, #460]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004352:	2104      	movs	r1, #4
 8004354:	430a      	orrs	r2, r1
 8004356:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004358:	4b71      	ldr	r3, [pc, #452]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800435a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800435c:	4b70      	ldr	r3, [pc, #448]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800435e:	2101      	movs	r1, #1
 8004360:	438a      	bics	r2, r1
 8004362:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004364:	f7fe fa0e 	bl	8002784 <HAL_GetTick>
 8004368:	0003      	movs	r3, r0
 800436a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800436c:	e008      	b.n	8004380 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800436e:	f7fe fa09 	bl	8002784 <HAL_GetTick>
 8004372:	0002      	movs	r2, r0
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d901      	bls.n	8004380 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e111      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004380:	4b67      	ldr	r3, [pc, #412]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004384:	2202      	movs	r2, #2
 8004386:	4013      	ands	r3, r2
 8004388:	d1f1      	bne.n	800436e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2220      	movs	r2, #32
 8004390:	4013      	ands	r3, r2
 8004392:	d05c      	beq.n	800444e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004394:	4b62      	ldr	r3, [pc, #392]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	220c      	movs	r2, #12
 800439a:	4013      	ands	r3, r2
 800439c:	2b0c      	cmp	r3, #12
 800439e:	d00e      	beq.n	80043be <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80043a0:	4b5f      	ldr	r3, [pc, #380]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	220c      	movs	r2, #12
 80043a6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d114      	bne.n	80043d6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80043ac:	4b5c      	ldr	r3, [pc, #368]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80043ae:	685a      	ldr	r2, [r3, #4]
 80043b0:	23c0      	movs	r3, #192	; 0xc0
 80043b2:	025b      	lsls	r3, r3, #9
 80043b4:	401a      	ands	r2, r3
 80043b6:	23c0      	movs	r3, #192	; 0xc0
 80043b8:	025b      	lsls	r3, r3, #9
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d10b      	bne.n	80043d6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80043be:	4b58      	ldr	r3, [pc, #352]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80043c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043c2:	2380      	movs	r3, #128	; 0x80
 80043c4:	025b      	lsls	r3, r3, #9
 80043c6:	4013      	ands	r3, r2
 80043c8:	d040      	beq.n	800444c <HAL_RCC_OscConfig+0x5a8>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d03c      	beq.n	800444c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e0e6      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d01b      	beq.n	8004416 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80043de:	4b50      	ldr	r3, [pc, #320]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80043e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043e2:	4b4f      	ldr	r3, [pc, #316]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80043e4:	2180      	movs	r1, #128	; 0x80
 80043e6:	0249      	lsls	r1, r1, #9
 80043e8:	430a      	orrs	r2, r1
 80043ea:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ec:	f7fe f9ca 	bl	8002784 <HAL_GetTick>
 80043f0:	0003      	movs	r3, r0
 80043f2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80043f4:	e008      	b.n	8004408 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043f6:	f7fe f9c5 	bl	8002784 <HAL_GetTick>
 80043fa:	0002      	movs	r2, r0
 80043fc:	69bb      	ldr	r3, [r7, #24]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	2b02      	cmp	r3, #2
 8004402:	d901      	bls.n	8004408 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e0cd      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004408:	4b45      	ldr	r3, [pc, #276]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800440a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800440c:	2380      	movs	r3, #128	; 0x80
 800440e:	025b      	lsls	r3, r3, #9
 8004410:	4013      	ands	r3, r2
 8004412:	d0f0      	beq.n	80043f6 <HAL_RCC_OscConfig+0x552>
 8004414:	e01b      	b.n	800444e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004416:	4b42      	ldr	r3, [pc, #264]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004418:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800441a:	4b41      	ldr	r3, [pc, #260]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800441c:	4943      	ldr	r1, [pc, #268]	; (800452c <HAL_RCC_OscConfig+0x688>)
 800441e:	400a      	ands	r2, r1
 8004420:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004422:	f7fe f9af 	bl	8002784 <HAL_GetTick>
 8004426:	0003      	movs	r3, r0
 8004428:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800442c:	f7fe f9aa 	bl	8002784 <HAL_GetTick>
 8004430:	0002      	movs	r2, r0
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e0b2      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800443e:	4b38      	ldr	r3, [pc, #224]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004440:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004442:	2380      	movs	r3, #128	; 0x80
 8004444:	025b      	lsls	r3, r3, #9
 8004446:	4013      	ands	r3, r2
 8004448:	d1f0      	bne.n	800442c <HAL_RCC_OscConfig+0x588>
 800444a:	e000      	b.n	800444e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800444c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	2b00      	cmp	r3, #0
 8004454:	d100      	bne.n	8004458 <HAL_RCC_OscConfig+0x5b4>
 8004456:	e0a4      	b.n	80045a2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004458:	4b31      	ldr	r3, [pc, #196]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	220c      	movs	r2, #12
 800445e:	4013      	ands	r3, r2
 8004460:	2b08      	cmp	r3, #8
 8004462:	d100      	bne.n	8004466 <HAL_RCC_OscConfig+0x5c2>
 8004464:	e078      	b.n	8004558 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446a:	2b02      	cmp	r3, #2
 800446c:	d14c      	bne.n	8004508 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800446e:	4b2c      	ldr	r3, [pc, #176]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	4b2b      	ldr	r3, [pc, #172]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004474:	492e      	ldr	r1, [pc, #184]	; (8004530 <HAL_RCC_OscConfig+0x68c>)
 8004476:	400a      	ands	r2, r1
 8004478:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447a:	f7fe f983 	bl	8002784 <HAL_GetTick>
 800447e:	0003      	movs	r3, r0
 8004480:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004484:	f7fe f97e 	bl	8002784 <HAL_GetTick>
 8004488:	0002      	movs	r2, r0
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e086      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004496:	4b22      	ldr	r3, [pc, #136]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	2380      	movs	r3, #128	; 0x80
 800449c:	049b      	lsls	r3, r3, #18
 800449e:	4013      	ands	r3, r2
 80044a0:	d1f0      	bne.n	8004484 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044a2:	4b1f      	ldr	r3, [pc, #124]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80044a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a6:	220f      	movs	r2, #15
 80044a8:	4393      	bics	r3, r2
 80044aa:	0019      	movs	r1, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044b0:	4b1b      	ldr	r3, [pc, #108]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80044b2:	430a      	orrs	r2, r1
 80044b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80044b6:	4b1a      	ldr	r3, [pc, #104]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	4a1e      	ldr	r2, [pc, #120]	; (8004534 <HAL_RCC_OscConfig+0x690>)
 80044bc:	4013      	ands	r3, r2
 80044be:	0019      	movs	r1, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c8:	431a      	orrs	r2, r3
 80044ca:	4b15      	ldr	r3, [pc, #84]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80044cc:	430a      	orrs	r2, r1
 80044ce:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044d0:	4b13      	ldr	r3, [pc, #76]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	4b12      	ldr	r3, [pc, #72]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80044d6:	2180      	movs	r1, #128	; 0x80
 80044d8:	0449      	lsls	r1, r1, #17
 80044da:	430a      	orrs	r2, r1
 80044dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044de:	f7fe f951 	bl	8002784 <HAL_GetTick>
 80044e2:	0003      	movs	r3, r0
 80044e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044e6:	e008      	b.n	80044fa <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044e8:	f7fe f94c 	bl	8002784 <HAL_GetTick>
 80044ec:	0002      	movs	r2, r0
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e054      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044fa:	4b09      	ldr	r3, [pc, #36]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	2380      	movs	r3, #128	; 0x80
 8004500:	049b      	lsls	r3, r3, #18
 8004502:	4013      	ands	r3, r2
 8004504:	d0f0      	beq.n	80044e8 <HAL_RCC_OscConfig+0x644>
 8004506:	e04c      	b.n	80045a2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004508:	4b05      	ldr	r3, [pc, #20]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	4b04      	ldr	r3, [pc, #16]	; (8004520 <HAL_RCC_OscConfig+0x67c>)
 800450e:	4908      	ldr	r1, [pc, #32]	; (8004530 <HAL_RCC_OscConfig+0x68c>)
 8004510:	400a      	ands	r2, r1
 8004512:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004514:	f7fe f936 	bl	8002784 <HAL_GetTick>
 8004518:	0003      	movs	r3, r0
 800451a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800451c:	e015      	b.n	800454a <HAL_RCC_OscConfig+0x6a6>
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	40021000 	.word	0x40021000
 8004524:	00001388 	.word	0x00001388
 8004528:	efffffff 	.word	0xefffffff
 800452c:	fffeffff 	.word	0xfffeffff
 8004530:	feffffff 	.word	0xfeffffff
 8004534:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004538:	f7fe f924 	bl	8002784 <HAL_GetTick>
 800453c:	0002      	movs	r2, r0
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e02c      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800454a:	4b18      	ldr	r3, [pc, #96]	; (80045ac <HAL_RCC_OscConfig+0x708>)
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	049b      	lsls	r3, r3, #18
 8004552:	4013      	ands	r3, r2
 8004554:	d1f0      	bne.n	8004538 <HAL_RCC_OscConfig+0x694>
 8004556:	e024      	b.n	80045a2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455c:	2b01      	cmp	r3, #1
 800455e:	d101      	bne.n	8004564 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e01f      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004564:	4b11      	ldr	r3, [pc, #68]	; (80045ac <HAL_RCC_OscConfig+0x708>)
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800456a:	4b10      	ldr	r3, [pc, #64]	; (80045ac <HAL_RCC_OscConfig+0x708>)
 800456c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	23c0      	movs	r3, #192	; 0xc0
 8004574:	025b      	lsls	r3, r3, #9
 8004576:	401a      	ands	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800457c:	429a      	cmp	r2, r3
 800457e:	d10e      	bne.n	800459e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	220f      	movs	r2, #15
 8004584:	401a      	ands	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800458a:	429a      	cmp	r2, r3
 800458c:	d107      	bne.n	800459e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	23f0      	movs	r3, #240	; 0xf0
 8004592:	039b      	lsls	r3, r3, #14
 8004594:	401a      	ands	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800459a:	429a      	cmp	r2, r3
 800459c:	d001      	beq.n	80045a2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e000      	b.n	80045a4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80045a2:	2300      	movs	r3, #0
}
 80045a4:	0018      	movs	r0, r3
 80045a6:	46bd      	mov	sp, r7
 80045a8:	b008      	add	sp, #32
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	40021000 	.word	0x40021000

080045b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e0bf      	b.n	8004744 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045c4:	4b61      	ldr	r3, [pc, #388]	; (800474c <HAL_RCC_ClockConfig+0x19c>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2201      	movs	r2, #1
 80045ca:	4013      	ands	r3, r2
 80045cc:	683a      	ldr	r2, [r7, #0]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d911      	bls.n	80045f6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045d2:	4b5e      	ldr	r3, [pc, #376]	; (800474c <HAL_RCC_ClockConfig+0x19c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2201      	movs	r2, #1
 80045d8:	4393      	bics	r3, r2
 80045da:	0019      	movs	r1, r3
 80045dc:	4b5b      	ldr	r3, [pc, #364]	; (800474c <HAL_RCC_ClockConfig+0x19c>)
 80045de:	683a      	ldr	r2, [r7, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045e4:	4b59      	ldr	r3, [pc, #356]	; (800474c <HAL_RCC_ClockConfig+0x19c>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2201      	movs	r2, #1
 80045ea:	4013      	ands	r3, r2
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d001      	beq.n	80045f6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e0a6      	b.n	8004744 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2202      	movs	r2, #2
 80045fc:	4013      	ands	r3, r2
 80045fe:	d015      	beq.n	800462c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2204      	movs	r2, #4
 8004606:	4013      	ands	r3, r2
 8004608:	d006      	beq.n	8004618 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800460a:	4b51      	ldr	r3, [pc, #324]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 800460c:	685a      	ldr	r2, [r3, #4]
 800460e:	4b50      	ldr	r3, [pc, #320]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 8004610:	21e0      	movs	r1, #224	; 0xe0
 8004612:	00c9      	lsls	r1, r1, #3
 8004614:	430a      	orrs	r2, r1
 8004616:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004618:	4b4d      	ldr	r3, [pc, #308]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	22f0      	movs	r2, #240	; 0xf0
 800461e:	4393      	bics	r3, r2
 8004620:	0019      	movs	r1, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	4b4a      	ldr	r3, [pc, #296]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 8004628:	430a      	orrs	r2, r1
 800462a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2201      	movs	r2, #1
 8004632:	4013      	ands	r3, r2
 8004634:	d04c      	beq.n	80046d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d107      	bne.n	800464e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800463e:	4b44      	ldr	r3, [pc, #272]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	2380      	movs	r3, #128	; 0x80
 8004644:	029b      	lsls	r3, r3, #10
 8004646:	4013      	ands	r3, r2
 8004648:	d120      	bne.n	800468c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e07a      	b.n	8004744 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b02      	cmp	r3, #2
 8004654:	d107      	bne.n	8004666 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004656:	4b3e      	ldr	r3, [pc, #248]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	2380      	movs	r3, #128	; 0x80
 800465c:	049b      	lsls	r3, r3, #18
 800465e:	4013      	ands	r3, r2
 8004660:	d114      	bne.n	800468c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e06e      	b.n	8004744 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	2b03      	cmp	r3, #3
 800466c:	d107      	bne.n	800467e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800466e:	4b38      	ldr	r3, [pc, #224]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 8004670:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004672:	2380      	movs	r3, #128	; 0x80
 8004674:	025b      	lsls	r3, r3, #9
 8004676:	4013      	ands	r3, r2
 8004678:	d108      	bne.n	800468c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e062      	b.n	8004744 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800467e:	4b34      	ldr	r3, [pc, #208]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2202      	movs	r2, #2
 8004684:	4013      	ands	r3, r2
 8004686:	d101      	bne.n	800468c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e05b      	b.n	8004744 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800468c:	4b30      	ldr	r3, [pc, #192]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	2203      	movs	r2, #3
 8004692:	4393      	bics	r3, r2
 8004694:	0019      	movs	r1, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	4b2d      	ldr	r3, [pc, #180]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 800469c:	430a      	orrs	r2, r1
 800469e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046a0:	f7fe f870 	bl	8002784 <HAL_GetTick>
 80046a4:	0003      	movs	r3, r0
 80046a6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a8:	e009      	b.n	80046be <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046aa:	f7fe f86b 	bl	8002784 <HAL_GetTick>
 80046ae:	0002      	movs	r2, r0
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	4a27      	ldr	r2, [pc, #156]	; (8004754 <HAL_RCC_ClockConfig+0x1a4>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d901      	bls.n	80046be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e042      	b.n	8004744 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046be:	4b24      	ldr	r3, [pc, #144]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	220c      	movs	r2, #12
 80046c4:	401a      	ands	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d1ec      	bne.n	80046aa <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046d0:	4b1e      	ldr	r3, [pc, #120]	; (800474c <HAL_RCC_ClockConfig+0x19c>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2201      	movs	r2, #1
 80046d6:	4013      	ands	r3, r2
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d211      	bcs.n	8004702 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046de:	4b1b      	ldr	r3, [pc, #108]	; (800474c <HAL_RCC_ClockConfig+0x19c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2201      	movs	r2, #1
 80046e4:	4393      	bics	r3, r2
 80046e6:	0019      	movs	r1, r3
 80046e8:	4b18      	ldr	r3, [pc, #96]	; (800474c <HAL_RCC_ClockConfig+0x19c>)
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	430a      	orrs	r2, r1
 80046ee:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046f0:	4b16      	ldr	r3, [pc, #88]	; (800474c <HAL_RCC_ClockConfig+0x19c>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2201      	movs	r2, #1
 80046f6:	4013      	ands	r3, r2
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d001      	beq.n	8004702 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e020      	b.n	8004744 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2204      	movs	r2, #4
 8004708:	4013      	ands	r3, r2
 800470a:	d009      	beq.n	8004720 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800470c:	4b10      	ldr	r3, [pc, #64]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	4a11      	ldr	r2, [pc, #68]	; (8004758 <HAL_RCC_ClockConfig+0x1a8>)
 8004712:	4013      	ands	r3, r2
 8004714:	0019      	movs	r1, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	4b0d      	ldr	r3, [pc, #52]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 800471c:	430a      	orrs	r2, r1
 800471e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004720:	f000 f820 	bl	8004764 <HAL_RCC_GetSysClockFreq>
 8004724:	0001      	movs	r1, r0
 8004726:	4b0a      	ldr	r3, [pc, #40]	; (8004750 <HAL_RCC_ClockConfig+0x1a0>)
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	091b      	lsrs	r3, r3, #4
 800472c:	220f      	movs	r2, #15
 800472e:	4013      	ands	r3, r2
 8004730:	4a0a      	ldr	r2, [pc, #40]	; (800475c <HAL_RCC_ClockConfig+0x1ac>)
 8004732:	5cd3      	ldrb	r3, [r2, r3]
 8004734:	000a      	movs	r2, r1
 8004736:	40da      	lsrs	r2, r3
 8004738:	4b09      	ldr	r3, [pc, #36]	; (8004760 <HAL_RCC_ClockConfig+0x1b0>)
 800473a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800473c:	2000      	movs	r0, #0
 800473e:	f7fd ffdb 	bl	80026f8 <HAL_InitTick>
  
  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	0018      	movs	r0, r3
 8004746:	46bd      	mov	sp, r7
 8004748:	b004      	add	sp, #16
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40022000 	.word	0x40022000
 8004750:	40021000 	.word	0x40021000
 8004754:	00001388 	.word	0x00001388
 8004758:	fffff8ff 	.word	0xfffff8ff
 800475c:	08006130 	.word	0x08006130
 8004760:	20000000 	.word	0x20000000

08004764 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004764:	b590      	push	{r4, r7, lr}
 8004766:	b08f      	sub	sp, #60	; 0x3c
 8004768:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800476a:	2314      	movs	r3, #20
 800476c:	18fb      	adds	r3, r7, r3
 800476e:	4a37      	ldr	r2, [pc, #220]	; (800484c <HAL_RCC_GetSysClockFreq+0xe8>)
 8004770:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004772:	c313      	stmia	r3!, {r0, r1, r4}
 8004774:	6812      	ldr	r2, [r2, #0]
 8004776:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004778:	1d3b      	adds	r3, r7, #4
 800477a:	4a35      	ldr	r2, [pc, #212]	; (8004850 <HAL_RCC_GetSysClockFreq+0xec>)
 800477c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800477e:	c313      	stmia	r3!, {r0, r1, r4}
 8004780:	6812      	ldr	r2, [r2, #0]
 8004782:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004788:	2300      	movs	r3, #0
 800478a:	62bb      	str	r3, [r7, #40]	; 0x28
 800478c:	2300      	movs	r3, #0
 800478e:	637b      	str	r3, [r7, #52]	; 0x34
 8004790:	2300      	movs	r3, #0
 8004792:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004798:	4b2e      	ldr	r3, [pc, #184]	; (8004854 <HAL_RCC_GetSysClockFreq+0xf0>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800479e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047a0:	220c      	movs	r2, #12
 80047a2:	4013      	ands	r3, r2
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d006      	beq.n	80047b6 <HAL_RCC_GetSysClockFreq+0x52>
 80047a8:	2b0c      	cmp	r3, #12
 80047aa:	d043      	beq.n	8004834 <HAL_RCC_GetSysClockFreq+0xd0>
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d144      	bne.n	800483a <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80047b0:	4b29      	ldr	r3, [pc, #164]	; (8004858 <HAL_RCC_GetSysClockFreq+0xf4>)
 80047b2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80047b4:	e044      	b.n	8004840 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80047b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b8:	0c9b      	lsrs	r3, r3, #18
 80047ba:	220f      	movs	r2, #15
 80047bc:	4013      	ands	r3, r2
 80047be:	2214      	movs	r2, #20
 80047c0:	18ba      	adds	r2, r7, r2
 80047c2:	5cd3      	ldrb	r3, [r2, r3]
 80047c4:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80047c6:	4b23      	ldr	r3, [pc, #140]	; (8004854 <HAL_RCC_GetSysClockFreq+0xf0>)
 80047c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ca:	220f      	movs	r2, #15
 80047cc:	4013      	ands	r3, r2
 80047ce:	1d3a      	adds	r2, r7, #4
 80047d0:	5cd3      	ldrb	r3, [r2, r3]
 80047d2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80047d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047d6:	23c0      	movs	r3, #192	; 0xc0
 80047d8:	025b      	lsls	r3, r3, #9
 80047da:	401a      	ands	r2, r3
 80047dc:	2380      	movs	r3, #128	; 0x80
 80047de:	025b      	lsls	r3, r3, #9
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d109      	bne.n	80047f8 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80047e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047e6:	481c      	ldr	r0, [pc, #112]	; (8004858 <HAL_RCC_GetSysClockFreq+0xf4>)
 80047e8:	f7fb fc8e 	bl	8000108 <__udivsi3>
 80047ec:	0003      	movs	r3, r0
 80047ee:	001a      	movs	r2, r3
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	4353      	muls	r3, r2
 80047f4:	637b      	str	r3, [r7, #52]	; 0x34
 80047f6:	e01a      	b.n	800482e <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80047f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047fa:	23c0      	movs	r3, #192	; 0xc0
 80047fc:	025b      	lsls	r3, r3, #9
 80047fe:	401a      	ands	r2, r3
 8004800:	23c0      	movs	r3, #192	; 0xc0
 8004802:	025b      	lsls	r3, r3, #9
 8004804:	429a      	cmp	r2, r3
 8004806:	d109      	bne.n	800481c <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004808:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800480a:	4814      	ldr	r0, [pc, #80]	; (800485c <HAL_RCC_GetSysClockFreq+0xf8>)
 800480c:	f7fb fc7c 	bl	8000108 <__udivsi3>
 8004810:	0003      	movs	r3, r0
 8004812:	001a      	movs	r2, r3
 8004814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004816:	4353      	muls	r3, r2
 8004818:	637b      	str	r3, [r7, #52]	; 0x34
 800481a:	e008      	b.n	800482e <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800481c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800481e:	4810      	ldr	r0, [pc, #64]	; (8004860 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004820:	f7fb fc72 	bl	8000108 <__udivsi3>
 8004824:	0003      	movs	r3, r0
 8004826:	001a      	movs	r2, r3
 8004828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482a:	4353      	muls	r3, r2
 800482c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800482e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004830:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004832:	e005      	b.n	8004840 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004834:	4b09      	ldr	r3, [pc, #36]	; (800485c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004836:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004838:	e002      	b.n	8004840 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800483a:	4b09      	ldr	r3, [pc, #36]	; (8004860 <HAL_RCC_GetSysClockFreq+0xfc>)
 800483c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800483e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004842:	0018      	movs	r0, r3
 8004844:	46bd      	mov	sp, r7
 8004846:	b00f      	add	sp, #60	; 0x3c
 8004848:	bd90      	pop	{r4, r7, pc}
 800484a:	46c0      	nop			; (mov r8, r8)
 800484c:	08006110 	.word	0x08006110
 8004850:	08006120 	.word	0x08006120
 8004854:	40021000 	.word	0x40021000
 8004858:	00f42400 	.word	0x00f42400
 800485c:	02dc6c00 	.word	0x02dc6c00
 8004860:	007a1200 	.word	0x007a1200

08004864 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	2380      	movs	r3, #128	; 0x80
 800487a:	025b      	lsls	r3, r3, #9
 800487c:	4013      	ands	r3, r2
 800487e:	d100      	bne.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004880:	e08f      	b.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004882:	2317      	movs	r3, #23
 8004884:	18fb      	adds	r3, r7, r3
 8004886:	2200      	movs	r2, #0
 8004888:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800488a:	4b67      	ldr	r3, [pc, #412]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800488c:	69da      	ldr	r2, [r3, #28]
 800488e:	2380      	movs	r3, #128	; 0x80
 8004890:	055b      	lsls	r3, r3, #21
 8004892:	4013      	ands	r3, r2
 8004894:	d111      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004896:	4b64      	ldr	r3, [pc, #400]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004898:	69da      	ldr	r2, [r3, #28]
 800489a:	4b63      	ldr	r3, [pc, #396]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800489c:	2180      	movs	r1, #128	; 0x80
 800489e:	0549      	lsls	r1, r1, #21
 80048a0:	430a      	orrs	r2, r1
 80048a2:	61da      	str	r2, [r3, #28]
 80048a4:	4b60      	ldr	r3, [pc, #384]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80048a6:	69da      	ldr	r2, [r3, #28]
 80048a8:	2380      	movs	r3, #128	; 0x80
 80048aa:	055b      	lsls	r3, r3, #21
 80048ac:	4013      	ands	r3, r2
 80048ae:	60bb      	str	r3, [r7, #8]
 80048b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048b2:	2317      	movs	r3, #23
 80048b4:	18fb      	adds	r3, r7, r3
 80048b6:	2201      	movs	r2, #1
 80048b8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ba:	4b5c      	ldr	r3, [pc, #368]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	2380      	movs	r3, #128	; 0x80
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	4013      	ands	r3, r2
 80048c4:	d11a      	bne.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048c6:	4b59      	ldr	r3, [pc, #356]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	4b58      	ldr	r3, [pc, #352]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80048cc:	2180      	movs	r1, #128	; 0x80
 80048ce:	0049      	lsls	r1, r1, #1
 80048d0:	430a      	orrs	r2, r1
 80048d2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048d4:	f7fd ff56 	bl	8002784 <HAL_GetTick>
 80048d8:	0003      	movs	r3, r0
 80048da:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048dc:	e008      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048de:	f7fd ff51 	bl	8002784 <HAL_GetTick>
 80048e2:	0002      	movs	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b64      	cmp	r3, #100	; 0x64
 80048ea:	d901      	bls.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e097      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048f0:	4b4e      	ldr	r3, [pc, #312]	; (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	005b      	lsls	r3, r3, #1
 80048f8:	4013      	ands	r3, r2
 80048fa:	d0f0      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048fc:	4b4a      	ldr	r3, [pc, #296]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80048fe:	6a1a      	ldr	r2, [r3, #32]
 8004900:	23c0      	movs	r3, #192	; 0xc0
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	4013      	ands	r3, r2
 8004906:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d034      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685a      	ldr	r2, [r3, #4]
 8004912:	23c0      	movs	r3, #192	; 0xc0
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	4013      	ands	r3, r2
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	429a      	cmp	r2, r3
 800491c:	d02c      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800491e:	4b42      	ldr	r3, [pc, #264]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	4a43      	ldr	r2, [pc, #268]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004924:	4013      	ands	r3, r2
 8004926:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004928:	4b3f      	ldr	r3, [pc, #252]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800492a:	6a1a      	ldr	r2, [r3, #32]
 800492c:	4b3e      	ldr	r3, [pc, #248]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800492e:	2180      	movs	r1, #128	; 0x80
 8004930:	0249      	lsls	r1, r1, #9
 8004932:	430a      	orrs	r2, r1
 8004934:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004936:	4b3c      	ldr	r3, [pc, #240]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004938:	6a1a      	ldr	r2, [r3, #32]
 800493a:	4b3b      	ldr	r3, [pc, #236]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800493c:	493d      	ldr	r1, [pc, #244]	; (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800493e:	400a      	ands	r2, r1
 8004940:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004942:	4b39      	ldr	r3, [pc, #228]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2201      	movs	r2, #1
 800494c:	4013      	ands	r3, r2
 800494e:	d013      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004950:	f7fd ff18 	bl	8002784 <HAL_GetTick>
 8004954:	0003      	movs	r3, r0
 8004956:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004958:	e009      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495a:	f7fd ff13 	bl	8002784 <HAL_GetTick>
 800495e:	0002      	movs	r2, r0
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	4a34      	ldr	r2, [pc, #208]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d901      	bls.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e058      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800496e:	4b2e      	ldr	r3, [pc, #184]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	2202      	movs	r2, #2
 8004974:	4013      	ands	r3, r2
 8004976:	d0f0      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004978:	4b2b      	ldr	r3, [pc, #172]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	4a2c      	ldr	r2, [pc, #176]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800497e:	4013      	ands	r3, r2
 8004980:	0019      	movs	r1, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	4b28      	ldr	r3, [pc, #160]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004988:	430a      	orrs	r2, r1
 800498a:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800498c:	2317      	movs	r3, #23
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d105      	bne.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004996:	4b24      	ldr	r3, [pc, #144]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004998:	69da      	ldr	r2, [r3, #28]
 800499a:	4b23      	ldr	r3, [pc, #140]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800499c:	4927      	ldr	r1, [pc, #156]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800499e:	400a      	ands	r2, r1
 80049a0:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2201      	movs	r2, #1
 80049a8:	4013      	ands	r3, r2
 80049aa:	d009      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049ac:	4b1e      	ldr	r3, [pc, #120]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80049ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b0:	2203      	movs	r2, #3
 80049b2:	4393      	bics	r3, r2
 80049b4:	0019      	movs	r1, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	4b1b      	ldr	r3, [pc, #108]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80049bc:	430a      	orrs	r2, r1
 80049be:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2220      	movs	r2, #32
 80049c6:	4013      	ands	r3, r2
 80049c8:	d009      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049ca:	4b17      	ldr	r3, [pc, #92]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	2210      	movs	r2, #16
 80049d0:	4393      	bics	r3, r2
 80049d2:	0019      	movs	r1, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68da      	ldr	r2, [r3, #12]
 80049d8:	4b13      	ldr	r3, [pc, #76]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80049da:	430a      	orrs	r2, r1
 80049dc:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	2380      	movs	r3, #128	; 0x80
 80049e4:	029b      	lsls	r3, r3, #10
 80049e6:	4013      	ands	r3, r2
 80049e8:	d009      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049ea:	4b0f      	ldr	r3, [pc, #60]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	2280      	movs	r2, #128	; 0x80
 80049f0:	4393      	bics	r3, r2
 80049f2:	0019      	movs	r1, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	695a      	ldr	r2, [r3, #20]
 80049f8:	4b0b      	ldr	r3, [pc, #44]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80049fa:	430a      	orrs	r2, r1
 80049fc:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	2380      	movs	r3, #128	; 0x80
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	4013      	ands	r3, r2
 8004a08:	d009      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a0a:	4b07      	ldr	r3, [pc, #28]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0e:	2240      	movs	r2, #64	; 0x40
 8004a10:	4393      	bics	r3, r2
 8004a12:	0019      	movs	r1, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	691a      	ldr	r2, [r3, #16]
 8004a18:	4b03      	ldr	r3, [pc, #12]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	0018      	movs	r0, r3
 8004a22:	46bd      	mov	sp, r7
 8004a24:	b006      	add	sp, #24
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	40007000 	.word	0x40007000
 8004a30:	fffffcff 	.word	0xfffffcff
 8004a34:	fffeffff 	.word	0xfffeffff
 8004a38:	00001388 	.word	0x00001388
 8004a3c:	efffffff 	.word	0xefffffff

08004a40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e08a      	b.n	8004b68 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	225d      	movs	r2, #93	; 0x5d
 8004a5c:	5c9b      	ldrb	r3, [r3, r2]
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d107      	bne.n	8004a74 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	225c      	movs	r2, #92	; 0x5c
 8004a68:	2100      	movs	r1, #0
 8004a6a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	0018      	movs	r0, r3
 8004a70:	f7fd fce8 	bl	8002444 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	225d      	movs	r2, #93	; 0x5d
 8004a78:	2102      	movs	r1, #2
 8004a7a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2140      	movs	r1, #64	; 0x40
 8004a88:	438a      	bics	r2, r1
 8004a8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	68da      	ldr	r2, [r3, #12]
 8004a90:	23e0      	movs	r3, #224	; 0xe0
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d902      	bls.n	8004a9e <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	60fb      	str	r3, [r7, #12]
 8004a9c:	e002      	b.n	8004aa4 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004a9e:	2380      	movs	r3, #128	; 0x80
 8004aa0:	015b      	lsls	r3, r3, #5
 8004aa2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68da      	ldr	r2, [r3, #12]
 8004aa8:	23f0      	movs	r3, #240	; 0xf0
 8004aaa:	011b      	lsls	r3, r3, #4
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d008      	beq.n	8004ac2 <HAL_SPI_Init+0x82>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68da      	ldr	r2, [r3, #12]
 8004ab4:	23e0      	movs	r3, #224	; 0xe0
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d002      	beq.n	8004ac2 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d10c      	bne.n	8004ae4 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	23e0      	movs	r3, #224	; 0xe0
 8004ad0:	00db      	lsls	r3, r3, #3
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d903      	bls.n	8004ade <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2202      	movs	r2, #2
 8004ada:	631a      	str	r2, [r3, #48]	; 0x30
 8004adc:	e002      	b.n	8004ae4 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	431a      	orrs	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	431a      	orrs	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	431a      	orrs	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6999      	ldr	r1, [r3, #24]
 8004afe:	2380      	movs	r3, #128	; 0x80
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	400b      	ands	r3, r1
 8004b04:	431a      	orrs	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	69db      	ldr	r3, [r3, #28]
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	431a      	orrs	r2, r3
 8004b12:	0011      	movs	r1, r2
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	0c1b      	lsrs	r3, r3, #16
 8004b26:	2204      	movs	r2, #4
 8004b28:	401a      	ands	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b34:	431a      	orrs	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	0011      	movs	r1, r2
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	69da      	ldr	r2, [r3, #28]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4907      	ldr	r1, [pc, #28]	; (8004b70 <HAL_SPI_Init+0x130>)
 8004b54:	400a      	ands	r2, r1
 8004b56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	225d      	movs	r2, #93	; 0x5d
 8004b62:	2101      	movs	r1, #1
 8004b64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	0018      	movs	r0, r3
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	b004      	add	sp, #16
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	fffff7ff 	.word	0xfffff7ff

08004b74 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	603b      	str	r3, [r7, #0]
 8004b80:	1dbb      	adds	r3, r7, #6
 8004b82:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b84:	231f      	movs	r3, #31
 8004b86:	18fb      	adds	r3, r7, r3
 8004b88:	2200      	movs	r2, #0
 8004b8a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	225c      	movs	r2, #92	; 0x5c
 8004b90:	5c9b      	ldrb	r3, [r3, r2]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d101      	bne.n	8004b9a <HAL_SPI_Transmit+0x26>
 8004b96:	2302      	movs	r3, #2
 8004b98:	e169      	b.n	8004e6e <HAL_SPI_Transmit+0x2fa>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	225c      	movs	r2, #92	; 0x5c
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ba2:	f7fd fdef 	bl	8002784 <HAL_GetTick>
 8004ba6:	0003      	movs	r3, r0
 8004ba8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004baa:	2316      	movs	r3, #22
 8004bac:	18fb      	adds	r3, r7, r3
 8004bae:	1dba      	adds	r2, r7, #6
 8004bb0:	8812      	ldrh	r2, [r2, #0]
 8004bb2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	225d      	movs	r2, #93	; 0x5d
 8004bb8:	5c9b      	ldrb	r3, [r3, r2]
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d004      	beq.n	8004bca <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004bc0:	231f      	movs	r3, #31
 8004bc2:	18fb      	adds	r3, r7, r3
 8004bc4:	2202      	movs	r2, #2
 8004bc6:	701a      	strb	r2, [r3, #0]
    goto error;
 8004bc8:	e146      	b.n	8004e58 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <HAL_SPI_Transmit+0x64>
 8004bd0:	1dbb      	adds	r3, r7, #6
 8004bd2:	881b      	ldrh	r3, [r3, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d104      	bne.n	8004be2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004bd8:	231f      	movs	r3, #31
 8004bda:	18fb      	adds	r3, r7, r3
 8004bdc:	2201      	movs	r2, #1
 8004bde:	701a      	strb	r2, [r3, #0]
    goto error;
 8004be0:	e13a      	b.n	8004e58 <HAL_SPI_Transmit+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	225d      	movs	r2, #93	; 0x5d
 8004be6:	2103      	movs	r1, #3
 8004be8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	68ba      	ldr	r2, [r7, #8]
 8004bf4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	1dba      	adds	r2, r7, #6
 8004bfa:	8812      	ldrh	r2, [r2, #0]
 8004bfc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	1dba      	adds	r2, r7, #6
 8004c02:	8812      	ldrh	r2, [r2, #0]
 8004c04:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2244      	movs	r2, #68	; 0x44
 8004c10:	2100      	movs	r1, #0
 8004c12:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2246      	movs	r2, #70	; 0x46
 8004c18:	2100      	movs	r1, #0
 8004c1a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	689a      	ldr	r2, [r3, #8]
 8004c2c:	2380      	movs	r3, #128	; 0x80
 8004c2e:	021b      	lsls	r3, r3, #8
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d108      	bne.n	8004c46 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2180      	movs	r1, #128	; 0x80
 8004c40:	01c9      	lsls	r1, r1, #7
 8004c42:	430a      	orrs	r2, r1
 8004c44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2240      	movs	r2, #64	; 0x40
 8004c4e:	4013      	ands	r3, r2
 8004c50:	2b40      	cmp	r3, #64	; 0x40
 8004c52:	d007      	beq.n	8004c64 <HAL_SPI_Transmit+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2140      	movs	r1, #64	; 0x40
 8004c60:	430a      	orrs	r2, r1
 8004c62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	68da      	ldr	r2, [r3, #12]
 8004c68:	23e0      	movs	r3, #224	; 0xe0
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d94e      	bls.n	8004d0e <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d004      	beq.n	8004c82 <HAL_SPI_Transmit+0x10e>
 8004c78:	2316      	movs	r3, #22
 8004c7a:	18fb      	adds	r3, r7, r3
 8004c7c:	881b      	ldrh	r3, [r3, #0]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d13f      	bne.n	8004d02 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c86:	881a      	ldrh	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c92:	1c9a      	adds	r2, r3, #2
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	b29a      	uxth	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ca6:	e02c      	b.n	8004d02 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d112      	bne.n	8004cdc <HAL_SPI_Transmit+0x168>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cba:	881a      	ldrh	r2, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc6:	1c9a      	adds	r2, r3, #2
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004cda:	e012      	b.n	8004d02 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cdc:	f7fd fd52 	bl	8002784 <HAL_GetTick>
 8004ce0:	0002      	movs	r2, r0
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	683a      	ldr	r2, [r7, #0]
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d802      	bhi.n	8004cf2 <HAL_SPI_Transmit+0x17e>
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	d102      	bne.n	8004cf8 <HAL_SPI_Transmit+0x184>
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d104      	bne.n	8004d02 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8004cf8:	231f      	movs	r3, #31
 8004cfa:	18fb      	adds	r3, r7, r3
 8004cfc:	2203      	movs	r2, #3
 8004cfe:	701a      	strb	r2, [r3, #0]
          goto error;
 8004d00:	e0aa      	b.n	8004e58 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1cd      	bne.n	8004ca8 <HAL_SPI_Transmit+0x134>
 8004d0c:	e080      	b.n	8004e10 <HAL_SPI_Transmit+0x29c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d005      	beq.n	8004d22 <HAL_SPI_Transmit+0x1ae>
 8004d16:	2316      	movs	r3, #22
 8004d18:	18fb      	adds	r3, r7, r3
 8004d1a:	881b      	ldrh	r3, [r3, #0]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d000      	beq.n	8004d22 <HAL_SPI_Transmit+0x1ae>
 8004d20:	e071      	b.n	8004e06 <HAL_SPI_Transmit+0x292>
    {
      if (hspi->TxXferCount > 1U)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d912      	bls.n	8004d52 <HAL_SPI_Transmit+0x1de>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d30:	881a      	ldrh	r2, [r3, #0]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d3c:	1c9a      	adds	r2, r3, #2
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	3b02      	subs	r3, #2
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d50:	e059      	b.n	8004e06 <HAL_SPI_Transmit+0x292>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	330c      	adds	r3, #12
 8004d5c:	7812      	ldrb	r2, [r2, #0]
 8004d5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	3b01      	subs	r3, #1
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004d78:	e045      	b.n	8004e06 <HAL_SPI_Transmit+0x292>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2202      	movs	r2, #2
 8004d82:	4013      	ands	r3, r2
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d12b      	bne.n	8004de0 <HAL_SPI_Transmit+0x26c>
      {
        if (hspi->TxXferCount > 1U)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d912      	bls.n	8004db8 <HAL_SPI_Transmit+0x244>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d96:	881a      	ldrh	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da2:	1c9a      	adds	r2, r3, #2
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	3b02      	subs	r3, #2
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004db6:	e026      	b.n	8004e06 <HAL_SPI_Transmit+0x292>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	330c      	adds	r3, #12
 8004dc2:	7812      	ldrb	r2, [r2, #0]
 8004dc4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004dde:	e012      	b.n	8004e06 <HAL_SPI_Transmit+0x292>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004de0:	f7fd fcd0 	bl	8002784 <HAL_GetTick>
 8004de4:	0002      	movs	r2, r0
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d802      	bhi.n	8004df6 <HAL_SPI_Transmit+0x282>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	3301      	adds	r3, #1
 8004df4:	d102      	bne.n	8004dfc <HAL_SPI_Transmit+0x288>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d104      	bne.n	8004e06 <HAL_SPI_Transmit+0x292>
        {
          errorcode = HAL_TIMEOUT;
 8004dfc:	231f      	movs	r3, #31
 8004dfe:	18fb      	adds	r3, r7, r3
 8004e00:	2203      	movs	r2, #3
 8004e02:	701a      	strb	r2, [r3, #0]
          goto error;
 8004e04:	e028      	b.n	8004e58 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1b4      	bne.n	8004d7a <HAL_SPI_Transmit+0x206>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	6839      	ldr	r1, [r7, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	0018      	movs	r0, r3
 8004e18:	f000 fcee 	bl	80057f8 <SPI_EndRxTxTransaction>
 8004e1c:	1e03      	subs	r3, r0, #0
 8004e1e:	d002      	beq.n	8004e26 <HAL_SPI_Transmit+0x2b2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2220      	movs	r2, #32
 8004e24:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d10a      	bne.n	8004e44 <HAL_SPI_Transmit+0x2d0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e2e:	2300      	movs	r3, #0
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	613b      	str	r3, [r7, #16]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	613b      	str	r3, [r7, #16]
 8004e42:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d004      	beq.n	8004e56 <HAL_SPI_Transmit+0x2e2>
  {
    errorcode = HAL_ERROR;
 8004e4c:	231f      	movs	r3, #31
 8004e4e:	18fb      	adds	r3, r7, r3
 8004e50:	2201      	movs	r2, #1
 8004e52:	701a      	strb	r2, [r3, #0]
 8004e54:	e000      	b.n	8004e58 <HAL_SPI_Transmit+0x2e4>
  }

error:
 8004e56:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	225d      	movs	r2, #93	; 0x5d
 8004e5c:	2101      	movs	r1, #1
 8004e5e:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	225c      	movs	r2, #92	; 0x5c
 8004e64:	2100      	movs	r1, #0
 8004e66:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004e68:	231f      	movs	r3, #31
 8004e6a:	18fb      	adds	r3, r7, r3
 8004e6c:	781b      	ldrb	r3, [r3, #0]
}
 8004e6e:	0018      	movs	r0, r3
 8004e70:	46bd      	mov	sp, r7
 8004e72:	b008      	add	sp, #32
 8004e74:	bd80      	pop	{r7, pc}
	...

08004e78 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e78:	b590      	push	{r4, r7, lr}
 8004e7a:	b089      	sub	sp, #36	; 0x24
 8004e7c:	af02      	add	r7, sp, #8
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	603b      	str	r3, [r7, #0]
 8004e84:	1dbb      	adds	r3, r7, #6
 8004e86:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e88:	2317      	movs	r3, #23
 8004e8a:	18fb      	adds	r3, r7, r3
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	2382      	movs	r3, #130	; 0x82
 8004e96:	005b      	lsls	r3, r3, #1
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d113      	bne.n	8004ec4 <HAL_SPI_Receive+0x4c>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10f      	bne.n	8004ec4 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	225d      	movs	r2, #93	; 0x5d
 8004ea8:	2104      	movs	r1, #4
 8004eaa:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004eac:	1dbb      	adds	r3, r7, #6
 8004eae:	881c      	ldrh	r4, [r3, #0]
 8004eb0:	68ba      	ldr	r2, [r7, #8]
 8004eb2:	68b9      	ldr	r1, [r7, #8]
 8004eb4:	68f8      	ldr	r0, [r7, #12]
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	9300      	str	r3, [sp, #0]
 8004eba:	0023      	movs	r3, r4
 8004ebc:	f000 f920 	bl	8005100 <HAL_SPI_TransmitReceive>
 8004ec0:	0003      	movs	r3, r0
 8004ec2:	e114      	b.n	80050ee <HAL_SPI_Receive+0x276>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	225c      	movs	r2, #92	; 0x5c
 8004ec8:	5c9b      	ldrb	r3, [r3, r2]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d101      	bne.n	8004ed2 <HAL_SPI_Receive+0x5a>
 8004ece:	2302      	movs	r3, #2
 8004ed0:	e10d      	b.n	80050ee <HAL_SPI_Receive+0x276>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	225c      	movs	r2, #92	; 0x5c
 8004ed6:	2101      	movs	r1, #1
 8004ed8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004eda:	f7fd fc53 	bl	8002784 <HAL_GetTick>
 8004ede:	0003      	movs	r3, r0
 8004ee0:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	225d      	movs	r2, #93	; 0x5d
 8004ee6:	5c9b      	ldrb	r3, [r3, r2]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d004      	beq.n	8004ef8 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8004eee:	2317      	movs	r3, #23
 8004ef0:	18fb      	adds	r3, r7, r3
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	701a      	strb	r2, [r3, #0]
    goto error;
 8004ef6:	e0ef      	b.n	80050d8 <HAL_SPI_Receive+0x260>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_SPI_Receive+0x8e>
 8004efe:	1dbb      	adds	r3, r7, #6
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d104      	bne.n	8004f10 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8004f06:	2317      	movs	r3, #23
 8004f08:	18fb      	adds	r3, r7, r3
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	701a      	strb	r2, [r3, #0]
    goto error;
 8004f0e:	e0e3      	b.n	80050d8 <HAL_SPI_Receive+0x260>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	225d      	movs	r2, #93	; 0x5d
 8004f14:	2104      	movs	r1, #4
 8004f16:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	1dba      	adds	r2, r7, #6
 8004f28:	2144      	movs	r1, #68	; 0x44
 8004f2a:	8812      	ldrh	r2, [r2, #0]
 8004f2c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	1dba      	adds	r2, r7, #6
 8004f32:	2146      	movs	r1, #70	; 0x46
 8004f34:	8812      	ldrh	r2, [r2, #0]
 8004f36:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	23e0      	movs	r3, #224	; 0xe0
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d908      	bls.n	8004f74 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	685a      	ldr	r2, [r3, #4]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4962      	ldr	r1, [pc, #392]	; (80050f8 <HAL_SPI_Receive+0x280>)
 8004f6e:	400a      	ands	r2, r1
 8004f70:	605a      	str	r2, [r3, #4]
 8004f72:	e008      	b.n	8004f86 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2180      	movs	r1, #128	; 0x80
 8004f80:	0149      	lsls	r1, r1, #5
 8004f82:	430a      	orrs	r2, r1
 8004f84:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	2380      	movs	r3, #128	; 0x80
 8004f8c:	021b      	lsls	r3, r3, #8
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d107      	bne.n	8004fa2 <HAL_SPI_Receive+0x12a>
  {
    SPI_1LINE_RX(hspi);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4957      	ldr	r1, [pc, #348]	; (80050fc <HAL_SPI_Receive+0x284>)
 8004f9e:	400a      	ands	r2, r1
 8004fa0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2240      	movs	r2, #64	; 0x40
 8004faa:	4013      	ands	r3, r2
 8004fac:	2b40      	cmp	r3, #64	; 0x40
 8004fae:	d007      	beq.n	8004fc0 <HAL_SPI_Receive+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2140      	movs	r1, #64	; 0x40
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	23e0      	movs	r3, #224	; 0xe0
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d900      	bls.n	8004fce <HAL_SPI_Receive+0x156>
 8004fcc:	e069      	b.n	80050a2 <HAL_SPI_Receive+0x22a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004fce:	e031      	b.n	8005034 <HAL_SPI_Receive+0x1bc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	4013      	ands	r3, r2
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d117      	bne.n	800500e <HAL_SPI_Receive+0x196>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	330c      	adds	r3, #12
 8004fe4:	001a      	movs	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fea:	7812      	ldrb	r2, [r2, #0]
 8004fec:	b2d2      	uxtb	r2, r2
 8004fee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	1c5a      	adds	r2, r3, #1
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2246      	movs	r2, #70	; 0x46
 8004ffe:	5a9b      	ldrh	r3, [r3, r2]
 8005000:	b29b      	uxth	r3, r3
 8005002:	3b01      	subs	r3, #1
 8005004:	b299      	uxth	r1, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2246      	movs	r2, #70	; 0x46
 800500a:	5299      	strh	r1, [r3, r2]
 800500c:	e012      	b.n	8005034 <HAL_SPI_Receive+0x1bc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800500e:	f7fd fbb9 	bl	8002784 <HAL_GetTick>
 8005012:	0002      	movs	r2, r0
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	429a      	cmp	r2, r3
 800501c:	d802      	bhi.n	8005024 <HAL_SPI_Receive+0x1ac>
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	3301      	adds	r3, #1
 8005022:	d102      	bne.n	800502a <HAL_SPI_Receive+0x1b2>
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d104      	bne.n	8005034 <HAL_SPI_Receive+0x1bc>
        {
          errorcode = HAL_TIMEOUT;
 800502a:	2317      	movs	r3, #23
 800502c:	18fb      	adds	r3, r7, r3
 800502e:	2203      	movs	r2, #3
 8005030:	701a      	strb	r2, [r3, #0]
          goto error;
 8005032:	e051      	b.n	80050d8 <HAL_SPI_Receive+0x260>
    while (hspi->RxXferCount > 0U)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2246      	movs	r2, #70	; 0x46
 8005038:	5a9b      	ldrh	r3, [r3, r2]
 800503a:	b29b      	uxth	r3, r3
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1c7      	bne.n	8004fd0 <HAL_SPI_Receive+0x158>
 8005040:	e035      	b.n	80050ae <HAL_SPI_Receive+0x236>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	2201      	movs	r2, #1
 800504a:	4013      	ands	r3, r2
 800504c:	2b01      	cmp	r3, #1
 800504e:	d115      	bne.n	800507c <HAL_SPI_Receive+0x204>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505a:	b292      	uxth	r2, r2
 800505c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005062:	1c9a      	adds	r2, r3, #2
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2246      	movs	r2, #70	; 0x46
 800506c:	5a9b      	ldrh	r3, [r3, r2]
 800506e:	b29b      	uxth	r3, r3
 8005070:	3b01      	subs	r3, #1
 8005072:	b299      	uxth	r1, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2246      	movs	r2, #70	; 0x46
 8005078:	5299      	strh	r1, [r3, r2]
 800507a:	e012      	b.n	80050a2 <HAL_SPI_Receive+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800507c:	f7fd fb82 	bl	8002784 <HAL_GetTick>
 8005080:	0002      	movs	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	429a      	cmp	r2, r3
 800508a:	d802      	bhi.n	8005092 <HAL_SPI_Receive+0x21a>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	3301      	adds	r3, #1
 8005090:	d102      	bne.n	8005098 <HAL_SPI_Receive+0x220>
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d104      	bne.n	80050a2 <HAL_SPI_Receive+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 8005098:	2317      	movs	r3, #23
 800509a:	18fb      	adds	r3, r7, r3
 800509c:	2203      	movs	r2, #3
 800509e:	701a      	strb	r2, [r3, #0]
          goto error;
 80050a0:	e01a      	b.n	80050d8 <HAL_SPI_Receive+0x260>
    while (hspi->RxXferCount > 0U)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2246      	movs	r2, #70	; 0x46
 80050a6:	5a9b      	ldrh	r3, [r3, r2]
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1c9      	bne.n	8005042 <HAL_SPI_Receive+0x1ca>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	6839      	ldr	r1, [r7, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	0018      	movs	r0, r3
 80050b6:	f000 fb41 	bl	800573c <SPI_EndRxTransaction>
 80050ba:	1e03      	subs	r3, r0, #0
 80050bc:	d002      	beq.n	80050c4 <HAL_SPI_Receive+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2220      	movs	r2, #32
 80050c2:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d004      	beq.n	80050d6 <HAL_SPI_Receive+0x25e>
  {
    errorcode = HAL_ERROR;
 80050cc:	2317      	movs	r3, #23
 80050ce:	18fb      	adds	r3, r7, r3
 80050d0:	2201      	movs	r2, #1
 80050d2:	701a      	strb	r2, [r3, #0]
 80050d4:	e000      	b.n	80050d8 <HAL_SPI_Receive+0x260>
  }

error :
 80050d6:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	225d      	movs	r2, #93	; 0x5d
 80050dc:	2101      	movs	r1, #1
 80050de:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	225c      	movs	r2, #92	; 0x5c
 80050e4:	2100      	movs	r1, #0
 80050e6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80050e8:	2317      	movs	r3, #23
 80050ea:	18fb      	adds	r3, r7, r3
 80050ec:	781b      	ldrb	r3, [r3, #0]
}
 80050ee:	0018      	movs	r0, r3
 80050f0:	46bd      	mov	sp, r7
 80050f2:	b007      	add	sp, #28
 80050f4:	bd90      	pop	{r4, r7, pc}
 80050f6:	46c0      	nop			; (mov r8, r8)
 80050f8:	ffffefff 	.word	0xffffefff
 80050fc:	ffffbfff 	.word	0xffffbfff

08005100 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b08a      	sub	sp, #40	; 0x28
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
 800510c:	001a      	movs	r2, r3
 800510e:	1cbb      	adds	r3, r7, #2
 8005110:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005112:	2301      	movs	r3, #1
 8005114:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005116:	2323      	movs	r3, #35	; 0x23
 8005118:	18fb      	adds	r3, r7, r3
 800511a:	2200      	movs	r2, #0
 800511c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	225c      	movs	r2, #92	; 0x5c
 8005122:	5c9b      	ldrb	r3, [r3, r2]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d101      	bne.n	800512c <HAL_SPI_TransmitReceive+0x2c>
 8005128:	2302      	movs	r3, #2
 800512a:	e21f      	b.n	800556c <HAL_SPI_TransmitReceive+0x46c>
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	225c      	movs	r2, #92	; 0x5c
 8005130:	2101      	movs	r1, #1
 8005132:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005134:	f7fd fb26 	bl	8002784 <HAL_GetTick>
 8005138:	0003      	movs	r3, r0
 800513a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800513c:	201b      	movs	r0, #27
 800513e:	183b      	adds	r3, r7, r0
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	215d      	movs	r1, #93	; 0x5d
 8005144:	5c52      	ldrb	r2, [r2, r1]
 8005146:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800514e:	2312      	movs	r3, #18
 8005150:	18fb      	adds	r3, r7, r3
 8005152:	1cba      	adds	r2, r7, #2
 8005154:	8812      	ldrh	r2, [r2, #0]
 8005156:	801a      	strh	r2, [r3, #0]
  initial_RxXferCount = Size;
 8005158:	2310      	movs	r3, #16
 800515a:	18fb      	adds	r3, r7, r3
 800515c:	1cba      	adds	r2, r7, #2
 800515e:	8812      	ldrh	r2, [r2, #0]
 8005160:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005162:	183b      	adds	r3, r7, r0
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d012      	beq.n	8005190 <HAL_SPI_TransmitReceive+0x90>
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	2382      	movs	r3, #130	; 0x82
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	429a      	cmp	r2, r3
 8005172:	d108      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x86>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d104      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x86>
 800517c:	231b      	movs	r3, #27
 800517e:	18fb      	adds	r3, r7, r3
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	2b04      	cmp	r3, #4
 8005184:	d004      	beq.n	8005190 <HAL_SPI_TransmitReceive+0x90>
  {
    errorcode = HAL_BUSY;
 8005186:	2323      	movs	r3, #35	; 0x23
 8005188:	18fb      	adds	r3, r7, r3
 800518a:	2202      	movs	r2, #2
 800518c:	701a      	strb	r2, [r3, #0]
    goto error;
 800518e:	e1e2      	b.n	8005556 <HAL_SPI_TransmitReceive+0x456>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d006      	beq.n	80051a4 <HAL_SPI_TransmitReceive+0xa4>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d003      	beq.n	80051a4 <HAL_SPI_TransmitReceive+0xa4>
 800519c:	1cbb      	adds	r3, r7, #2
 800519e:	881b      	ldrh	r3, [r3, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d104      	bne.n	80051ae <HAL_SPI_TransmitReceive+0xae>
  {
    errorcode = HAL_ERROR;
 80051a4:	2323      	movs	r3, #35	; 0x23
 80051a6:	18fb      	adds	r3, r7, r3
 80051a8:	2201      	movs	r2, #1
 80051aa:	701a      	strb	r2, [r3, #0]
    goto error;
 80051ac:	e1d3      	b.n	8005556 <HAL_SPI_TransmitReceive+0x456>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	225d      	movs	r2, #93	; 0x5d
 80051b2:	5c9b      	ldrb	r3, [r3, r2]
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d003      	beq.n	80051c2 <HAL_SPI_TransmitReceive+0xc2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	225d      	movs	r2, #93	; 0x5d
 80051be:	2105      	movs	r1, #5
 80051c0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	1cba      	adds	r2, r7, #2
 80051d2:	2146      	movs	r1, #70	; 0x46
 80051d4:	8812      	ldrh	r2, [r2, #0]
 80051d6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	1cba      	adds	r2, r7, #2
 80051dc:	2144      	movs	r1, #68	; 0x44
 80051de:	8812      	ldrh	r2, [r2, #0]
 80051e0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	68ba      	ldr	r2, [r7, #8]
 80051e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	1cba      	adds	r2, r7, #2
 80051ec:	8812      	ldrh	r2, [r2, #0]
 80051ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	1cba      	adds	r2, r7, #2
 80051f4:	8812      	ldrh	r2, [r2, #0]
 80051f6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	68da      	ldr	r2, [r3, #12]
 8005208:	23e0      	movs	r3, #224	; 0xe0
 800520a:	00db      	lsls	r3, r3, #3
 800520c:	429a      	cmp	r2, r3
 800520e:	d804      	bhi.n	800521a <HAL_SPI_TransmitReceive+0x11a>
 8005210:	2310      	movs	r3, #16
 8005212:	18fb      	adds	r3, r7, r3
 8005214:	881b      	ldrh	r3, [r3, #0]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d908      	bls.n	800522c <HAL_SPI_TransmitReceive+0x12c>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	49ca      	ldr	r1, [pc, #808]	; (8005550 <HAL_SPI_TransmitReceive+0x450>)
 8005226:	400a      	ands	r2, r1
 8005228:	605a      	str	r2, [r3, #4]
 800522a:	e008      	b.n	800523e <HAL_SPI_TransmitReceive+0x13e>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685a      	ldr	r2, [r3, #4]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2180      	movs	r1, #128	; 0x80
 8005238:	0149      	lsls	r1, r1, #5
 800523a:	430a      	orrs	r2, r1
 800523c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2240      	movs	r2, #64	; 0x40
 8005246:	4013      	ands	r3, r2
 8005248:	2b40      	cmp	r3, #64	; 0x40
 800524a:	d007      	beq.n	800525c <HAL_SPI_TransmitReceive+0x15c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2140      	movs	r1, #64	; 0x40
 8005258:	430a      	orrs	r2, r1
 800525a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	68da      	ldr	r2, [r3, #12]
 8005260:	23e0      	movs	r3, #224	; 0xe0
 8005262:	00db      	lsls	r3, r3, #3
 8005264:	429a      	cmp	r2, r3
 8005266:	d800      	bhi.n	800526a <HAL_SPI_TransmitReceive+0x16a>
 8005268:	e07f      	b.n	800536a <HAL_SPI_TransmitReceive+0x26a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d005      	beq.n	800527e <HAL_SPI_TransmitReceive+0x17e>
 8005272:	2312      	movs	r3, #18
 8005274:	18fb      	adds	r3, r7, r3
 8005276:	881b      	ldrh	r3, [r3, #0]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d000      	beq.n	800527e <HAL_SPI_TransmitReceive+0x17e>
 800527c:	e069      	b.n	8005352 <HAL_SPI_TransmitReceive+0x252>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005282:	881a      	ldrh	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528e:	1c9a      	adds	r2, r3, #2
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005298:	b29b      	uxth	r3, r3
 800529a:	3b01      	subs	r3, #1
 800529c:	b29a      	uxth	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a2:	e056      	b.n	8005352 <HAL_SPI_TransmitReceive+0x252>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	2202      	movs	r2, #2
 80052ac:	4013      	ands	r3, r2
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d11b      	bne.n	80052ea <HAL_SPI_TransmitReceive+0x1ea>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d016      	beq.n	80052ea <HAL_SPI_TransmitReceive+0x1ea>
 80052bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d113      	bne.n	80052ea <HAL_SPI_TransmitReceive+0x1ea>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c6:	881a      	ldrh	r2, [r3, #0]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d2:	1c9a      	adds	r2, r3, #2
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052dc:	b29b      	uxth	r3, r3
 80052de:	3b01      	subs	r3, #1
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052e6:	2300      	movs	r3, #0
 80052e8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	2201      	movs	r2, #1
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d11c      	bne.n	8005332 <HAL_SPI_TransmitReceive+0x232>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2246      	movs	r2, #70	; 0x46
 80052fc:	5a9b      	ldrh	r3, [r3, r2]
 80052fe:	b29b      	uxth	r3, r3
 8005300:	2b00      	cmp	r3, #0
 8005302:	d016      	beq.n	8005332 <HAL_SPI_TransmitReceive+0x232>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68da      	ldr	r2, [r3, #12]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530e:	b292      	uxth	r2, r2
 8005310:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005316:	1c9a      	adds	r2, r3, #2
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2246      	movs	r2, #70	; 0x46
 8005320:	5a9b      	ldrh	r3, [r3, r2]
 8005322:	b29b      	uxth	r3, r3
 8005324:	3b01      	subs	r3, #1
 8005326:	b299      	uxth	r1, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2246      	movs	r2, #70	; 0x46
 800532c:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800532e:	2301      	movs	r3, #1
 8005330:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005332:	f7fd fa27 	bl	8002784 <HAL_GetTick>
 8005336:	0002      	movs	r2, r0
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800533e:	429a      	cmp	r2, r3
 8005340:	d807      	bhi.n	8005352 <HAL_SPI_TransmitReceive+0x252>
 8005342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005344:	3301      	adds	r3, #1
 8005346:	d004      	beq.n	8005352 <HAL_SPI_TransmitReceive+0x252>
      {
        errorcode = HAL_TIMEOUT;
 8005348:	2323      	movs	r3, #35	; 0x23
 800534a:	18fb      	adds	r3, r7, r3
 800534c:	2203      	movs	r2, #3
 800534e:	701a      	strb	r2, [r3, #0]
        goto error;
 8005350:	e101      	b.n	8005556 <HAL_SPI_TransmitReceive+0x456>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005356:	b29b      	uxth	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1a3      	bne.n	80052a4 <HAL_SPI_TransmitReceive+0x1a4>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2246      	movs	r2, #70	; 0x46
 8005360:	5a9b      	ldrh	r3, [r3, r2]
 8005362:	b29b      	uxth	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d19d      	bne.n	80052a4 <HAL_SPI_TransmitReceive+0x1a4>
 8005368:	e0e2      	b.n	8005530 <HAL_SPI_TransmitReceive+0x430>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d005      	beq.n	800537e <HAL_SPI_TransmitReceive+0x27e>
 8005372:	2312      	movs	r3, #18
 8005374:	18fb      	adds	r3, r7, r3
 8005376:	881b      	ldrh	r3, [r3, #0]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d000      	beq.n	800537e <HAL_SPI_TransmitReceive+0x27e>
 800537c:	e0cb      	b.n	8005516 <HAL_SPI_TransmitReceive+0x416>
    {
      if (hspi->TxXferCount > 1U)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005382:	b29b      	uxth	r3, r3
 8005384:	2b01      	cmp	r3, #1
 8005386:	d912      	bls.n	80053ae <HAL_SPI_TransmitReceive+0x2ae>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538c:	881a      	ldrh	r2, [r3, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005398:	1c9a      	adds	r2, r3, #2
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	3b02      	subs	r3, #2
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053ac:	e0b3      	b.n	8005516 <HAL_SPI_TransmitReceive+0x416>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	330c      	adds	r3, #12
 80053b8:	7812      	ldrb	r2, [r2, #0]
 80053ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c0:	1c5a      	adds	r2, r3, #1
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	3b01      	subs	r3, #1
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053d4:	e09f      	b.n	8005516 <HAL_SPI_TransmitReceive+0x416>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	2202      	movs	r2, #2
 80053de:	4013      	ands	r3, r2
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d134      	bne.n	800544e <HAL_SPI_TransmitReceive+0x34e>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d02f      	beq.n	800544e <HAL_SPI_TransmitReceive+0x34e>
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d12c      	bne.n	800544e <HAL_SPI_TransmitReceive+0x34e>
      {
        if (hspi->TxXferCount > 1U)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d912      	bls.n	8005424 <HAL_SPI_TransmitReceive+0x324>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005402:	881a      	ldrh	r2, [r3, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540e:	1c9a      	adds	r2, r3, #2
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005418:	b29b      	uxth	r3, r3
 800541a:	3b02      	subs	r3, #2
 800541c:	b29a      	uxth	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005422:	e012      	b.n	800544a <HAL_SPI_TransmitReceive+0x34a>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	330c      	adds	r3, #12
 800542e:	7812      	ldrb	r2, [r2, #0]
 8005430:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005436:	1c5a      	adds	r2, r3, #1
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005440:	b29b      	uxth	r3, r3
 8005442:	3b01      	subs	r3, #1
 8005444:	b29a      	uxth	r2, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800544a:	2300      	movs	r3, #0
 800544c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	2201      	movs	r2, #1
 8005456:	4013      	ands	r3, r2
 8005458:	2b01      	cmp	r3, #1
 800545a:	d149      	bne.n	80054f0 <HAL_SPI_TransmitReceive+0x3f0>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2246      	movs	r2, #70	; 0x46
 8005460:	5a9b      	ldrh	r3, [r3, r2]
 8005462:	b29b      	uxth	r3, r3
 8005464:	2b00      	cmp	r3, #0
 8005466:	d043      	beq.n	80054f0 <HAL_SPI_TransmitReceive+0x3f0>
      {
        if (hspi->RxXferCount > 1U)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2246      	movs	r2, #70	; 0x46
 800546c:	5a9b      	ldrh	r3, [r3, r2]
 800546e:	b29b      	uxth	r3, r3
 8005470:	2b01      	cmp	r3, #1
 8005472:	d924      	bls.n	80054be <HAL_SPI_TransmitReceive+0x3be>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547e:	b292      	uxth	r2, r2
 8005480:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005486:	1c9a      	adds	r2, r3, #2
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2246      	movs	r2, #70	; 0x46
 8005490:	5a9b      	ldrh	r3, [r3, r2]
 8005492:	b29b      	uxth	r3, r3
 8005494:	3b02      	subs	r3, #2
 8005496:	b299      	uxth	r1, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2246      	movs	r2, #70	; 0x46
 800549c:	5299      	strh	r1, [r3, r2]
          if (hspi->RxXferCount <= 1U)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2246      	movs	r2, #70	; 0x46
 80054a2:	5a9b      	ldrh	r3, [r3, r2]
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d820      	bhi.n	80054ec <HAL_SPI_TransmitReceive+0x3ec>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2180      	movs	r1, #128	; 0x80
 80054b6:	0149      	lsls	r1, r1, #5
 80054b8:	430a      	orrs	r2, r1
 80054ba:	605a      	str	r2, [r3, #4]
 80054bc:	e016      	b.n	80054ec <HAL_SPI_TransmitReceive+0x3ec>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	330c      	adds	r3, #12
 80054c4:	001a      	movs	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ca:	7812      	ldrb	r2, [r2, #0]
 80054cc:	b2d2      	uxtb	r2, r2
 80054ce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d4:	1c5a      	adds	r2, r3, #1
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2246      	movs	r2, #70	; 0x46
 80054de:	5a9b      	ldrh	r3, [r3, r2]
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	b299      	uxth	r1, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2246      	movs	r2, #70	; 0x46
 80054ea:	5299      	strh	r1, [r3, r2]
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054ec:	2301      	movs	r3, #1
 80054ee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80054f0:	f7fd f948 	bl	8002784 <HAL_GetTick>
 80054f4:	0002      	movs	r2, r0
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d802      	bhi.n	8005506 <HAL_SPI_TransmitReceive+0x406>
 8005500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005502:	3301      	adds	r3, #1
 8005504:	d102      	bne.n	800550c <HAL_SPI_TransmitReceive+0x40c>
 8005506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005508:	2b00      	cmp	r3, #0
 800550a:	d104      	bne.n	8005516 <HAL_SPI_TransmitReceive+0x416>
      {
        errorcode = HAL_TIMEOUT;
 800550c:	2323      	movs	r3, #35	; 0x23
 800550e:	18fb      	adds	r3, r7, r3
 8005510:	2203      	movs	r2, #3
 8005512:	701a      	strb	r2, [r3, #0]
        goto error;
 8005514:	e01f      	b.n	8005556 <HAL_SPI_TransmitReceive+0x456>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800551a:	b29b      	uxth	r3, r3
 800551c:	2b00      	cmp	r3, #0
 800551e:	d000      	beq.n	8005522 <HAL_SPI_TransmitReceive+0x422>
 8005520:	e759      	b.n	80053d6 <HAL_SPI_TransmitReceive+0x2d6>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2246      	movs	r2, #70	; 0x46
 8005526:	5a9b      	ldrh	r3, [r3, r2]
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d000      	beq.n	8005530 <HAL_SPI_TransmitReceive+0x430>
 800552e:	e752      	b.n	80053d6 <HAL_SPI_TransmitReceive+0x2d6>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005530:	69fa      	ldr	r2, [r7, #28]
 8005532:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	0018      	movs	r0, r3
 8005538:	f000 f95e 	bl	80057f8 <SPI_EndRxTxTransaction>
 800553c:	1e03      	subs	r3, r0, #0
 800553e:	d009      	beq.n	8005554 <HAL_SPI_TransmitReceive+0x454>
  {
    errorcode = HAL_ERROR;
 8005540:	2323      	movs	r3, #35	; 0x23
 8005542:	18fb      	adds	r3, r7, r3
 8005544:	2201      	movs	r2, #1
 8005546:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2220      	movs	r2, #32
 800554c:	661a      	str	r2, [r3, #96]	; 0x60
 800554e:	e002      	b.n	8005556 <HAL_SPI_TransmitReceive+0x456>
 8005550:	ffffefff 	.word	0xffffefff
  }

error :
 8005554:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	225d      	movs	r2, #93	; 0x5d
 800555a:	2101      	movs	r1, #1
 800555c:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	225c      	movs	r2, #92	; 0x5c
 8005562:	2100      	movs	r1, #0
 8005564:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005566:	2323      	movs	r3, #35	; 0x23
 8005568:	18fb      	adds	r3, r7, r3
 800556a:	781b      	ldrb	r3, [r3, #0]
}
 800556c:	0018      	movs	r0, r3
 800556e:	46bd      	mov	sp, r7
 8005570:	b00a      	add	sp, #40	; 0x28
 8005572:	bd80      	pop	{r7, pc}

08005574 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	603b      	str	r3, [r7, #0]
 8005580:	1dfb      	adds	r3, r7, #7
 8005582:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005584:	e050      	b.n	8005628 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	3301      	adds	r3, #1
 800558a:	d04d      	beq.n	8005628 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800558c:	f7fd f8fa 	bl	8002784 <HAL_GetTick>
 8005590:	0002      	movs	r2, r0
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	429a      	cmp	r2, r3
 800559a:	d902      	bls.n	80055a2 <SPI_WaitFlagStateUntilTimeout+0x2e>
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d142      	bne.n	8005628 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	21e0      	movs	r1, #224	; 0xe0
 80055ae:	438a      	bics	r2, r1
 80055b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	685a      	ldr	r2, [r3, #4]
 80055b6:	2382      	movs	r3, #130	; 0x82
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d113      	bne.n	80055e6 <SPI_WaitFlagStateUntilTimeout+0x72>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	689a      	ldr	r2, [r3, #8]
 80055c2:	2380      	movs	r3, #128	; 0x80
 80055c4:	021b      	lsls	r3, r3, #8
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d005      	beq.n	80055d6 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	2380      	movs	r3, #128	; 0x80
 80055d0:	00db      	lsls	r3, r3, #3
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d107      	bne.n	80055e6 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2140      	movs	r1, #64	; 0x40
 80055e2:	438a      	bics	r2, r1
 80055e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055ea:	2380      	movs	r3, #128	; 0x80
 80055ec:	019b      	lsls	r3, r3, #6
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d110      	bne.n	8005614 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4914      	ldr	r1, [pc, #80]	; (8005650 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 80055fe:	400a      	ands	r2, r1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2180      	movs	r1, #128	; 0x80
 800560e:	0189      	lsls	r1, r1, #6
 8005610:	430a      	orrs	r2, r1
 8005612:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	225d      	movs	r2, #93	; 0x5d
 8005618:	2101      	movs	r1, #1
 800561a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	225c      	movs	r2, #92	; 0x5c
 8005620:	2100      	movs	r1, #0
 8005622:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e00f      	b.n	8005648 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	68ba      	ldr	r2, [r7, #8]
 8005630:	4013      	ands	r3, r2
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	425a      	negs	r2, r3
 8005638:	4153      	adcs	r3, r2
 800563a:	b2db      	uxtb	r3, r3
 800563c:	001a      	movs	r2, r3
 800563e:	1dfb      	adds	r3, r7, #7
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	429a      	cmp	r2, r3
 8005644:	d19f      	bne.n	8005586 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	0018      	movs	r0, r3
 800564a:	46bd      	mov	sp, r7
 800564c:	b004      	add	sp, #16
 800564e:	bd80      	pop	{r7, pc}
 8005650:	ffffdfff 	.word	0xffffdfff

08005654 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
 8005660:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005662:	e05c      	b.n	800571e <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005664:	68ba      	ldr	r2, [r7, #8]
 8005666:	23c0      	movs	r3, #192	; 0xc0
 8005668:	00db      	lsls	r3, r3, #3
 800566a:	429a      	cmp	r2, r3
 800566c:	d106      	bne.n	800567c <SPI_WaitFifoStateUntilTimeout+0x28>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d103      	bne.n	800567c <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	330c      	adds	r3, #12
 800567a:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	3301      	adds	r3, #1
 8005680:	d04d      	beq.n	800571e <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005682:	f7fd f87f 	bl	8002784 <HAL_GetTick>
 8005686:	0002      	movs	r2, r0
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d902      	bls.n	8005698 <SPI_WaitFifoStateUntilTimeout+0x44>
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d142      	bne.n	800571e <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685a      	ldr	r2, [r3, #4]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	21e0      	movs	r1, #224	; 0xe0
 80056a4:	438a      	bics	r2, r1
 80056a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	2382      	movs	r3, #130	; 0x82
 80056ae:	005b      	lsls	r3, r3, #1
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d113      	bne.n	80056dc <SPI_WaitFifoStateUntilTimeout+0x88>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	689a      	ldr	r2, [r3, #8]
 80056b8:	2380      	movs	r3, #128	; 0x80
 80056ba:	021b      	lsls	r3, r3, #8
 80056bc:	429a      	cmp	r2, r3
 80056be:	d005      	beq.n	80056cc <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	689a      	ldr	r2, [r3, #8]
 80056c4:	2380      	movs	r3, #128	; 0x80
 80056c6:	00db      	lsls	r3, r3, #3
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d107      	bne.n	80056dc <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2140      	movs	r1, #64	; 0x40
 80056d8:	438a      	bics	r2, r1
 80056da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056e0:	2380      	movs	r3, #128	; 0x80
 80056e2:	019b      	lsls	r3, r3, #6
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d110      	bne.n	800570a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4911      	ldr	r1, [pc, #68]	; (8005738 <SPI_WaitFifoStateUntilTimeout+0xe4>)
 80056f4:	400a      	ands	r2, r1
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2180      	movs	r1, #128	; 0x80
 8005704:	0189      	lsls	r1, r1, #6
 8005706:	430a      	orrs	r2, r1
 8005708:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	225d      	movs	r2, #93	; 0x5d
 800570e:	2101      	movs	r1, #1
 8005710:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	225c      	movs	r2, #92	; 0x5c
 8005716:	2100      	movs	r1, #0
 8005718:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e008      	b.n	8005730 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	4013      	ands	r3, r2
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	429a      	cmp	r2, r3
 800572c:	d19a      	bne.n	8005664 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800572e:	2300      	movs	r3, #0
}
 8005730:	0018      	movs	r0, r3
 8005732:	46bd      	mov	sp, r7
 8005734:	b004      	add	sp, #16
 8005736:	bd80      	pop	{r7, pc}
 8005738:	ffffdfff 	.word	0xffffdfff

0800573c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af02      	add	r7, sp, #8
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	2382      	movs	r3, #130	; 0x82
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	429a      	cmp	r2, r3
 8005752:	d113      	bne.n	800577c <SPI_EndRxTransaction+0x40>
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	2380      	movs	r3, #128	; 0x80
 800575a:	021b      	lsls	r3, r3, #8
 800575c:	429a      	cmp	r2, r3
 800575e:	d005      	beq.n	800576c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	2380      	movs	r3, #128	; 0x80
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	429a      	cmp	r2, r3
 800576a:	d107      	bne.n	800577c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2140      	movs	r1, #64	; 0x40
 8005778:	438a      	bics	r2, r1
 800577a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	0013      	movs	r3, r2
 8005786:	2200      	movs	r2, #0
 8005788:	2180      	movs	r1, #128	; 0x80
 800578a:	f7ff fef3 	bl	8005574 <SPI_WaitFlagStateUntilTimeout>
 800578e:	1e03      	subs	r3, r0, #0
 8005790:	d007      	beq.n	80057a2 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005796:	2220      	movs	r2, #32
 8005798:	431a      	orrs	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e026      	b.n	80057f0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	685a      	ldr	r2, [r3, #4]
 80057a6:	2382      	movs	r3, #130	; 0x82
 80057a8:	005b      	lsls	r3, r3, #1
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d11f      	bne.n	80057ee <SPI_EndRxTransaction+0xb2>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	689a      	ldr	r2, [r3, #8]
 80057b2:	2380      	movs	r3, #128	; 0x80
 80057b4:	021b      	lsls	r3, r3, #8
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d005      	beq.n	80057c6 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	689a      	ldr	r2, [r3, #8]
 80057be:	2380      	movs	r3, #128	; 0x80
 80057c0:	00db      	lsls	r3, r3, #3
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d113      	bne.n	80057ee <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	23c0      	movs	r3, #192	; 0xc0
 80057ca:	00d9      	lsls	r1, r3, #3
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	0013      	movs	r3, r2
 80057d4:	2200      	movs	r2, #0
 80057d6:	f7ff ff3d 	bl	8005654 <SPI_WaitFifoStateUntilTimeout>
 80057da:	1e03      	subs	r3, r0, #0
 80057dc:	d007      	beq.n	80057ee <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057e2:	2220      	movs	r2, #32
 80057e4:	431a      	orrs	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e000      	b.n	80057f0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	0018      	movs	r0, r3
 80057f2:	46bd      	mov	sp, r7
 80057f4:	b004      	add	sp, #16
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af02      	add	r7, sp, #8
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005804:	68ba      	ldr	r2, [r7, #8]
 8005806:	23c0      	movs	r3, #192	; 0xc0
 8005808:	0159      	lsls	r1, r3, #5
 800580a:	68f8      	ldr	r0, [r7, #12]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	9300      	str	r3, [sp, #0]
 8005810:	0013      	movs	r3, r2
 8005812:	2200      	movs	r2, #0
 8005814:	f7ff ff1e 	bl	8005654 <SPI_WaitFifoStateUntilTimeout>
 8005818:	1e03      	subs	r3, r0, #0
 800581a:	d007      	beq.n	800582c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005820:	2220      	movs	r2, #32
 8005822:	431a      	orrs	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e027      	b.n	800587c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	68f8      	ldr	r0, [r7, #12]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	0013      	movs	r3, r2
 8005836:	2200      	movs	r2, #0
 8005838:	2180      	movs	r1, #128	; 0x80
 800583a:	f7ff fe9b 	bl	8005574 <SPI_WaitFlagStateUntilTimeout>
 800583e:	1e03      	subs	r3, r0, #0
 8005840:	d007      	beq.n	8005852 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005846:	2220      	movs	r2, #32
 8005848:	431a      	orrs	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e014      	b.n	800587c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	23c0      	movs	r3, #192	; 0xc0
 8005856:	00d9      	lsls	r1, r3, #3
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	9300      	str	r3, [sp, #0]
 800585e:	0013      	movs	r3, r2
 8005860:	2200      	movs	r2, #0
 8005862:	f7ff fef7 	bl	8005654 <SPI_WaitFifoStateUntilTimeout>
 8005866:	1e03      	subs	r3, r0, #0
 8005868:	d007      	beq.n	800587a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800586e:	2220      	movs	r2, #32
 8005870:	431a      	orrs	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e000      	b.n	800587c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	0018      	movs	r0, r3
 800587e:	46bd      	mov	sp, r7
 8005880:	b004      	add	sp, #16
 8005882:	bd80      	pop	{r7, pc}

08005884 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e01e      	b.n	80058d4 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	223d      	movs	r2, #61	; 0x3d
 800589a:	5c9b      	ldrb	r3, [r3, r2]
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d107      	bne.n	80058b2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	223c      	movs	r2, #60	; 0x3c
 80058a6:	2100      	movs	r1, #0
 80058a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	0018      	movs	r0, r3
 80058ae:	f7fc fe15 	bl	80024dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	223d      	movs	r2, #61	; 0x3d
 80058b6:	2102      	movs	r1, #2
 80058b8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	3304      	adds	r3, #4
 80058c2:	0019      	movs	r1, r3
 80058c4:	0010      	movs	r0, r2
 80058c6:	f000 fa73 	bl	8005db0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	223d      	movs	r2, #61	; 0x3d
 80058ce:	2101      	movs	r1, #1
 80058d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	0018      	movs	r0, r3
 80058d6:	46bd      	mov	sp, r7
 80058d8:	b002      	add	sp, #8
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	223d      	movs	r2, #61	; 0x3d
 80058e8:	2102      	movs	r1, #2
 80058ea:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	4a0d      	ldr	r2, [pc, #52]	; (8005928 <HAL_TIM_Base_Stop+0x4c>)
 80058f4:	4013      	ands	r3, r2
 80058f6:	d10d      	bne.n	8005914 <HAL_TIM_Base_Stop+0x38>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	4a0b      	ldr	r2, [pc, #44]	; (800592c <HAL_TIM_Base_Stop+0x50>)
 8005900:	4013      	ands	r3, r2
 8005902:	d107      	bne.n	8005914 <HAL_TIM_Base_Stop+0x38>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2101      	movs	r1, #1
 8005910:	438a      	bics	r2, r1
 8005912:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	223d      	movs	r2, #61	; 0x3d
 8005918:	2101      	movs	r1, #1
 800591a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	0018      	movs	r0, r3
 8005920:	46bd      	mov	sp, r7
 8005922:	b002      	add	sp, #8
 8005924:	bd80      	pop	{r7, pc}
 8005926:	46c0      	nop			; (mov r8, r8)
 8005928:	00001111 	.word	0x00001111
 800592c:	00000444 	.word	0x00000444

08005930 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2101      	movs	r1, #1
 8005944:	430a      	orrs	r2, r1
 8005946:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	2207      	movs	r2, #7
 8005950:	4013      	ands	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b06      	cmp	r3, #6
 8005958:	d007      	beq.n	800596a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2101      	movs	r1, #1
 8005966:	430a      	orrs	r2, r1
 8005968:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	0018      	movs	r0, r3
 800596e:	46bd      	mov	sp, r7
 8005970:	b004      	add	sp, #16
 8005972:	bd80      	pop	{r7, pc}

08005974 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68da      	ldr	r2, [r3, #12]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2101      	movs	r1, #1
 8005988:	438a      	bics	r2, r1
 800598a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	4a0b      	ldr	r2, [pc, #44]	; (80059c0 <HAL_TIM_Base_Stop_IT+0x4c>)
 8005994:	4013      	ands	r3, r2
 8005996:	d10d      	bne.n	80059b4 <HAL_TIM_Base_Stop_IT+0x40>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6a1b      	ldr	r3, [r3, #32]
 800599e:	4a09      	ldr	r2, [pc, #36]	; (80059c4 <HAL_TIM_Base_Stop_IT+0x50>)
 80059a0:	4013      	ands	r3, r2
 80059a2:	d107      	bne.n	80059b4 <HAL_TIM_Base_Stop_IT+0x40>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2101      	movs	r1, #1
 80059b0:	438a      	bics	r2, r1
 80059b2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	0018      	movs	r0, r3
 80059b8:	46bd      	mov	sp, r7
 80059ba:	b002      	add	sp, #8
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	46c0      	nop			; (mov r8, r8)
 80059c0:	00001111 	.word	0x00001111
 80059c4:	00000444 	.word	0x00000444

080059c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	2202      	movs	r2, #2
 80059d8:	4013      	ands	r3, r2
 80059da:	2b02      	cmp	r3, #2
 80059dc:	d124      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	2202      	movs	r2, #2
 80059e6:	4013      	ands	r3, r2
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d11d      	bne.n	8005a28 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2203      	movs	r2, #3
 80059f2:	4252      	negs	r2, r2
 80059f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2201      	movs	r2, #1
 80059fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	2203      	movs	r2, #3
 8005a04:	4013      	ands	r3, r2
 8005a06:	d004      	beq.n	8005a12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	f000 f9b8 	bl	8005d80 <HAL_TIM_IC_CaptureCallback>
 8005a10:	e007      	b.n	8005a22 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	0018      	movs	r0, r3
 8005a16:	f000 f9ab 	bl	8005d70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	f000 f9b7 	bl	8005d90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	2204      	movs	r2, #4
 8005a30:	4013      	ands	r3, r2
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d125      	bne.n	8005a82 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	2204      	movs	r2, #4
 8005a3e:	4013      	ands	r3, r2
 8005a40:	2b04      	cmp	r3, #4
 8005a42:	d11e      	bne.n	8005a82 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2205      	movs	r2, #5
 8005a4a:	4252      	negs	r2, r2
 8005a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2202      	movs	r2, #2
 8005a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	699a      	ldr	r2, [r3, #24]
 8005a5a:	23c0      	movs	r3, #192	; 0xc0
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4013      	ands	r3, r2
 8005a60:	d004      	beq.n	8005a6c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	0018      	movs	r0, r3
 8005a66:	f000 f98b 	bl	8005d80 <HAL_TIM_IC_CaptureCallback>
 8005a6a:	e007      	b.n	8005a7c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	0018      	movs	r0, r3
 8005a70:	f000 f97e 	bl	8005d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	0018      	movs	r0, r3
 8005a78:	f000 f98a 	bl	8005d90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	2208      	movs	r2, #8
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d124      	bne.n	8005ada <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	2208      	movs	r2, #8
 8005a98:	4013      	ands	r3, r2
 8005a9a:	2b08      	cmp	r3, #8
 8005a9c:	d11d      	bne.n	8005ada <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2209      	movs	r2, #9
 8005aa4:	4252      	negs	r2, r2
 8005aa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2204      	movs	r2, #4
 8005aac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	69db      	ldr	r3, [r3, #28]
 8005ab4:	2203      	movs	r2, #3
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	d004      	beq.n	8005ac4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	0018      	movs	r0, r3
 8005abe:	f000 f95f 	bl	8005d80 <HAL_TIM_IC_CaptureCallback>
 8005ac2:	e007      	b.n	8005ad4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	0018      	movs	r0, r3
 8005ac8:	f000 f952 	bl	8005d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	0018      	movs	r0, r3
 8005ad0:	f000 f95e 	bl	8005d90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	2210      	movs	r2, #16
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	2b10      	cmp	r3, #16
 8005ae6:	d125      	bne.n	8005b34 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	2210      	movs	r2, #16
 8005af0:	4013      	ands	r3, r2
 8005af2:	2b10      	cmp	r3, #16
 8005af4:	d11e      	bne.n	8005b34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2211      	movs	r2, #17
 8005afc:	4252      	negs	r2, r2
 8005afe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2208      	movs	r2, #8
 8005b04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	69da      	ldr	r2, [r3, #28]
 8005b0c:	23c0      	movs	r3, #192	; 0xc0
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4013      	ands	r3, r2
 8005b12:	d004      	beq.n	8005b1e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	0018      	movs	r0, r3
 8005b18:	f000 f932 	bl	8005d80 <HAL_TIM_IC_CaptureCallback>
 8005b1c:	e007      	b.n	8005b2e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	0018      	movs	r0, r3
 8005b22:	f000 f925 	bl	8005d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	0018      	movs	r0, r3
 8005b2a:	f000 f931 	bl	8005d90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d10f      	bne.n	8005b62 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d108      	bne.n	8005b62 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2202      	movs	r2, #2
 8005b56:	4252      	negs	r2, r2
 8005b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	0018      	movs	r0, r3
 8005b5e:	f7fc f9ab 	bl	8001eb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	2280      	movs	r2, #128	; 0x80
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	2b80      	cmp	r3, #128	; 0x80
 8005b6e:	d10f      	bne.n	8005b90 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	2280      	movs	r2, #128	; 0x80
 8005b78:	4013      	ands	r3, r2
 8005b7a:	2b80      	cmp	r3, #128	; 0x80
 8005b7c:	d108      	bne.n	8005b90 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2281      	movs	r2, #129	; 0x81
 8005b84:	4252      	negs	r2, r2
 8005b86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	0018      	movs	r0, r3
 8005b8c:	f000 fa80 	bl	8006090 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	2240      	movs	r2, #64	; 0x40
 8005b98:	4013      	ands	r3, r2
 8005b9a:	2b40      	cmp	r3, #64	; 0x40
 8005b9c:	d10f      	bne.n	8005bbe <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	2240      	movs	r2, #64	; 0x40
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	2b40      	cmp	r3, #64	; 0x40
 8005baa:	d108      	bne.n	8005bbe <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2241      	movs	r2, #65	; 0x41
 8005bb2:	4252      	negs	r2, r2
 8005bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	0018      	movs	r0, r3
 8005bba:	f000 f8f1 	bl	8005da0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d10f      	bne.n	8005bec <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	2b20      	cmp	r3, #32
 8005bd8:	d108      	bne.n	8005bec <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2221      	movs	r2, #33	; 0x21
 8005be0:	4252      	negs	r2, r2
 8005be2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	0018      	movs	r0, r3
 8005be8:	f000 fa4a 	bl	8006080 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bec:	46c0      	nop			; (mov r8, r8)
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	b002      	add	sp, #8
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	223c      	movs	r2, #60	; 0x3c
 8005c02:	5c9b      	ldrb	r3, [r3, r2]
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d101      	bne.n	8005c0c <HAL_TIM_ConfigClockSource+0x18>
 8005c08:	2302      	movs	r3, #2
 8005c0a:	e0ab      	b.n	8005d64 <HAL_TIM_ConfigClockSource+0x170>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	223c      	movs	r2, #60	; 0x3c
 8005c10:	2101      	movs	r1, #1
 8005c12:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	223d      	movs	r2, #61	; 0x3d
 8005c18:	2102      	movs	r1, #2
 8005c1a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2277      	movs	r2, #119	; 0x77
 8005c28:	4393      	bics	r3, r2
 8005c2a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	4a4f      	ldr	r2, [pc, #316]	; (8005d6c <HAL_TIM_ConfigClockSource+0x178>)
 8005c30:	4013      	ands	r3, r2
 8005c32:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b40      	cmp	r3, #64	; 0x40
 8005c42:	d100      	bne.n	8005c46 <HAL_TIM_ConfigClockSource+0x52>
 8005c44:	e06b      	b.n	8005d1e <HAL_TIM_ConfigClockSource+0x12a>
 8005c46:	d80e      	bhi.n	8005c66 <HAL_TIM_ConfigClockSource+0x72>
 8005c48:	2b10      	cmp	r3, #16
 8005c4a:	d100      	bne.n	8005c4e <HAL_TIM_ConfigClockSource+0x5a>
 8005c4c:	e077      	b.n	8005d3e <HAL_TIM_ConfigClockSource+0x14a>
 8005c4e:	d803      	bhi.n	8005c58 <HAL_TIM_ConfigClockSource+0x64>
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d100      	bne.n	8005c56 <HAL_TIM_ConfigClockSource+0x62>
 8005c54:	e073      	b.n	8005d3e <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005c56:	e07c      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d100      	bne.n	8005c5e <HAL_TIM_ConfigClockSource+0x6a>
 8005c5c:	e06f      	b.n	8005d3e <HAL_TIM_ConfigClockSource+0x14a>
 8005c5e:	2b30      	cmp	r3, #48	; 0x30
 8005c60:	d100      	bne.n	8005c64 <HAL_TIM_ConfigClockSource+0x70>
 8005c62:	e06c      	b.n	8005d3e <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8005c64:	e075      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005c66:	2b70      	cmp	r3, #112	; 0x70
 8005c68:	d00e      	beq.n	8005c88 <HAL_TIM_ConfigClockSource+0x94>
 8005c6a:	d804      	bhi.n	8005c76 <HAL_TIM_ConfigClockSource+0x82>
 8005c6c:	2b50      	cmp	r3, #80	; 0x50
 8005c6e:	d036      	beq.n	8005cde <HAL_TIM_ConfigClockSource+0xea>
 8005c70:	2b60      	cmp	r3, #96	; 0x60
 8005c72:	d044      	beq.n	8005cfe <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8005c74:	e06d      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005c76:	2280      	movs	r2, #128	; 0x80
 8005c78:	0152      	lsls	r2, r2, #5
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d068      	beq.n	8005d50 <HAL_TIM_ConfigClockSource+0x15c>
 8005c7e:	2280      	movs	r2, #128	; 0x80
 8005c80:	0192      	lsls	r2, r2, #6
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d017      	beq.n	8005cb6 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8005c86:	e064      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6818      	ldr	r0, [r3, #0]
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	6899      	ldr	r1, [r3, #8]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	685a      	ldr	r2, [r3, #4]
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	f000 f97a 	bl	8005f90 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2277      	movs	r2, #119	; 0x77
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	609a      	str	r2, [r3, #8]
      break;
 8005cb4:	e04d      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6818      	ldr	r0, [r3, #0]
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	6899      	ldr	r1, [r3, #8]
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	f000 f963 	bl	8005f90 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	689a      	ldr	r2, [r3, #8]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2180      	movs	r1, #128	; 0x80
 8005cd6:	01c9      	lsls	r1, r1, #7
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	609a      	str	r2, [r3, #8]
      break;
 8005cdc:	e039      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6818      	ldr	r0, [r3, #0]
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	6859      	ldr	r1, [r3, #4]
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	001a      	movs	r2, r3
 8005cec:	f000 f8d6 	bl	8005e9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2150      	movs	r1, #80	; 0x50
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f000 f930 	bl	8005f5c <TIM_ITRx_SetConfig>
      break;
 8005cfc:	e029      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6818      	ldr	r0, [r3, #0]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	6859      	ldr	r1, [r3, #4]
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	001a      	movs	r2, r3
 8005d0c:	f000 f8f4 	bl	8005ef8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2160      	movs	r1, #96	; 0x60
 8005d16:	0018      	movs	r0, r3
 8005d18:	f000 f920 	bl	8005f5c <TIM_ITRx_SetConfig>
      break;
 8005d1c:	e019      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6818      	ldr	r0, [r3, #0]
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	6859      	ldr	r1, [r3, #4]
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	001a      	movs	r2, r3
 8005d2c:	f000 f8b6 	bl	8005e9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2140      	movs	r1, #64	; 0x40
 8005d36:	0018      	movs	r0, r3
 8005d38:	f000 f910 	bl	8005f5c <TIM_ITRx_SetConfig>
      break;
 8005d3c:	e009      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	0019      	movs	r1, r3
 8005d48:	0010      	movs	r0, r2
 8005d4a:	f000 f907 	bl	8005f5c <TIM_ITRx_SetConfig>
      break;
 8005d4e:	e000      	b.n	8005d52 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8005d50:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	223d      	movs	r2, #61	; 0x3d
 8005d56:	2101      	movs	r1, #1
 8005d58:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	223c      	movs	r2, #60	; 0x3c
 8005d5e:	2100      	movs	r1, #0
 8005d60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d62:	2300      	movs	r3, #0
}
 8005d64:	0018      	movs	r0, r3
 8005d66:	46bd      	mov	sp, r7
 8005d68:	b004      	add	sp, #16
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	ffff00ff 	.word	0xffff00ff

08005d70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d78:	46c0      	nop			; (mov r8, r8)
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	b002      	add	sp, #8
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d88:	46c0      	nop			; (mov r8, r8)
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	b002      	add	sp, #8
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d98:	46c0      	nop			; (mov r8, r8)
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	b002      	add	sp, #8
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005da8:	46c0      	nop			; (mov r8, r8)
 8005daa:	46bd      	mov	sp, r7
 8005dac:	b002      	add	sp, #8
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a30      	ldr	r2, [pc, #192]	; (8005e84 <TIM_Base_SetConfig+0xd4>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d008      	beq.n	8005dda <TIM_Base_SetConfig+0x2a>
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	2380      	movs	r3, #128	; 0x80
 8005dcc:	05db      	lsls	r3, r3, #23
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d003      	beq.n	8005dda <TIM_Base_SetConfig+0x2a>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a2c      	ldr	r2, [pc, #176]	; (8005e88 <TIM_Base_SetConfig+0xd8>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d108      	bne.n	8005dec <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2270      	movs	r2, #112	; 0x70
 8005dde:	4393      	bics	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a25      	ldr	r2, [pc, #148]	; (8005e84 <TIM_Base_SetConfig+0xd4>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d014      	beq.n	8005e1e <TIM_Base_SetConfig+0x6e>
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	2380      	movs	r3, #128	; 0x80
 8005df8:	05db      	lsls	r3, r3, #23
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d00f      	beq.n	8005e1e <TIM_Base_SetConfig+0x6e>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a21      	ldr	r2, [pc, #132]	; (8005e88 <TIM_Base_SetConfig+0xd8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00b      	beq.n	8005e1e <TIM_Base_SetConfig+0x6e>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a20      	ldr	r2, [pc, #128]	; (8005e8c <TIM_Base_SetConfig+0xdc>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d007      	beq.n	8005e1e <TIM_Base_SetConfig+0x6e>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a1f      	ldr	r2, [pc, #124]	; (8005e90 <TIM_Base_SetConfig+0xe0>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d003      	beq.n	8005e1e <TIM_Base_SetConfig+0x6e>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a1e      	ldr	r2, [pc, #120]	; (8005e94 <TIM_Base_SetConfig+0xe4>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d108      	bne.n	8005e30 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	4a1d      	ldr	r2, [pc, #116]	; (8005e98 <TIM_Base_SetConfig+0xe8>)
 8005e22:	4013      	ands	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2280      	movs	r2, #128	; 0x80
 8005e34:	4393      	bics	r3, r2
 8005e36:	001a      	movs	r2, r3
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	695b      	ldr	r3, [r3, #20]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	689a      	ldr	r2, [r3, #8]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a0a      	ldr	r2, [pc, #40]	; (8005e84 <TIM_Base_SetConfig+0xd4>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d007      	beq.n	8005e6e <TIM_Base_SetConfig+0xbe>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a0b      	ldr	r2, [pc, #44]	; (8005e90 <TIM_Base_SetConfig+0xe0>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d003      	beq.n	8005e6e <TIM_Base_SetConfig+0xbe>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a0a      	ldr	r2, [pc, #40]	; (8005e94 <TIM_Base_SetConfig+0xe4>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d103      	bne.n	8005e76 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	691a      	ldr	r2, [r3, #16]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	615a      	str	r2, [r3, #20]
}
 8005e7c:	46c0      	nop			; (mov r8, r8)
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	b004      	add	sp, #16
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	40012c00 	.word	0x40012c00
 8005e88:	40000400 	.word	0x40000400
 8005e8c:	40002000 	.word	0x40002000
 8005e90:	40014400 	.word	0x40014400
 8005e94:	40014800 	.word	0x40014800
 8005e98:	fffffcff 	.word	0xfffffcff

08005e9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b086      	sub	sp, #24
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	4393      	bics	r3, r2
 8005eb6:	001a      	movs	r2, r3
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	22f0      	movs	r2, #240	; 0xf0
 8005ec6:	4393      	bics	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	011b      	lsls	r3, r3, #4
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	220a      	movs	r2, #10
 8005ed8:	4393      	bics	r3, r2
 8005eda:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	621a      	str	r2, [r3, #32]
}
 8005ef0:	46c0      	nop			; (mov r8, r8)
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	b006      	add	sp, #24
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b086      	sub	sp, #24
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	60b9      	str	r1, [r7, #8]
 8005f02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	2210      	movs	r2, #16
 8005f0a:	4393      	bics	r3, r2
 8005f0c:	001a      	movs	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	699b      	ldr	r3, [r3, #24]
 8005f16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6a1b      	ldr	r3, [r3, #32]
 8005f1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	4a0d      	ldr	r2, [pc, #52]	; (8005f58 <TIM_TI2_ConfigInputStage+0x60>)
 8005f22:	4013      	ands	r3, r2
 8005f24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	031b      	lsls	r3, r3, #12
 8005f2a:	697a      	ldr	r2, [r7, #20]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	22a0      	movs	r2, #160	; 0xa0
 8005f34:	4393      	bics	r3, r2
 8005f36:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	011b      	lsls	r3, r3, #4
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	621a      	str	r2, [r3, #32]
}
 8005f4e:	46c0      	nop			; (mov r8, r8)
 8005f50:	46bd      	mov	sp, r7
 8005f52:	b006      	add	sp, #24
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	46c0      	nop			; (mov r8, r8)
 8005f58:	ffff0fff 	.word	0xffff0fff

08005f5c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2270      	movs	r2, #112	; 0x70
 8005f70:	4393      	bics	r3, r2
 8005f72:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f74:	683a      	ldr	r2, [r7, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	2207      	movs	r2, #7
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	609a      	str	r2, [r3, #8]
}
 8005f86:	46c0      	nop			; (mov r8, r8)
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	b004      	add	sp, #16
 8005f8c:	bd80      	pop	{r7, pc}
	...

08005f90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b086      	sub	sp, #24
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
 8005f9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	4a09      	ldr	r2, [pc, #36]	; (8005fcc <TIM_ETR_SetConfig+0x3c>)
 8005fa8:	4013      	ands	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	021a      	lsls	r2, r3, #8
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	431a      	orrs	r2, r3
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	609a      	str	r2, [r3, #8]
}
 8005fc4:	46c0      	nop			; (mov r8, r8)
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	b006      	add	sp, #24
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	ffff00ff 	.word	0xffff00ff

08005fd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	223c      	movs	r2, #60	; 0x3c
 8005fde:	5c9b      	ldrb	r3, [r3, r2]
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d101      	bne.n	8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	e042      	b.n	800606e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	223c      	movs	r2, #60	; 0x3c
 8005fec:	2101      	movs	r1, #1
 8005fee:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	223d      	movs	r2, #61	; 0x3d
 8005ff4:	2102      	movs	r1, #2
 8005ff6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2270      	movs	r2, #112	; 0x70
 800600c:	4393      	bics	r3, r2
 800600e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a14      	ldr	r2, [pc, #80]	; (8006078 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d00a      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	2380      	movs	r3, #128	; 0x80
 8006032:	05db      	lsls	r3, r3, #23
 8006034:	429a      	cmp	r2, r3
 8006036:	d004      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a0f      	ldr	r2, [pc, #60]	; (800607c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d10c      	bne.n	800605c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2280      	movs	r2, #128	; 0x80
 8006046:	4393      	bics	r3, r2
 8006048:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	68ba      	ldr	r2, [r7, #8]
 8006050:	4313      	orrs	r3, r2
 8006052:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68ba      	ldr	r2, [r7, #8]
 800605a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	223d      	movs	r2, #61	; 0x3d
 8006060:	2101      	movs	r1, #1
 8006062:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	223c      	movs	r2, #60	; 0x3c
 8006068:	2100      	movs	r1, #0
 800606a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	0018      	movs	r0, r3
 8006070:	46bd      	mov	sp, r7
 8006072:	b004      	add	sp, #16
 8006074:	bd80      	pop	{r7, pc}
 8006076:	46c0      	nop			; (mov r8, r8)
 8006078:	40012c00 	.word	0x40012c00
 800607c:	40000400 	.word	0x40000400

08006080 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b082      	sub	sp, #8
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006088:	46c0      	nop			; (mov r8, r8)
 800608a:	46bd      	mov	sp, r7
 800608c:	b002      	add	sp, #8
 800608e:	bd80      	pop	{r7, pc}

08006090 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006098:	46c0      	nop			; (mov r8, r8)
 800609a:	46bd      	mov	sp, r7
 800609c:	b002      	add	sp, #8
 800609e:	bd80      	pop	{r7, pc}

080060a0 <__libc_init_array>:
 80060a0:	b570      	push	{r4, r5, r6, lr}
 80060a2:	2600      	movs	r6, #0
 80060a4:	4d0c      	ldr	r5, [pc, #48]	; (80060d8 <__libc_init_array+0x38>)
 80060a6:	4c0d      	ldr	r4, [pc, #52]	; (80060dc <__libc_init_array+0x3c>)
 80060a8:	1b64      	subs	r4, r4, r5
 80060aa:	10a4      	asrs	r4, r4, #2
 80060ac:	42a6      	cmp	r6, r4
 80060ae:	d109      	bne.n	80060c4 <__libc_init_array+0x24>
 80060b0:	2600      	movs	r6, #0
 80060b2:	f000 f821 	bl	80060f8 <_init>
 80060b6:	4d0a      	ldr	r5, [pc, #40]	; (80060e0 <__libc_init_array+0x40>)
 80060b8:	4c0a      	ldr	r4, [pc, #40]	; (80060e4 <__libc_init_array+0x44>)
 80060ba:	1b64      	subs	r4, r4, r5
 80060bc:	10a4      	asrs	r4, r4, #2
 80060be:	42a6      	cmp	r6, r4
 80060c0:	d105      	bne.n	80060ce <__libc_init_array+0x2e>
 80060c2:	bd70      	pop	{r4, r5, r6, pc}
 80060c4:	00b3      	lsls	r3, r6, #2
 80060c6:	58eb      	ldr	r3, [r5, r3]
 80060c8:	4798      	blx	r3
 80060ca:	3601      	adds	r6, #1
 80060cc:	e7ee      	b.n	80060ac <__libc_init_array+0xc>
 80060ce:	00b3      	lsls	r3, r6, #2
 80060d0:	58eb      	ldr	r3, [r5, r3]
 80060d2:	4798      	blx	r3
 80060d4:	3601      	adds	r6, #1
 80060d6:	e7f2      	b.n	80060be <__libc_init_array+0x1e>
 80060d8:	08006140 	.word	0x08006140
 80060dc:	08006140 	.word	0x08006140
 80060e0:	08006140 	.word	0x08006140
 80060e4:	08006144 	.word	0x08006144

080060e8 <memset>:
 80060e8:	0003      	movs	r3, r0
 80060ea:	1812      	adds	r2, r2, r0
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d100      	bne.n	80060f2 <memset+0xa>
 80060f0:	4770      	bx	lr
 80060f2:	7019      	strb	r1, [r3, #0]
 80060f4:	3301      	adds	r3, #1
 80060f6:	e7f9      	b.n	80060ec <memset+0x4>

080060f8 <_init>:
 80060f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fa:	46c0      	nop			; (mov r8, r8)
 80060fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fe:	bc08      	pop	{r3}
 8006100:	469e      	mov	lr, r3
 8006102:	4770      	bx	lr

08006104 <_fini>:
 8006104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006106:	46c0      	nop			; (mov r8, r8)
 8006108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800610a:	bc08      	pop	{r3}
 800610c:	469e      	mov	lr, r3
 800610e:	4770      	bx	lr
