
****** PlanAhead v13.4 (64-bit)
  **** Build 157570 by hdbuild on Fri Dec 16 13:06:31 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -944 day(s)
INFO: [Device-25] Loading parts and site information from C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
source C:/NIFPGA/jobs/R8t46AG_I60Q837/planAheadScript.tcl
# create_project -part xc5vlx30ff676-1 Puma15Top C:/NIFPGA/jobs/R8t46AG_I60Q837
# add_files C:/NIFPGA/jobs/R8t46AG_I60Q837
# set_property top Puma15Top [get_property srcset [current_run]]
# open_rtl_design
Design is defaulting to part: xc5vlx30ff676-1
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiUtilities.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFxp.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFxpArithmetic.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpShiftCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFloat.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpEnableHandlerSlv.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpDynamicShift.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpEnableHandler.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatToFixedCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpNormalize.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiLvPrims.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpCoerce.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatToFixed.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFixedToFloat.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvToInteger.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvToFloatingPoint.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvToFixedPoint.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatAddCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvCoerce.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaRegisterCoreBase.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaUtilities.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpAdd.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatCompareCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatAdd.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaRegisterCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlop.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgGray.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpIncrement.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpCompare.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatSubtractCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatIncrement.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatCompare.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBoolOpNot.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\InsertArrayNode_144.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\InsertArrayNode_143.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FeedbackNonSctlCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopSLV.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SubVICtlOrIndOpt.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SubVICtlOrInd.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\resholder_w_opt.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\resholder_r_scl.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\resholder_r_opt.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgShift.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaBoolOp.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFxpMathUtilities.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFxpMathMultiplies.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvIncrement.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpSubtract.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpBoolArrayToNum.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatSubtract.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatMultiplyCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvCompare.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaSelect.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaNumToBoolArray.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000190_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000185_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructure_96.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FloatingFeedbackGInit.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\EnableChainWithErrorStatus.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopUnsigned.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopSlvResetVal.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopGray.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopBoolVec.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SyncFifoFlags.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\rvi_linear_interp.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Rising_Edge_Detect_vi_colon_Clone11.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PulseSyncBase.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaArbiter.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgCommIntConfiguration.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpShiftBase.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpMultiply.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpDecrement.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatScaleByPower2.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatMultiply.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatDecrement.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaGlobalResHolderWrite.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDualPortRam_Inferred.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDoWrite.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDiRead.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBoolOp.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000888_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000888_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000883_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000883_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001bc_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000c1_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008e_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeBase.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\GenDataValid.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpThreeWireToFourWire.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpRegStage.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpMultCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpHandShaker.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncAsyncInBase.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone16.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone89.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone88.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone74.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone73.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone59.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone58.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone44.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone43.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone29.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone28.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone14.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone13.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone119.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone118.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone104.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone103.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\resholder_w_scl.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PulseSyncBool.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaFifoGenericValue.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaCoresFifo.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgCommunicationInterface.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvSubtract.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvScaleByPower2.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvMultiply.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvDecrement.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvAdd.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaPulseSyncBaseWrapper.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaLvSplitNumber.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaGlobalResHolderRead.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoFlags.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDualPortRam.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbReadOnly.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000088e_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007de_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007de_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000293_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000293_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000240_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000019b_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000184_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000184_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000182_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000131_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0008.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0007.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0006.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0005.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0004.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructure_125.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Latch_vi_colon_Clone19.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\IsFirstCallPrimitive_2135.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeSLV_Ack.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeSLV.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpMultWithInOutReg.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpMultiCycleEnableChainCtrl.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\enable_controller_SCTL.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncBase.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopFallingEdge.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_try_without_deadtime_vi_colon_Clone17.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone3.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone2.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimedLoopDomainCrosser.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimedLoopController.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaFifo.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaLocalResHolderWrite.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFlipFlopFifo.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoPortReset.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifo.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000087e_CaseStructure_2251.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000087e_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000087e_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000087e_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007db_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000290_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d4_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000016f_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructure_212.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0008.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0007.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0006.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0005.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0004.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeBool.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpMultiplierWrap.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FifoWriteAdapter.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FifoReadAdapter.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DualPortRAM_Inferred.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncBool.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DmaMiteWriteRegs.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DmaMiteReadRegs.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DmaDisabler.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopBoolFallingEdge.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopBool.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CpuDataWr.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CpuDataRd.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone1.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\XDataNodeOut.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\XDataNode.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Timing_just64bitnumbercounting_vi_colon_Clone4.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimeoutManager.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimedLoopCore.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SingleClkFifoFlags.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\ResetSync.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaShiftReg.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaMiteWriteInterface.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaMiteReadInterface.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaLocalResHolderRead.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoPopBuffer.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoClearControl.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructure_226.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructure_222.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000059_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000059_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DualPortRAM.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SingleClkFifo.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\RegisterAccess32.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaIrqRegisters.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoCountControl.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDistributedRam.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_TimedLoopControllerContainer_2431.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_TimedLoopControllerContainer_2430.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_TimedLoopControllerContainer_101.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006d_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000052_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaOutput.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaInput.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaComponentEnableChain.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeBaseResetCross.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncSlAsyncIn.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncSL.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Adapter16.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\whileloop.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\RegisterAccess.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNi5751.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaSimpleModuloCounter.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDualPortRamInfer.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDistributedRamFifo.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBlockRamSingleClkFifo.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBlockRamFifo.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbPowerOf2.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006a_WhileLoop.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructure_75.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0007.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0006.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0005.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0004.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000033_CaseStructure_56.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000033_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000033_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000031_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteWriteInterface.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteReadInterface.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteIrq.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteInterfaceOutputEnables.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaComponent.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeWithResetValueBase.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncSLV.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncBoolAsyncIn.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\whileloop_init.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SafeBusCrossing.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgRegister.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaViControlRegister.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaWaitMicroOrMilliSeconds.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaTopEnInSyncForExternalClk.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaRegFrameworkShiftReg.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaMemoryInfer.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaHostAccessibleRegister.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoTypeSelector.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoPushPopControl.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBuiltInFifoResetControl.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBuiltinFifoCounter.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbSerializeAccess.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbDelayer.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000985_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000050_WhileLoop.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000039_ForLoop.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000030_WhileLoop.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000009_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000001_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751Base.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteInterface.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeWithResetValueSLV.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\forloop.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\ViSignature.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\ViControl.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TopEnablePassThru.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFpgaStockDigitalOutput.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFpgaStockDigitalInput.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoResource.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaCtrlIndRegister.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbRW.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000984_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000004f_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000002e_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000008_SequenceFrame.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000000_WhileLoop.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751FamClk.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\InvisibleResholder.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwRegistern18.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwMemoryn19.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwFIFOn16.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInIClk.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DiagramReset.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern32.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern30.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern28.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern26.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern24.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern22.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern20.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern18.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForMiteIoLikePortOnResInterface.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFpgaClipContainer.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TheWindow.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PumaTimingEngine.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PumaMiteGlue.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgLvFpgaConst.vhd" into library work
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Puma15Top.vhd" into library work
Release 13.4 - ngc2edif O.87xd (nt64)

Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Reading design PumaFixedLogic.ngc ...

WARNING:NetListWriters:298 - No output is written to PumaFixedLogic.xncf,

   ignored.

Processing design ...

   Preping design's networks ...

   Preping design's macros ...

WARNING:NetListWriters:306 - Signal bus

   PumaTbMgrx/TbIdReaderx/mLocalCtrl_WtData[2 : 0] on block PumaFixedLogic is

   not reconstructed, because there are some missing bus signals.

WARNING:NetListWriters:306 - Signal bus

   PumaFixedRegsx/GND_46_o_GND_46_o_mux_48_OUT[5 : 0] on block PumaFixedLogic is

   not reconstructed, because there are some missing bus signals.

WARNING:NetListWriters:306 - Signal bus

   PumaFixedRegsx/GND_46_o_GND_46_o_mux_50_OUT[23 : 0] on block PumaFixedLogic

   is not reconstructed, because there are some missing bus signals.

WARNING:NetListWriters:306 - Signal bus

   PumaFixedRegsx/GND_46_o_GND_46_o_mux_72_OUT[31 : 0] on block PumaFixedLogic

   is not reconstructed, because there are some missing bus signals.

WARNING:NetListWriters:306 - Signal bus PumaFixedRegsx/mReadDataArray_16[23 : 0]

   on block PumaFixedLogic is not reconstructed, because there are some missing

   bus signals.

WARNING:NetListWriters:306 - Signal bus PumaFixedRegsx/mReadDataArray_14[5 : 0]

   on block PumaFixedLogic is not reconstructed, because there are some missing

   bus signals.

WARNING:NetListWriters:306 - Signal bus PumaSpiMgrx/mDacWord[18 : 0] on block

   PumaFixedLogic is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   PumaSpiMgrx/SpiControllerx/mDacWordInt[21 : 0] on block PumaFixedLogic is not

   reconstructed, because there are some missing bus signals.

WARNING:NetListWriters:306 - Signal bus

   PumaSpiMgrx/SpiControllerx/SpiTempx/mCurState[1]_mDataOut[15]_wide_mux_15_OUT

   [14 : 5] on block PumaFixedLogic is not reconstructed, because there are some

   missing bus signals.

WARNING:NetListWriters:306 - Signal bus PumaTbMgrx/I2cArbiterx/_n0082[3 : 0] on

   block PumaFixedLogic is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   TbStatusClkXingx/PcbTempHS/HBx/iLclStoredData[15 : 0] on block PumaFixedLogic

   is not reconstructed, because there are some missing bus signals.

  finished :Prep

Writing EDIF netlist file PumaFixedLogic.edif ...

ngc2edif: Total memory usage is 83436 kilobytes



Reading core file 'C:\NIFPGA\jobs\R8t46AG_I60Q837\PumaFixedLogic.ngc' for (cell view 'PumaFixedLogic', library 'work', file 'Puma15Top.vhd')
Parsing EDIF File [.\.Xil-PlanAhead-4792-\ngc2edif\PumaFixedLogic.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-4792-\ngc2edif\PumaFixedLogic.edif]
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000116_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000117_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000118_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000225_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000226_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000227_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000334_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000335_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000336_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000443_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000444_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000445_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000552_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000553_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000554_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000661_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000662_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000663_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000770_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000771_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000772_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_0000087f_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000880_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'ipram_lut_lookup_table_1d_nifpgaag_00000881_customnode' defined in file 'LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.vhd' instantiated as 'LutRom'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'InvisibleResholder(2,1)' defined in file 'InvisibleResholder.vhd' instantiated as 'n_InvisibleResholder'.
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'BuiltinFIFOCoreFPGAwFIFOn16' defined in file 'FPGAwFIFOn16.vhd' instantiated as 'BuiltinFifoIP'.
Release 13.4 - ngc2edif O.87xd (nt64)

Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Reading design NI5751Top.ngc ...

WARNING:NetListWriters:298 - No output is written to NI5751Top.xncf, ignored.

Processing design ...

   Preping design's networks ...

   Preping design's macros ...

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DataCaptureManagerx/SpiInitializationFsmx/cDpaSpiWrData<

   3 : 0> on block Ni5751Top is not reconstructed, because there are some

   missing bus signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_10_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_11_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_0_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_12_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_1_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_13_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_2_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_14_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_3_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_15_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_4_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_16_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_5_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_17_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sWaitCounter_mux0004<7 : 3> on block

   Ni5751Top is not reconstructed, because there are some missing bus signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_6_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_7_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_8_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/sCwmEyeWidthArray_9_mux0000<15 : 2> on

   block Ni5751Top is not reconstructed, because there are some missing bus

   signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/DpaWindowMonitorx/iTapOffset_mux0000<5 :

   2> on block Ni5751Top is not reconstructed, because there are some missing

   bus signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DpaControllerx/DpaWindowMonitorx/iCurTapLcl_mux0000<5 :

   0> on block Ni5751Top is not reconstructed, because there are some missing

   bus signals.

WARNING:NetListWriters:306 - Signal bus

   Ni5751Samplerx/Ni5751DataCaptureManagerx/SpiInitializationFsmx/cDpaSpiWrData_

   mux0001<15 : 12> on block Ni5751Top is not reconstructed, because there are

   some missing bus signals.

  finished :Prep

Writing EDIF netlist file NI5751Top.edif ...

ngc2edif: Total memory usage is 85996 kilobytes



Reading core file 'C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751Top.ngc' for (cell view 'NI5751Top', library 'work', file 'NI5751FamClk.vhd')
Parsing EDIF File [.\.Xil-PlanAhead-4792-\ngc2edif\NI5751Top.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-4792-\ngc2edif\NI5751Top.edif]
ERROR: [Netlist-7] Could not replace (cell 'NI5751Top', library 'work', file 'NI5751FamClk.vhd') with (cell 'Ni5751Top', library 'NI5751Top_lib', file 'NI5751Top.ngc') because of a port interface mismatch; Port 'sAdcData[3][7]' is missing on the replacing cell.ERROR: [Designutils-60] Please ensure the connections to this cell instantiation have the correct bit-width.
ERROR: [Designutils-55] Failed to resolve instance 'NI5751Topx'.  This instance will appear as a black box. [C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751FamClk.vhd:248]
INFO: [PlanAhead-430] Reading macro library C:/NIFPGA/programs/Xilinx13_4/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/NIFPGA/programs/Xilinx13_4/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/NIFPGA/programs/Xilinx13_4/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device-21] Reading bus macro file C:/NIFPGA/programs/Xilinx13_4/PlanAhead\./parts/xilinx/virtex5/pr_bus_macros.xmlLoading clock regions from C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts/xilinx/virtex5/virtex5lx/xc5vlx30/ClockRegion.xml
Loading clock buffers from C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts/xilinx/virtex5/virtex5lx/xc5vlx30/ClockBuffers.xml
Loading package from C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts/xilinx/virtex5/virtex5lx/xc5vlx30/ff676/Package.xml
Loading io standards from C:/NIFPGA/programs/Xilinx13_4/PlanAhead\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/NIFPGA/programs/Xilinx13_4/PlanAhead\parts/xilinx/virtex5/virtex5lx/xc5vlx30/ff676/SSORules.xml
Loading list of drcs for the architecture : C:/NIFPGA/programs/Xilinx13_4/PlanAhead\./parts/xilinx/virtex5/drc.xml
INFO: [PlanAhead-566] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 50 instances
  INV => LUT1: 91 instances
  SRLC16E => SRL16E: 1 instances
open_rtl_design: Time (s): 32.171w.  Memory (MB): 522.336p 461.828g
ERROR: [Common-39] 'open_rtl_design' failed due to earlier errors.

    while executing
"open_rtl_design"
    (file "C:/NIFPGA/jobs/R8t46AG_I60Q837/planAheadScript.tcl" line 4)
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000116_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000116_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000116
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000116
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000116_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   116_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000116_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000116_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000117_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000117_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000117
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000117
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000117_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   117_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000117_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000117_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000118_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000118_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000118
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000118
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000118_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   118_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000118_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000118_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000225_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000225_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000225
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000225
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000225_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   225_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000225_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000225_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000226_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000226_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000226
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000226
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000226_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   226_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000226_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000226_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000227_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000227_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000227
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000227
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000227_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   227_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000227_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000227_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000334_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000334_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000334
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000334
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000334_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   334_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000334_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000334_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000335_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000335_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000335
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000335
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000335_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   335_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000335_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000335_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000336_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000336_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000336
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000336
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000336_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   336_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000336_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000336_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000443_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000443_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000443
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000443
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000443_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   443_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000443_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000443_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000444_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000444_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000444
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000444
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000444_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   444_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000444_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000444_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000445_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000445_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000445
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000445
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000445_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   445_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000445_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000445_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000552_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000552_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000552
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000552
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000552_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   552_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000552_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000552_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000553_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000553_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000553
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000553
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000553_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   553_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000553_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000553_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000554_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000554_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000554
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000554
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000554_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   554_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000554_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000554_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000661_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000661_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000661
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000661
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000661_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   661_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000661_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000661_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000662_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000662_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000662
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000662
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000662_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   662_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000662_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000662_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000663_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000663_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000663
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000663
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000663_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   663_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000663_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000663_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000770_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000770_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000770
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000770
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000770_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   770_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000770_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000770_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000771_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000771_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000771
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000771
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000771_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   771_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000771_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000771_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000772_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000772_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000772
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000772
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000772_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   772_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000772_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000772_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_0000087f_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_0000087f_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_0000087f
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_0000087f
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_0000087f_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   87f_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_0000087f_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_0000087f_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000880_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000880_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000880
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000880
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000880_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   880_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000880_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000880_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Release 13.4 - Xilinx CORE Generator O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
C:\NIFPGA\jobs\R8t46AG_I60Q837\coregen.log
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_64b66b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v5_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:6.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v6_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:7.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\au
   rora_8b10b_v7_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_cdma:3.02.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_cdma_v3_02_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:4.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v4_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:axi_dma:5.00.a' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ax
   i_dma_v5_00_a\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ca
   n_v4_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:cpri:4.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\cp
   ri_v4_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\di
   splayport_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\et
   hernet_statistics_v3_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\gi
   g_eth_pcs_pma_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:jesd204:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\je
   sd204_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:obsai:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\ob
   sai_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i32_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i64_v4_16\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   i_express_v3_7\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_7x_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_14\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\pc
   ie_blk_plus_v1_15\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:qsgmii:1.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\qs
   gmii_v1_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:rxaui:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\rx
   aui_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:2.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6
   _pcie_v2_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\se
   lectio_wiz_v3_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\sr
   io_gen2_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\te
   n_gig_eth_mac_v11_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tr
   i_mode_eth_mac_v5_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.8' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v5
   _emac_v1_8\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _emac_v1_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.5' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\v6
   _pcie_v2_5\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_2\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.3' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_3\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xadc_wiz:1.4' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   dc_wiz_v1_4\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.1' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_1\component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:10.2' because the metadata file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\com\xilinx\ip\xa
   ui_v10_2\component.xml' does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:4.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_64b66b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:aurora_8b10b:5.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:3.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:can:4.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:crc_wizard:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:displayport:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:eth_avb_endpoint:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ethernet_statistics:3.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gfp:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.6.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.9' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig:3.91' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:mig_7series:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:other:1.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\other\summary.xml' does
   not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:3.167' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.10' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.11' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.12' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64_spng:4.14' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express_pipe:1.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.13' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pciucfgen:2.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix:6.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.165' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pcix64:5.166' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:10.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:pl4:11.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:s6_pcie:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:selectio_wiz:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:spi3_link:7.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio:5.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:srio_gen2:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.0' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:sysmon_wiz:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:10.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:4.5' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4_emac:4.8' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v4fx_aurora_8b10b:3.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v5_emac:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:1.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.1' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_emac:2.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.6' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:1.7' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.3' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:v6_pcie:2.4' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
WARNING:coreutil:955 - Unable to map repository entry for IP
   'xilinx.com:ip:xaui:9.2' because the summary file
   'C:\NIFPGA\programs\Xilinx13_4\ISE\coregen\ip\xilinx\network\summary.xml'
   does not exist.
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
WARNING:coreutil:588 - XSF option is not available anymore, and has been
   disabled.
INFO:sim:172 - Generating IP...
Resolving generics for 'ReallyLongUniqueName_ReallyLongUniqueName'...
WARNING:sim - A core named 'ReallyLongUniqueName_ReallyLongUniqueName' already
   exists in the project. Output products for this core may be overwritten.
Applying external generics to 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering associated files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Delivering EJava files for 'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating implementation netlist for
'ReallyLongUniqueName_ReallyLongUniqueName'...
INFO:sim - Pre-processing HDL files for
   'ReallyLongUniqueName_ReallyLongUniqueName'...
Running synthesis for 'ReallyLongUniqueName_ReallyLongUniqueName'
Running ngcbuild...
Writing VHO instantiation template for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Writing VHDL structural simulation model for
'ReallyLongUniqueName_ReallyLongUniqueName'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ReallyLongUniqueName_ReallyLongUniqueName.xco
XMDF file found: ReallyLongUniqueName_ReallyLongUniqueName_xmdf.tcl
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000881_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.asy -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000881_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc -view all
-origin_type created
Checking file
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000881
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" for project
device match ...
File
"C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000881
_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.ngc" device
information matches project device.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000881_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000
   881_customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000881_
customnode/tmp/_cg/ReallyLongUniqueName_ReallyLongUniqueName.vho -view all
-origin_type imported
Adding
C:/NIFPGA/jobs/R8t46AG_I60Q837/core_ipram_lut_lookup_table_1d_nifpgaag_00000881_
customnode/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ReallyLongUniqueName_ReallyLongUniqueName"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
The END command has been encountered, stopping batch file execution.
Saved CGP file for project 'coregen'.
Puma15Top 
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone10.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone100.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone115.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone25.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone40.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone55.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone70.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone85.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Adapter16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/BuiltinFIFOCoreFPGAwFIFOn16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_try_without_deadtime_vi_colon
   _Clone17.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataRd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataWr.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHF
   pgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern18.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern20.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern22.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern24.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern26.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern28.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern30.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern32.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForchannel_0_on_slash_off_ctl_20RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForcircular_buffer_length_ctl_14RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_
   colon_Clone0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaDisabler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteReadRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteWriteRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM_Inferred.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/EnableChainWithErrorStatus.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwFIFOn16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwMemoryn19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwRegistern18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInI
   Clk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoReadAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoWriteAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultWithInOutReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiplierWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpThreeWireToFourWire.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_143.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_144.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/IsFirstCallPrimitive_2135.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone113.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone23.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone38.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone53.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone68.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone8.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone83.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone98.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone110.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone20.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone35.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone50.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone65.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone80.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone95.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_1_colon_Clone
   112.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_7_colon_Clone
   111.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Latch_vi_colon_Clone19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponent.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponentEnableChain.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterfaceOutputEnables.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteReadInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteWriteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751Base.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751FamClk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000000_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000008_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000009_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000002e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000030_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructure_56.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000039_ForLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructure_75.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000004f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000050_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000052_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructure_96.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006a_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006d_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructure_222.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructure_226.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructure_125.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructure_212.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000c1_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000e4_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000131_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000182_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000185_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000190_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001bc_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000240_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000290_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007db_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructure_2251.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000088e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000984_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000985_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_101.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2430.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2431.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbReadOnly.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamSingleClkFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRamInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoResource.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoTypeSelector.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLvSplitNumber.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMemoryInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteReadInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteWriteInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaNumToBoolArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSimpleModuloCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaTopEnInSyncForExternalClk.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaWaitMicroOrMilliSeconds.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiplyCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtractCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpBoolArrayToNum.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpShiftBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Multiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Subtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathMultiplies.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNi5751.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaCoresFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifoGenericValue.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20ClkDetect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20TimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaMiteGlue.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaTimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess32.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Rising_Edge_Detect_vi_colon_Clone11.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Timing_just64bitnumbercounting_vi_colon_Clone
   4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone103.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone104.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone118.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone119.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone13.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone14.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone28.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone29.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone43.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone44.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone58.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone59.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone73.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone74.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone88.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone89.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/enable_controller_SCTL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000116_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000117_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000118_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000225_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000226_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000227_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000334_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000335_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000336_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000443_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000444_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000445_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000552_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000553_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000554_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000661_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000662_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000663_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000770_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000771_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000772_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_0000087f_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000880_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000881_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/rvi_linear_interp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop_init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.xst" -ofn "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.syr"
Reading design: Puma15Top.prj
INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/nt/cpld_det_ver' in file C:/NIFPGA/programs/Xilinx13_4/ISE/vhdl/xst/nt/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/nt/unimacro_ver' in file C:/NIFPGA/programs/Xilinx13_4/ISE/vhdl/xst/nt/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/nt/unisim_ver' in file C:/NIFPGA/programs/Xilinx13_4/ISE/vhdl/xst/nt/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiUtilities.vhd" into library work
Parsing package <PkgNiUtilities>.
Parsing package body <PkgNiUtilities>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFxp.vhd" into library work
Parsing package <PkgFxp>.
Parsing package body <PkgFxp>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFxpArithmetic.vhd" into library work
Parsing package <PkgFxpArithmetic>.
Parsing package body <PkgFxpArithmetic>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpShiftCore.vhd" into library work
Parsing entity <FxpShiftCore>.
Parsing architecture <rtl> of entity <fxpshiftcore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFloat.vhd" into library work
Parsing package <PkgFloat>.
Parsing package body <PkgFloat>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpEnableHandlerSlv.vhd" into library work
Parsing entity <NiLvFxpEnableHandlerSlv>.
Parsing architecture <rtl> of entity <nilvfxpenablehandlerslv>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpDynamicShift.vhd" into library work
Parsing entity <FxpDynamicShift>.
Parsing architecture <rtl> of entity <fxpdynamicshift>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpEnableHandler.vhd" into library work
Parsing entity <NiLvFxpEnableHandler>.
Parsing architecture <rtl> of entity <nilvfxpenablehandler>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatToFixedCore.vhd" into library work
Parsing entity <NiLvFloatToFixedCore>.
Parsing architecture <rtl> of entity <nilvfloattofixedcore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpNormalize.vhd" into library work
Parsing entity <FxpNormalize>.
Parsing architecture <rtl> of entity <fxpnormalize>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiLvPrims.vhd" into library work
Parsing package <PkgNiLvPrims>.
Parsing package body <PkgNiLvPrims>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpCoerce.vhd" into library work
Parsing entity <NiLvFxpCoerce>.
Parsing architecture <rtl> of entity <nilvfxpcoerce>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatToFixed.vhd" into library work
Parsing entity <NiLvFloatToFixed>.
Parsing architecture <rtl> of entity <nilvfloattofixed>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFixedToFloat.vhd" into library work
Parsing entity <NiLvFixedToFloat>.
Parsing architecture <rtl> of entity <nilvfixedtofloat>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvToInteger.vhd" into library work
Parsing entity <NiLvToInteger>.
Parsing architecture <rtl> of entity <nilvtointeger>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvToFloatingPoint.vhd" into library work
Parsing entity <NiLvToFloatingPoint>.
Parsing architecture <rtl> of entity <nilvtofloatingpoint>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvToFixedPoint.vhd" into library work
Parsing entity <NiLvToFixedPoint>.
Parsing architecture <rtl> of entity <nilvtofixedpoint>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatAddCore.vhd" into library work
Parsing entity <NiLvFloatAddCore>.
Parsing architecture <rtl> of entity <nilvfloataddcore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvCoerce.vhd" into library work
Parsing entity <NiLvCoerce>.
Parsing architecture <rtl> of entity <nilvcoerce>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaRegisterCoreBase.vhd" into library work
Parsing entity <NiFpgaRegisterCoreBase>.
Parsing architecture <rtl> of entity <nifpgaregistercorebase>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaUtilities.vhd" into library work
Parsing package <PkgNiFpgaUtilities>.
Parsing package body <PkgNiFpgaUtilities>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpAdd.vhd" into library work
Parsing entity <NiLvFxpAdd>.
Parsing architecture <rtl> of entity <nilvfxpadd>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatCompareCore.vhd" into library work
Parsing entity <NiLvFloatCompareCore>.
Parsing architecture <rtl> of entity <nilvfloatcomparecore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatAdd.vhd" into library work
Parsing entity <NiLvFloatAdd>.
Parsing architecture <rtl> of entity <nilvfloatadd>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaRegisterCore.vhd" into library work
Parsing entity <NiFpgaRegisterCore>.
Parsing architecture <rtl> of entity <nifpgaregistercore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlop.vhd" into library work
Parsing entity <DFlop>.
Parsing architecture <rtl> of entity <dflop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgGray.vhd" into library work
Parsing package <PkgGray>.
Parsing package body <PkgGray>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpIncrement.vhd" into library work
Parsing entity <NiLvFxpIncrement>.
Parsing architecture <rtl> of entity <nilvfxpincrement>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpCompare.vhd" into library work
Parsing entity <NiLvFxpCompare>.
Parsing architecture <rtl> of entity <nilvfxpcompare>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatSubtractCore.vhd" into library work
Parsing entity <NiLvFloatSubtractCore>.
Parsing architecture <rtl> of entity <nilvfloatsubtractcore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatIncrement.vhd" into library work
Parsing entity <NiLvFloatIncrement>.
Parsing architecture <rtl> of entity <nilvfloatincrement>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatCompare.vhd" into library work
Parsing entity <NiLvFloatCompare>.
Parsing architecture <rtl> of entity <nilvfloatcompare>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBoolOpNot.vhd" into library work
Parsing entity <NiFpgaBoolOpNot>.
Parsing architecture <rtl> of entity <nifpgaboolopnot>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\InsertArrayNode_144.vhd" into library work
Parsing entity <InsertArrayNode_144>.
Parsing architecture <vhdl_modgen> of entity <insertarraynode_144>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\InsertArrayNode_143.vhd" into library work
Parsing entity <InsertArrayNode_143>.
Parsing architecture <vhdl_modgen> of entity <insertarraynode_143>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FeedbackNonSctlCore.vhd" into library work
Parsing entity <FeedbackNonSctlCore>.
Parsing architecture <rtl> of entity <feedbacknonsctlcore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopSLV.vhd" into library work
Parsing entity <DFlopSLV>.
Parsing architecture <rtl> of entity <dflopslv>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SubVICtlOrIndOpt.vhd" into library work
Parsing entity <SubVICtlOrIndOpt>.
Parsing architecture <rtl> of entity <subvictlorindopt>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SubVICtlOrInd.vhd" into library work
Parsing entity <SubVICtlOrInd>.
Parsing architecture <rtl> of entity <subvictlorind>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\resholder_w_opt.vhd" into library work
Parsing entity <resholder_w_opt>.
Parsing architecture <rtl> of entity <resholder_w_opt>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\resholder_r_scl.vhd" into library work
Parsing entity <resholder_r_scl>.
Parsing architecture <rtl> of entity <resholder_r_scl>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\resholder_r_opt.vhd" into library work
Parsing entity <resholder_r_opt>.
Parsing architecture <rtl> of entity <resholder_r_opt>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgShift.vhd" into library work
Parsing package <PkgShift>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaBoolOp.vhd" into library work
Parsing package <PkgNiFpgaBoolOp>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFxpMathUtilities.vhd" into library work
Parsing package <PkgFxpMathUtilities>.
Parsing package body <PkgFxpMathUtilities>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgFxpMathMultiplies.vhd" into library work
Parsing package <PkgFxpMathMultiplies>.
Parsing package body <PkgFxpMathMultiplies>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvIncrement.vhd" into library work
Parsing entity <NiLvIncrement>.
Parsing architecture <rtl> of entity <nilvincrement>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpSubtract.vhd" into library work
Parsing entity <NiLvFxpSubtract>.
Parsing architecture <rtl> of entity <nilvfxpsubtract>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpBoolArrayToNum.vhd" into library work
Parsing entity <NiLvFxpBoolArrayToNum>.
Parsing architecture <rtl> of entity <nilvfxpboolarraytonum>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatSubtract.vhd" into library work
Parsing entity <NiLvFloatSubtract>.
Parsing architecture <rtl> of entity <nilvfloatsubtract>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatMultiplyCore.vhd" into library work
Parsing entity <NiLvFloatMultiplyCore>.
Parsing architecture <rtl> of entity <nilvfloatmultiplycore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvCompare.vhd" into library work
Parsing entity <NiLvCompare>.
Parsing architecture <rtl> of entity <nilvcompare>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaSelect.vhd" into library work
Parsing entity <NiFpgaSelect>.
Parsing architecture <rtl> of entity <nifpgaselect>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaNumToBoolArray.vhd" into library work
Parsing entity <NiFpgaNumToBoolArray>.
Parsing architecture <rtl> of entity <nifpganumtoboolarray>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000008a1_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000008a1_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000008a1_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000008a1_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000089c_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000089c_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000089c_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000089c_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000190_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000190_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000190_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000185_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000185_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000185_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructure_96.vhd" into library work
Parsing entity <NiFpgaAG_00000054_CaseStructure_96>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000054_casestructure_96>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FloatingFeedbackGInit.vhd" into library work
Parsing entity <FloatingFeedbackGInit>.
Parsing architecture <rtl> of entity <floatingfeedbackginit>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\EnableChainWithErrorStatus.vhd" into library work
Parsing entity <EnableChainWithErrorStatus>.
Parsing architecture <rtl> of entity <enablechainwitherrorstatus>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopUnsigned.vhd" into library work
Parsing entity <DFlopUnsigned>.
Parsing architecture <rtl> of entity <dflopunsigned>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopSlvResetVal.vhd" into library work
Parsing entity <DFlopSlvResetVal>.
Parsing architecture <rtl> of entity <dflopslvresetval>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopGray.vhd" into library work
Parsing entity <DFlopGray>.
Parsing architecture <rtl> of entity <dflopgray>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopBoolVec.vhd" into library work
Parsing entity <DFlopBoolVec>.
Parsing architecture <rtl> of entity <dflopboolvec>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SyncFifoFlags.vhd" into library work
Parsing entity <SyncFifoFlags>.
Parsing architecture <rtl> of entity <syncfifoflags>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\rvi_linear_interp.vhd" into library work
Parsing entity <rvi_linear_interp>.
Parsing architecture <rtl> of entity <rvi_linear_interp>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Rising_Edge_Detect_vi_colon_Clone11.vhd" into library work
Parsing entity <Rising_Edge_Detect_vi_colon_Clone11>.
Parsing architecture <vhdl_labview> of entity <rising_edge_detect_vi_colon_clone11>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PulseSyncBase.vhd" into library work
Parsing entity <PulseSyncBase>.
Parsing architecture <behavior> of entity <pulsesyncbase>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaArbiter.vhd" into library work
Parsing package <PkgNiFpgaArbiter>.
Parsing package body <PkgNiFpgaArbiter>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgCommIntConfiguration.vhd" into library work
Parsing package <PkgCommIntConfiguration>.
Parsing package body <PkgCommIntConfiguration>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpShiftBase.vhd" into library work
Parsing entity <NiLvFxpShiftBase>.
Parsing architecture <rtl> of entity <nilvfxpshiftbase>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpMultiply.vhd" into library work
Parsing entity <NiLvFxpMultiply>.
Parsing architecture <rtl> of entity <nilvfxpmultiply>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpDecrement.vhd" into library work
Parsing entity <NiLvFxpDecrement>.
Parsing architecture <rtl> of entity <nilvfxpdecrement>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatScaleByPower2.vhd" into library work
Parsing entity <NiLvFloatScaleByPower2>.
Parsing architecture <rtl> of entity <nilvfloatscalebypower2>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatMultiply.vhd" into library work
Parsing entity <NiLvFloatMultiply>.
Parsing architecture <rtl> of entity <nilvfloatmultiply>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFloatDecrement.vhd" into library work
Parsing entity <NiLvFloatDecrement>.
Parsing architecture <rtl> of entity <nilvfloatdecrement>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaGlobalResHolderWrite.vhd" into library work
Parsing entity <NiFpgaGlobalResHolderWrite>.
Parsing architecture <rtl> of entity <nifpgaglobalresholderwrite>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDualPortRam_Inferred.vhd" into library work
Parsing entity <NiFpgaDualPortRAM_Inferred>.
Parsing architecture <rtl> of entity <nifpgadualportram_inferred>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDoWrite.vhd" into library work
Parsing entity <NiFpgaDoWrite>.
Parsing architecture <rtl> of entity <nifpgadowrite>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDiRead.vhd" into library work
Parsing entity <NiFpgaDiRead>.
Parsing architecture <rtl> of entity <nifpgadiread>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBoolOp.vhd" into library work
Parsing entity <NiFpgaBoolOp>.
Parsing architecture <rtl> of entity <nifpgaboolop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000089b_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000089b_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000089b_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000089b_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000888_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000888_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000888_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000888_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000888_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000888_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000883_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000883_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000883_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000883_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000883_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000883_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000078c_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000078c_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000078c_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000078c_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000067d_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000067d_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000067d_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000067d_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000056e_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000056e_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000056e_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000056e_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000045f_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000045f_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000045f_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000045f_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000350_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000350_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000350_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000350_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000241_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000241_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000241_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000241_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001bc_CustomNode.vhd" into library work
Parsing entity <NiFpgaAG_000001bc_CustomNode>.
Parsing architecture <rtl> of entity <nifpgaag_000001bc_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000132_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000132_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000132_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000132_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000c1_CustomNode.vhd" into library work
Parsing entity <NiFpgaAG_000000c1_CustomNode>.
Parsing architecture <rtl> of entity <nifpgaag_000000c1_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008e_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000008e_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000008e_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeBase.vhd" into library work
Parsing entity <HandshakeBase>.
Parsing architecture <behavior> of entity <handshakebase>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\GenDataValid.vhd" into library work
Parsing entity <GenDataValid>.
Parsing architecture <rtl> of entity <gendatavalid>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpThreeWireToFourWire.vhd" into library work
Parsing entity <FxpThreeWireToFourWire>.
Parsing architecture <RTL> of entity <fxpthreewiretofourwire>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpRegStage.vhd" into library work
Parsing entity <FxpRegStage>.
Parsing architecture <rtl> of entity <fxpregstage>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpMultCore.vhd" into library work
Parsing entity <FxpMultCore>.
Parsing architecture <rtl> of entity <fxpmultcore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpHandShaker.vhd" into library work
Parsing entity <FxpHandShaker>.
Parsing architecture <rtl> of entity <fxphandshaker>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncAsyncInBase.vhd" into library work
Parsing entity <DoubleSyncAsyncInBase>.
Parsing architecture <rtl> of entity <doublesyncasyncinbase>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone16.vhd" into library work
Parsing entity <Count_Up_vi_colon_Clone16>.
Parsing architecture <vhdl_labview> of entity <count_up_vi_colon_clone16>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18.vhd" into library work
Parsing entity <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18>.
Parsing architecture <vhdl_labview> of entity <circular_buffer_address_try_without_deadtime_vi_colon_clone18>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone89.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone89>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone89>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone88.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone88>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone88>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone74.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone74>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone74>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone73.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone73>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone73>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone59.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone59>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone59>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone58.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone58>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone58>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone44.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone44>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone44>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone43.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone43>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone43>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone29.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone29>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone29>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone28.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone28>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone28>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone14.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone14>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone14>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone13.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone13>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone13>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone119.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone119>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone119>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone118.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone118>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone118>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone104.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone104>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone104>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone103.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone103>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone103>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\resholder_w_scl.vhd" into library work
Parsing entity <resholder_w_scl>.
Parsing architecture <rtl> of entity <resholder_w_scl>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PulseSyncBool.vhd" into library work
Parsing entity <PulseSyncBool>.
Parsing architecture <behavior> of entity <pulsesyncbool>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaFifoGenericValue.vhd" into library work
Parsing package <PkgNiFpgaFifoGenericValue>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaCoresFifo.vhd" into library work
Parsing package <PkgNiFpgaCoresFifo>.
Parsing package body <PkgNiFpgaCoresFifo>.
WARNING:HDLCompiler:443 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaCoresFifo.vhd" Line 41: Function returnmitedmareadmode does not always return a value.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgCommunicationInterface.vhd" into library work
Parsing package <PkgCommunicationInterface>.
Parsing package body <PkgCommunicationInterface>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvSubtract.vhd" into library work
Parsing entity <NiLvSubtract>.
Parsing architecture <rtl> of entity <nilvsubtract>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvScaleByPower2.vhd" into library work
Parsing entity <NiLvScaleByPower2>.
Parsing architecture <rtl> of entity <nilvscalebypower2>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvMultiply.vhd" into library work
Parsing entity <NiLvMultiply>.
Parsing architecture <rtl> of entity <nilvmultiply>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvDecrement.vhd" into library work
Parsing entity <NiLvDecrement>.
Parsing architecture <rtl> of entity <nilvdecrement>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvAdd.vhd" into library work
Parsing entity <NiLvAdd>.
Parsing architecture <rtl> of entity <nilvadd>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaPulseSyncBaseWrapper.vhd" into library work
Parsing entity <NiFpgaPulseSyncBaseWrapper>.
Parsing architecture <rtl> of entity <nifpgapulsesyncbasewrapper>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaLvSplitNumber.vhd" into library work
Parsing entity <NiFpgaLvSplitNumber>.
Parsing architecture <rtl> of entity <nifpgalvsplitnumber>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaGlobalResHolderRead.vhd" into library work
Parsing entity <NiFpgaGlobalResHolderRead>.
Parsing architecture <rtl> of entity <nifpgaglobalresholderread>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoFlags.vhd" into library work
Parsing entity <NiFpgaFifoFlags>.
Parsing architecture <rtl> of entity <nifpgafifoflags>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDualPortRam.vhd" into library work
Parsing entity <NiFpgaDualPortRAM>.
Parsing architecture <rtl> of entity <nifpgadualportram>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbReadOnly.vhd" into library work
Parsing entity <NiFpgaArbReadOnly>.
Parsing architecture <rtl> of entity <nifpgaarbreadonly>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000008ed_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000008ed_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000008ed_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000008ed_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000089a_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000089a_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000089a_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000089a_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000088e_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000088e_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000088e_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000882_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000882_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000882_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000882_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007de_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000007de_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000007de_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007de_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000007de_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000007de_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000078b_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000078b_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000773_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000773_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000773_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000773_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000006cf_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000006cf_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000006cf_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000006cf_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000067c_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000067c_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000664_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000664_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000664_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000664_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000005c0_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000005c0_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000005c0_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000005c0_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000056d_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000056d_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000555_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000555_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000555_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000555_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000004b1_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000004b1_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000004b1_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000004b1_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000045e_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000045e_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000446_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000446_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000446_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000446_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000003a2_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003a2_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000003a2_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000003a2_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000034f_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000034f_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000337_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000337_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000337_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000337_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000293_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000293_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000293_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000293_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000293_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000293_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000240_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000240_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000240_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000228_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000228_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000228_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000228_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000019b_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000019b_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000019b_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000019b_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000019b_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000184_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000184_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000184_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000184_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000184_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000184_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000182_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000182_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000182_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000131_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000131_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000131_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000119_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000119_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000119_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000119_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0008.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0008>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0008>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0007.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0007>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0007>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0006.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0006>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0006>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0005.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0005>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0005>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0004.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0004>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0004>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0008>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0008>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0007>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0007>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0006>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0006>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0005>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0005>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0004>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0004>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000009c_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000009c_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructure_125.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructure_125>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000071_casestructure_125>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000881_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000880_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_0000087f_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000772_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000771_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000770_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000663_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000662_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000661_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000554_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000553_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000552_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000445_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000444_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000443_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000336_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000335_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000334_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000227_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000226_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000225_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000118_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000117_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.vhd" into library work
Parsing entity <LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomNode>.
Parsing architecture <struct> of entity <lut_lookup_table_1d_nifpgaag_00000116_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Latch_vi_colon_Clone19.vhd" into library work
Parsing entity <Latch_vi_colon_Clone19>.
Parsing architecture <vhdl_labview> of entity <latch_vi_colon_clone19>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\IsFirstCallPrimitive_2135.vhd" into library work
Parsing entity <IsFirstCallPrimitive_2135>.
Parsing architecture <rtl> of entity <isfirstcallprimitive_2135>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeSLV_Ack.vhd" into library work
Parsing entity <HandshakeSLV_Ack>.
Parsing architecture <struct> of entity <handshakeslv_ack>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeSLV.vhd" into library work
Parsing entity <HandshakeSLV>.
Parsing architecture <struct> of entity <handshakeslv>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpMultWithInOutReg.vhd" into library work
Parsing entity <FxpMultWithInOutReg>.
Parsing architecture <rtl> of entity <fxpmultwithinoutreg>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpMultiCycleEnableChainCtrl.vhd" into library work
Parsing entity <FxpMultiCycleEnableChainCtrl>.
Parsing architecture <rtl> of entity <fxpmulticycleenablechainctrl>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\enable_controller_SCTL.vhd" into library work
Parsing entity <enable_controller_SCTL>.
Parsing architecture <rtl> of entity <enable_controller_sctl>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncBase.vhd" into library work
Parsing entity <DoubleSyncBase>.
Parsing architecture <behavior> of entity <doublesyncbase>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopFallingEdge.vhd" into library work
Parsing entity <DFlopFallingEdge>.
Parsing architecture <rtl> of entity <dflopfallingedge>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_try_without_deadtime_vi_colon_Clone17.vhd" into library work
Parsing entity <Circular_Buffer_try_without_deadtime_vi_colon_Clone17>.
Parsing architecture <vhdl_labview> of entity <circular_buffer_try_without_deadtime_vi_colon_clone17>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone3.vhd" into library work
Parsing entity <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone3>.
Parsing architecture <vhdl_labview> of entity <circular_buffer_address_try_without_deadtime_vi_colon_clone3>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bitmanip_vi_colon_Clone2.vhd" into library work
Parsing entity <bitmanip_vi_colon_Clone2>.
Parsing architecture <vhdl_labview> of entity <bitmanip_vi_colon_clone2>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimedLoopDomainCrosser.vhd" into library work
Parsing entity <TimedLoopDomainCrosser>.
Parsing architecture <rtl> of entity <timedloopdomaincrosser>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimedLoopController.vhd" into library work
Parsing entity <TimedLoopController>.
Parsing architecture <rtl> of entity <timedloopcontroller>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaFifo.vhd" into library work
Parsing package <PkgNiFpgaFifo>.
Parsing package body <PkgNiFpgaFifo>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaLocalResHolderWrite.vhd" into library work
Parsing entity <NiFpgaLocalResHolderWrite>.
Parsing architecture <rtl> of entity <nifpgalocalresholderwrite>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFlipFlopFifo.vhd" into library work
Parsing entity <NiFpgaFlipFlopFifo>.
Parsing architecture <rtl> of entity <nifpgaflipflopfifo>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoPortReset.vhd" into library work
Parsing entity <NiFpgaFifoPortReset>.
Parsing architecture <rtl> of entity <nifpgafifoportreset>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifo.vhd" into library work
Parsing entity <NiFpgaFifo>.
Parsing architecture <rtl> of entity <nifpgafifo>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000008ea_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000008ea_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000087e_CaseStructure_2251.vhd" into library work
Parsing entity <NiFpgaAG_0000087e_CaseStructure_2251>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_0000087e_casestructure_2251>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000087e_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000087e_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000087e_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000087e_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000087e_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000087e_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000087e_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000087e_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000087e_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007db_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000007db_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000007db_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000006cc_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000006cc_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000005bd_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000005bd_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000004ae_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000004ae_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000039f_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000039f_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000290_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000290_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000290_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001d6_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001d6_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001d6_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001d6_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d4_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000001d4_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001d4_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000001d4_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000001d4_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000181_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000181_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000181_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000181_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000016f_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000016f_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000016f_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000016f_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000016f_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructure_212.vhd" into library work
Parsing entity <NiFpgaAG_0000008d_CaseStructure_212>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_0000008d_casestructure_212>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd" into library work
Parsing entity <NiFpgaAG_0000008d_CaseStructureFrame_0006>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000008d_casestructureframe_0006>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd" into library work
Parsing entity <NiFpgaAG_0000008d_CaseStructureFrame_0005>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000008d_casestructureframe_0005>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd" into library work
Parsing entity <NiFpgaAG_0000008d_CaseStructureFrame_0004>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000008d_casestructureframe_0004>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_0000008d_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000008d_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000008d_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000008d_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000008d_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000008d_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000008d_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000008d_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0008.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0008>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0008>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0007.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0007>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0007>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0006.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0006>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0006>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0005.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0005>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0005>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0004.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0004>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0004>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000071_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000071_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000881_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000881_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000880_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000880_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_0000087f_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000772_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000772_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000771_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000771_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000770_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000770_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000663_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000663_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000662_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000662_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000661_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000661_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000554_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000554_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000553_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000553_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000552_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000552_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000445_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000445_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000444_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000444_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000443_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000443_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000336_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000336_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000335_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000335_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000334_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000334_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000227_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000227_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000226_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000226_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000225_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000225_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000118_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000118_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000117_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000117_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.vhd" into library work
Parsing entity <LookUp_Table_1D_NiFpgaAG_00000116_CustomNode>.
Parsing architecture <rtl> of entity <lookup_table_1d_nifpgaag_00000116_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" into library work
Parsing entity <LED_top_vi_colon_Instance_colon_7_colon_Clone111>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_instance_colon_7_colon_clone111>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" into library work
Parsing entity <LED_top_vi_colon_Instance_colon_1_colon_Clone112>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_instance_colon_1_colon_clone112>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" into library work
Parsing entity <LED_rand_wait_vi_colon_Clone98>.
Parsing architecture <vhdl_labview> of entity <led_rand_wait_vi_colon_clone98>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" into library work
Parsing entity <LED_rand_wait_vi_colon_Clone83>.
Parsing architecture <vhdl_labview> of entity <led_rand_wait_vi_colon_clone83>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" into library work
Parsing entity <LED_rand_wait_vi_colon_Clone8>.
Parsing architecture <vhdl_labview> of entity <led_rand_wait_vi_colon_clone8>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" into library work
Parsing entity <LED_rand_wait_vi_colon_Clone68>.
Parsing architecture <vhdl_labview> of entity <led_rand_wait_vi_colon_clone68>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" into library work
Parsing entity <LED_rand_wait_vi_colon_Clone53>.
Parsing architecture <vhdl_labview> of entity <led_rand_wait_vi_colon_clone53>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" into library work
Parsing entity <LED_rand_wait_vi_colon_Clone38>.
Parsing architecture <vhdl_labview> of entity <led_rand_wait_vi_colon_clone38>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" into library work
Parsing entity <LED_rand_wait_vi_colon_Clone23>.
Parsing architecture <vhdl_labview> of entity <led_rand_wait_vi_colon_clone23>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" into library work
Parsing entity <LED_rand_wait_vi_colon_Clone113>.
Parsing architecture <vhdl_labview> of entity <led_rand_wait_vi_colon_clone113>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeBool.vhd" into library work
Parsing entity <HandshakeBool>.
Parsing architecture <struct> of entity <handshakebool>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FxpMultiplierWrap.vhd" into library work
Parsing entity <FxpMultiplierWrap>.
Parsing architecture <rtl> of entity <fxpmultiplierwrap>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FifoWriteAdapter.vhd" into library work
Parsing entity <FifoWriteAdapter>.
Parsing architecture <rtl> of entity <fifowriteadapter>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FifoReadAdapter.vhd" into library work
Parsing entity <FifoReadAdapter>.
Parsing architecture <rtl> of entity <fiforeadadapter>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DualPortRAM_Inferred.vhd" into library work
Parsing entity <DualPortRAM_Inferred>.
Parsing architecture <rtl> of entity <dualportram_inferred>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncBool.vhd" into library work
Parsing entity <DoubleSyncBool>.
Parsing architecture <behavior> of entity <doublesyncbool>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DmaMiteWriteRegs.vhd" into library work
Parsing entity <DmaMiteWriteRegs>.
Parsing architecture <RTL> of entity <dmamitewriteregs>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DmaMiteReadRegs.vhd" into library work
Parsing entity <DmaMiteReadRegs>.
Parsing architecture <RTL> of entity <dmamitereadregs>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DmaDisabler.vhd" into library work
Parsing entity <DmaDisabler>.
Parsing architecture <rtl> of entity <dmadisabler>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopBoolFallingEdge.vhd" into library work
Parsing entity <DFlopBoolFallingEdge>.
Parsing architecture <rtl> of entity <dflopboolfallingedge>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DFlopBool.vhd" into library work
Parsing entity <DFlopBool>.
Parsing architecture <rtl> of entity <dflopbool>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CpuDataWr.vhd" into library work
Parsing entity <CpuDataWr>.
Parsing architecture <rtl> of entity <cpudatawr>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CpuDataRd.vhd" into library work
Parsing entity <CpuDataRd>.
Parsing architecture <rtl> of entity <cpudatard>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone1.vhd" into library work
Parsing entity <Count_Up_vi_colon_Clone1>.
Parsing architecture <vhdl_labview> of entity <count_up_vi_colon_clone1>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\XDataNodeOut.vhd" into library work
Parsing entity <XDataNodeOut>.
Parsing architecture <rtl> of entity <xdatanodeout>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\XDataNode.vhd" into library work
Parsing entity <XDataNode>.
Parsing architecture <rtl> of entity <xdatanode>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Timing_just64bitnumbercounting_vi_colon_Clone4.vhd" into library work
Parsing entity <Timing_just64bitnumbercounting_vi_colon_Clone4>.
Parsing architecture <vhdl_labview> of entity <timing_just64bitnumbercounting_vi_colon_clone4>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimeoutManager.vhd" into library work
Parsing entity <TimeoutManager>.
Parsing architecture <rtl> of entity <timeoutmanager>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimedLoopCore.vhd" into library work
Parsing entity <TimedLoopCore>.
Parsing architecture <rtl> of entity <timedloopcore>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SingleClkFifoFlags.vhd" into library work
Parsing entity <SingleClkFifoFlags>.
Parsing architecture <rtl> of entity <singleclkfifoflags>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\ResetSync.vhd" into library work
Parsing entity <ResetSync>.
Parsing architecture <rtl> of entity <resetsync>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaShiftReg.vhd" into library work
Parsing entity <NiFpgaShiftReg>.
Parsing architecture <rtl> of entity <nifpgashiftreg>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaMiteWriteInterface.vhd" into library work
Parsing entity <NiFpgaMiteWriteInterface>.
Parsing architecture <RTL> of entity <nifpgamitewriteinterface>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaMiteReadInterface.vhd" into library work
Parsing entity <NiFpgaMiteReadInterface>.
Parsing architecture <RTL> of entity <nifpgamitereadinterface>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaLocalResHolderRead.vhd" into library work
Parsing entity <NiFpgaLocalResHolderRead>.
Parsing architecture <rtl> of entity <nifpgalocalresholderread>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoPopBuffer.vhd" into library work
Parsing entity <NiFpgaFifoPopBuffer>.
Parsing architecture <rtl> of entity <nifpgafifopopbuffer>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoClearControl.vhd" into library work
Parsing entity <NiFpgaFifoClearControl>.
Parsing architecture <rtl> of entity <nifpgafifoclearcontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructure_226.vhd" into library work
Parsing entity <NiFpgaAG_00000070_CaseStructure_226>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000070_casestructure_226>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000070_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000070_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000070_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000070_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructure_222.vhd" into library work
Parsing entity <NiFpgaAG_0000006f_CaseStructure_222>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_0000006f_casestructure_222>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_0000006f_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006f_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000006f_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006f_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000006f_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006f_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000006f_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006f_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000059_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000059_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000059_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000059_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000059_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000059_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000054_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000054_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000054_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000054_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" into library work
Parsing entity <LED_top_vi_colon_Clone95>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_clone95>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" into library work
Parsing entity <LED_top_vi_colon_Clone80>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_clone80>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" into library work
Parsing entity <LED_top_vi_colon_Clone65>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_clone65>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" into library work
Parsing entity <LED_top_vi_colon_Clone50>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_clone50>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" into library work
Parsing entity <LED_top_vi_colon_Clone5>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_clone5>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" into library work
Parsing entity <LED_top_vi_colon_Clone35>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_clone35>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" into library work
Parsing entity <LED_top_vi_colon_Clone20>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_clone20>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" into library work
Parsing entity <LED_top_vi_colon_Clone110>.
Parsing architecture <vhdl_labview> of entity <led_top_vi_colon_clone110>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DualPortRAM.vhd" into library work
Parsing entity <DualPortRAM>.
Parsing architecture <rtl> of entity <dualportram>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" into library work
Parsing entity <Acquire_wp_nodt_vi_colon_Clone85>.
Parsing architecture <vhdl_labview> of entity <acquire_wp_nodt_vi_colon_clone85>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" into library work
Parsing entity <Acquire_wp_nodt_vi_colon_Clone70>.
Parsing architecture <vhdl_labview> of entity <acquire_wp_nodt_vi_colon_clone70>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" into library work
Parsing entity <Acquire_wp_nodt_vi_colon_Clone55>.
Parsing architecture <vhdl_labview> of entity <acquire_wp_nodt_vi_colon_clone55>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" into library work
Parsing entity <Acquire_wp_nodt_vi_colon_Clone40>.
Parsing architecture <vhdl_labview> of entity <acquire_wp_nodt_vi_colon_clone40>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" into library work
Parsing entity <Acquire_wp_nodt_vi_colon_Clone25>.
Parsing architecture <vhdl_labview> of entity <acquire_wp_nodt_vi_colon_clone25>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" into library work
Parsing entity <Acquire_wp_nodt_vi_colon_Clone115>.
Parsing architecture <vhdl_labview> of entity <acquire_wp_nodt_vi_colon_clone115>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" into library work
Parsing entity <Acquire_wp_nodt_vi_colon_Clone100>.
Parsing architecture <vhdl_labview> of entity <acquire_wp_nodt_vi_colon_clone100>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" into library work
Parsing entity <Acquire_wp_nodt_vi_colon_Clone10>.
Parsing architecture <vhdl_labview> of entity <acquire_wp_nodt_vi_colon_clone10>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SingleClkFifo.vhd" into library work
Parsing entity <SingleClkFifo>.
Parsing architecture <rtl> of entity <singleclkfifo>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\RegisterAccess32.vhd" into library work
Parsing entity <RegisterAccess32>.
Parsing architecture <rtl> of entity <registeraccess32>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaIrqRegisters.vhd" into library work
Parsing package <PkgNiFpgaIrqRegisters>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoCountControl.vhd" into library work
Parsing entity <NiFpgaFifoCountControl>.
Parsing architecture <rtl> of entity <nifpgafifocountcontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDistributedRam.vhd" into library work
Parsing entity <NiFpgaDistributedRam>.
Parsing architecture <rtl> of entity <nifpgadistributedram>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_TimedLoopControllerContainer_2431.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_2431>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_2431>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_TimedLoopControllerContainer_2430.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_2430>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_2430>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_TimedLoopControllerContainer_101.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_101>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_101>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_000000e4_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e4_timedloopdiagram>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006d_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_0000006d_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006d_timedloopdiagram>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000052_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_00000052_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000052_timedloopdiagram>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaOutput.vhd" into library work
Parsing entity <MiteDmaOutput>.
Parsing architecture <rtl> of entity <mitedmaoutput>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaInput.vhd" into library work
Parsing entity <MiteDmaInput>.
Parsing architecture <rtl> of entity <mitedmainput>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaComponentEnableChain.vhd" into library work
Parsing entity <MiteDmaComponentEnableChain>.
Parsing architecture <rtl> of entity <mitedmacomponentenablechain>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeBaseResetCross.vhd" into library work
Parsing entity <HandshakeBaseResetCross>.
Parsing architecture <rtl> of entity <handshakebaseresetcross>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncSlAsyncIn.vhd" into library work
Parsing entity <DoubleSyncSlAsyncIn>.
Parsing architecture <rtl> of entity <doublesyncslasyncin>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncSL.vhd" into library work
Parsing entity <DoubleSyncSL>.
Parsing architecture <behavior> of entity <doublesyncsl>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Adapter16.vhd" into library work
Parsing entity <Adapter16>.
Parsing architecture <rtl> of entity <adapter16>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\whileloop.vhd" into library work
Parsing entity <whileloop>.
Parsing architecture <rtl> of entity <whileloop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\RegisterAccess.vhd" into library work
Parsing entity <RegisterAccess>.
Parsing architecture <rtl> of entity <registeraccess>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNi5751.vhd" into library work
Parsing package <PkgNi5751>.
Parsing package body <PkgNi5751>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaSimpleModuloCounter.vhd" into library work
Parsing entity <NiFpgaSimpleModuloCounter>.
Parsing architecture <rtl> of entity <nifpgasimplemodulocounter>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDualPortRamInfer.vhd" into library work
Parsing entity <NiFpgaDualPortRamInfer>.
Parsing architecture <rtl> of entity <nifpgadualportraminfer>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaDistributedRamFifo.vhd" into library work
Parsing entity <NiFpgaDistributedRamFifo>.
Parsing architecture <rtl> of entity <nifpgadistributedramfifo>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBlockRamSingleClkFifo.vhd" into library work
Parsing entity <NiFpgaBlockRamSingleClkFifo>.
Parsing architecture <rtl> of entity <nifpgablockramsingleclkfifo>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBlockRamFifo.vhd" into library work
Parsing entity <NiFpgaBlockRamFifo>.
Parsing architecture <rtl> of entity <nifpgablockramfifo>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbPowerOf2.vhd" into library work
Parsing entity <NiFpgaArbPowerOf2>.
Parsing architecture <rtl> of entity <nifpgaarbpowerof2>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006a_WhileLoop.vhd" into library work
Parsing entity <NiFpgaAG_0000006a_WhileLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000006a_whileloop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructure_75.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructure_75>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_0000003a_casestructure_75>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0007.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructureFrame_0007>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003a_casestructureframe_0007>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0006.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructureFrame_0006>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003a_casestructureframe_0006>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0005.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructureFrame_0005>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003a_casestructureframe_0005>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0004.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructureFrame_0004>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003a_casestructureframe_0004>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003a_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003a_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003a_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000003a_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000003a_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000003a_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000033_CaseStructure_56.vhd" into library work
Parsing entity <NiFpgaAG_00000033_CaseStructure_56>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000033_casestructure_56>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000033_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000033_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000033_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000033_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000033_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000033_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000031_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000031_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000031_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteWriteInterface.vhd" into library work
Parsing entity <MiteWriteInterface>.
Parsing architecture <RTL> of entity <mitewriteinterface>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteReadInterface.vhd" into library work
Parsing entity <MiteReadInterface>.
Parsing architecture <RTL> of entity <mitereadinterface>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteIrq.vhd" into library work
Parsing entity <MiteIrq>.
Parsing architecture <rtl> of entity <miteirq>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteInterfaceOutputEnables.vhd" into library work
Parsing entity <MiteInterfaceOutputEnables>.
Parsing architecture <rtl> of entity <miteinterfaceoutputenables>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaComponent.vhd" into library work
Parsing entity <MiteDmaComponent>.
Parsing architecture <rtl> of entity <mitedmacomponent>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeWithResetValueBase.vhd" into library work
Parsing entity <HandshakeWithResetValueBase>.
Parsing architecture <behavior> of entity <handshakewithresetvaluebase>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncSLV.vhd" into library work
Parsing entity <DoubleSyncSLV>.
Parsing architecture <struct> of entity <doublesyncslv>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DoubleSyncBoolAsyncIn.vhd" into library work
Parsing entity <DoubleSyncBoolAsyncIn>.
Parsing architecture <rtl> of entity <doublesyncboolasyncin>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0.vhd" into library work
Parsing entity <DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0>.
Parsing architecture <vhdl_labview> of entity <dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\whileloop_init.vhd" into library work
Parsing entity <whileloop_init>.
Parsing architecture <rtl> of entity <whileloop_init>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\SafeBusCrossing.vhd" into library work
Parsing entity <SafeBusCrossing>.
Parsing architecture <rtl> of entity <safebuscrossing>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgRegister.vhd" into library work
Parsing package <PkgRegister>.
Parsing package body <PkgRegister>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiFpgaViControlRegister.vhd" into library work
Parsing package <PkgNiFpgaViControlRegister>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaWaitMicroOrMilliSeconds.vhd" into library work
Parsing entity <NiFpgaWaitMicroOrMilliSeconds>.
Parsing architecture <rtl> of entity <nifpgawaitmicroormilliseconds>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaTopEnInSyncForExternalClk.vhd" into library work
Parsing entity <NiFpgaTopEnInSyncForExternalClk>.
Parsing architecture <rtl> of entity <nifpgatopeninsyncforexternalclk>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaRegFrameworkShiftReg.vhd" into library work
Parsing entity <NiFpgaRegFrameworkShiftReg>.
Parsing architecture <rtl> of entity <nifpgaregframeworkshiftreg>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaMemoryInfer.vhd" into library work
Parsing entity <NiFpgaMemoryInfer>.
Parsing architecture <rtl> of entity <nifpgamemoryinfer>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaHostAccessibleRegister.vhd" into library work
Parsing entity <NiFpgaHostAccessibleRegister>.
Parsing architecture <rtl> of entity <nifpgahostaccessibleregister>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoTypeSelector.vhd" into library work
Parsing entity <NiFpgaFifoTypeSelector>.
Parsing architecture <rtl> of entity <nifpgafifotypeselector>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoPushPopControl.vhd" into library work
Parsing entity <NiFpgaFifoPushPopControl>.
Parsing architecture <rtl> of entity <nifpgafifopushpopcontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBuiltInFifoResetControl.vhd" into library work
Parsing entity <NiFpgaBuiltInFifoResetControl>.
Parsing architecture <rtl> of entity <nifpgabuiltinfiforesetcontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaBuiltinFifoCounter.vhd" into library work
Parsing entity <NiFpgaBuiltinFifoCounter>.
Parsing architecture <rtl> of entity <nifpgabuiltinfifocounter>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbSerializeAccess.vhd" into library work
Parsing entity <NiFpgaArbSerializeAccess>.
Parsing architecture <rtl> of entity <nifpgaarbserializeaccess>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbDelayer.vhd" into library work
Parsing entity <NiFpgaArbDelayer>.
Parsing architecture <rtl> of entity <nifpgaarbdelayer>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000985_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000985_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000985_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000050_WhileLoop.vhd" into library work
Parsing entity <NiFpgaAG_00000050_WhileLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000050_whileloop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000039_ForLoop.vhd" into library work
Parsing entity <NiFpgaAG_00000039_ForLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000039_forloop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000030_WhileLoop.vhd" into library work
Parsing entity <NiFpgaAG_00000030_WhileLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000030_whileloop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000009_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000009_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000009_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000001_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000001_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000001_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751Base.vhd" into library work
Parsing entity <Ni5751Base>.
Parsing architecture <RTL> of entity <ni5751base>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteInterface.vhd" into library work
Parsing entity <MiteInterface>.
Parsing architecture <rtl> of entity <miteinterface>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\HandshakeWithResetValueSLV.vhd" into library work
Parsing entity <HandshakeWithResetValueSLV>.
Parsing architecture <struct> of entity <handshakewithresetvalueslv>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\forloop.vhd" into library work
Parsing entity <forloop>.
Parsing architecture <rtl> of entity <forloop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\ViSignature.vhd" into library work
Parsing entity <ViSignature>.
Parsing architecture <rtl> of entity <visignature>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\ViControl.vhd" into library work
Parsing entity <ViControl>.
Parsing architecture <rtl> of entity <vicontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TopEnablePassThru.vhd" into library work
Parsing entity <TopEnablePassThru>.
Parsing architecture <rtl> of entity <topenablepassthru>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFpgaStockDigitalOutput.vhd" into library work
Parsing entity <NiLvFpgaStockDigitalOutput>.
Parsing architecture <rtl> of entity <nilvfpgastockdigitaloutput>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFpgaStockDigitalInput.vhd" into library work
Parsing entity <NiLvFpgaStockDigitalInput>.
Parsing architecture <rtl> of entity <nilvfpgastockdigitalinput>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoResource.vhd" into library work
Parsing entity <NiFpgaFifoResource>.
Parsing architecture <rtl> of entity <nifpgafiforesource>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaCtrlIndRegister.vhd" into library work
Parsing entity <NiFpgaCtrlIndRegister>.
Parsing architecture <rtl> of entity <nifpgactrlindregister>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbRW.vhd" into library work
Parsing entity <NiFpgaArbRW>.
Parsing architecture <rtl> of entity <nifpgaarbrw>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000984_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000984_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000984_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000004f_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000004f_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000004f_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000002e_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000002e_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000002e_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000008_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000008_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000008_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000000_WhileLoop.vhd" into library work
Parsing entity <NiFpgaAG_00000000_WhileLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000000_whileloop>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751FamClk.vhd" into library work
Parsing entity <NI5751FamClk>.
Parsing architecture <behavioral> of entity <ni5751famclk>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\InvisibleResholder.vhd" into library work
Parsing entity <InvisibleResholder>.
Parsing architecture <rtl> of entity <invisibleresholder>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" into library work
Parsing entity <Interface>.
Parsing architecture <rtl> of entity <interface>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwRegistern18.vhd" into library work
Parsing entity <FPGAwRegistern18>.
Parsing architecture <rtl> of entity <fpgawregistern18>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwMemoryn19.vhd" into library work
Parsing entity <FPGAwMemoryn19>.
Parsing architecture <rtl> of entity <fpgawmemoryn19>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwFIFOn16.vhd" into library work
Parsing entity <FPGAwFIFOn16>.
Parsing architecture <rtl> of entity <fpgawfifon16>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInIClk.vhd" into library work
Parsing entity <FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInIClk>.
Parsing architecture <rtl> of entity <fifolvfpgaiomodclipclock0fpgawfifon16topeniniclk>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\DiagramReset.vhd" into library work
Parsing entity <DiagramReset>.
Parsing architecture <rtl> of entity <diagramreset>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd" into library work
Parsing entity <CustomArbForTopEnablesPortOnResTopEnablePassThru>.
Parsing architecture <rtl> of entity <customarbfortopenablesportonrestopenablepassthru>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern32.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResFPGAwRegistern32>.
Parsing architecture <rtl> of entity <customarbforoutportportonresfpgawregistern32>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern30.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResFPGAwRegistern30>.
Parsing architecture <rtl> of entity <customarbforoutportportonresfpgawregistern30>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern28.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResFPGAwRegistern28>.
Parsing architecture <rtl> of entity <customarbforoutportportonresfpgawregistern28>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern26.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResFPGAwRegistern26>.
Parsing architecture <rtl> of entity <customarbforoutportportonresfpgawregistern26>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern24.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResFPGAwRegistern24>.
Parsing architecture <rtl> of entity <customarbforoutportportonresfpgawregistern24>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern22.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResFPGAwRegistern22>.
Parsing architecture <rtl> of entity <customarbforoutportportonresfpgawregistern22>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern20.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResFPGAwRegistern20>.
Parsing architecture <rtl> of entity <customarbforoutportportonresfpgawregistern20>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForOutPortPortOnResFPGAwRegistern18.vhd" into library work
Parsing entity <CustomArbForOutPortPortOnResFPGAwRegistern18>.
Parsing architecture <rtl> of entity <customarbforoutportportonresfpgawregistern18>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForMiteIoLikePortOnResInterface.vhd" into library work
Parsing entity <CustomArbForMiteIoLikePortOnResInterface>.
Parsing architecture <rtl> of entity <customarbformiteiolikeportonresinterface>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbfordma_fifo_timed_out_ques_ind_17rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcircular_buffer_length_ctl_14rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" into library work
Parsing entity <bushold>.
Parsing architecture <rtl> of entity <bushold>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFpgaClipContainer.vhd" into library work
Parsing entity <NiLvFpgaClipContainer>.
Parsing architecture <ClipContainer_VHDL> of entity <nilvfpgaclipcontainer>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" into library work
Parsing entity <NiFpgaAG_Top_Level_FPGA_w8randLED>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_top_level_fpga_w8randled>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\TheWindow.vhd" into library work
Parsing entity <TheWindow>.
Parsing architecture <behavioral> of entity <thewindow>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PumaTimingEngine.vhd" into library work
Parsing entity <PumaTimingEngine>.
Parsing architecture <Struct> of entity <pumatimingengine>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PumaMiteGlue.vhd" into library work
Parsing entity <PumaMiteGlue>.
Parsing architecture <RTL> of entity <pumamiteglue>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgLvFpgaConst.vhd" into library work
Parsing package <PkgLvFpgaConst>.
Parsing package body <PkgLvFpgaConst>.
Parsing VHDL file "C:\NIFPGA\jobs\R8t46AG_I60Q837\Puma15Top.vhd" into library work
Parsing entity <Puma15Top>.
Parsing architecture <Struct> of entity <puma15top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Puma15Top> (architecture <Struct>) from library <work>.

Elaborating entity <PumaMiteGlue> (architecture <RTL>) from library <work>.

Elaborating entity <PumaTimingEngine> (architecture <Struct>) from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\PumaTimingEngine.vhd" Line 64: <ibufg> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\PumaTimingEngine.vhd" Line 69: <bufg> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\PumaTimingEngine.vhd" Line 74: <pll_adv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Puma15Top.vhd" Line 117: <pumafixedlogic> remains a black-box since it has no binding entity.

Elaborating entity <TheWindow> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\TheWindow.vhd" Line 377: Assignment to internal_rexpectediomodid_din ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\TheWindow.vhd" Line 378: Assignment to internal_rlvfpgainsertediomodid_din ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\TheWindow.vhd" Line 379: Assignment to internal_rlvfpgapcbtemp_din ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\TheWindow.vhd" Line 394: Assignment to dramclk200thrubuf ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\TheWindow.vhd" Line 396: Assignment to lvfpgaiomodclipclock0thrubuf ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\TheWindow.vhd" Line 397: Assignment to rioclk40thrubuf ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_Top_Level_FPGA_w8randLED> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 103: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 106: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 109: Using initial value "0" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 112: Using initial value "0" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 115: Using initial value "0" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 118: Using initial value "0" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 121: Using initial value "0" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 124: Using initial value "0" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 127: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 130: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 133: Using initial value "0" for output_11 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 136: Using initial value "0" for output_12 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 139: Using initial value "0" for output_13 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 142: Using initial value "0" for output_14 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 145: Using initial value "0" for output_15 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 148: Using initial value "0" for output_16 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 151: Using initial value "0" for output_17 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 154: Using initial value "0" for output_18 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 157: Using initial value "0" for output_19 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 160: Using initial value "0" for output_20 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 163: Using initial value "0" for output_21 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 166: Using initial value "0" for output_22 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 169: Using initial value "0" for output_23 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 172: Using initial value "0" for output_24 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 175: Using initial value "0" for output_25 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 178: Using initial value "0" for output_26 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 181: Using initial value "0" for output_27 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 184: Using initial value "0" for output_28 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 187: Using initial value "0" for output_29 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 190: Using initial value "0" for output_30 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 193: Using initial value "0" for output_31 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" Line 198: Using initial value "0" for output_32 since it is never assigned

Elaborating entity <NiFpgaAG_00000000_WhileLoop> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000000_WhileLoop.vhd" Line 49: Using initial value "0" for s_constant_74536 since it is never assigned

Elaborating entity <NiFpgaAG_00000001_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <whileloop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000008_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000008_SequenceFrame.vhd" Line 36: Using initial value "1" for s_io_module_bksl_digital_output_enable_18751 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000008_SequenceFrame.vhd" Line 37: Using initial value "00000000" for s_io_module_bksl_sample_clock_select_63735 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000008_SequenceFrame.vhd" Line 38: Using initial value "0" for s_io_module_bksl_force_initialization_63496 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000008_SequenceFrame.vhd" Line 39: Using initial value "0" for s_io_module_bksl_force_initialization_63411 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000008_SequenceFrame.vhd" Line 40: Using initial value "1" for s_io_module_bksl_force_initialization_63318 since it is never assigned

Elaborating entity <NiFpgaAG_00000009_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000002e_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000002e_SequenceFrame.vhd" Line 79: Using initial value "00000000000000000000000000001000" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000002e_SequenceFrame.vhd" Line 80: Using initial value "00000000000000000000000000000001" for s_count_msec_32588 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000002e_SequenceFrame.vhd" Line 83: Using initial value "0000000000000000" for s_constant_61839 since it is never assigned

Elaborating entity <NiFpgaWaitMicroOrMilliSeconds> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSimpleModuloCounter> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaSimpleModuloCounter.vhd" Line 41: cenable should be on the sensitivity list of the process

Elaborating entity <NiFpgaAG_00000030_WhileLoop> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000030_WhileLoop.vhd" Line 40: Using initial value "0000000000000100" for s_y_29449 since it is never assigned

Elaborating entity <NiFpgaShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000031_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpCompare.vhd" Line 92: Using initial value "0" for cdummyfxp since it is never assigned

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000033_CaseStructure_56> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000033_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000033_CaseStructureFrame_0000.vhd" Line 23: Using initial value "0000000000000000" for s_constant_29411 since it is never assigned

Elaborating entity <NiFpgaAG_00000033_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000030_WhileLoop.vhd" Line 205. Case statement is complete. others clause is never selected

Elaborating entity <whileloop_init> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000039_ForLoop> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructure_75> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructureFrame_0004> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructureFrame_0005> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructureFrame_0006> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000003a_CaseStructureFrame_0007> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <forloop> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\forloop.vhd" Line 52: Range is empty (null range)
WARNING:HDLCompiler:220 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\forloop.vhd" Line 199: Assignment ignored

Elaborating entity <NiFpgaAG_0000004f_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000050_WhileLoop> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000050_WhileLoop.vhd" Line 1158: Using initial value "0" for s_local_21935 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000050_WhileLoop.vhd" Line 1159: Using initial value "0" for s_dma_17966 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000050_WhileLoop.vhd" Line 1160: Using initial value "0" for s_clock_domain_17969 since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0.vhd" Line 38: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0.vhd" Line 39: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <XDataNode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000052_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000052_TimedLoopDiagram.vhd" Line 47: Using initial value "0000000000000000" for s_element_1558 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000052_TimedLoopDiagram.vhd" Line 55: Using initial value "1" for s_timed_out_ques_1573 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000052_TimedLoopDiagram.vhd" Line 62: Using initial value "0" for s_constant_1576 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000054_CaseStructure_96> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000054_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0000.vhd" Line 25: Using initial value "0" for s_timed_out_ques_1404 since it is never assigned

Elaborating entity <NiFpgaAG_00000054_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0001.vhd" Line 31: Using initial value "00000000000000000000000000000000" for s_timeout_1473 since it is never assigned

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0001.vhd" Line 63: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000054_CaseStructureFrame_0001.vhd" Line 66: Assignment to eo00000004 ignored, since the identifier is never used

Elaborating entity <NiFpgaBoolOp> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaBoolOpNot> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaSelect.vhd" Line 57: Using initial value '0' for cdummyoverflowloc since it is never assigned

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000059_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000059_CaseStructureFrame_0000.vhd" Line 24: Using initial value "1" for s_timed_out_ques_1280 since it is never assigned

Elaborating entity <NiFpgaAG_00000059_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000059_CaseStructureFrame_0001.vhd" Line 27: Using initial value "00000000000000000000000000000000" for s_timeout_1343 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000059_CaseStructureFrame_0001.vhd" Line 37: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000059_CaseStructureFrame_0001.vhd" Line 40: Assignment to eo00000003 ignored, since the identifier is never used

Elaborating entity <XDataNodeOut> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000052_TimedLoopDiagram.vhd" Line 364. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000052_TimedLoopDiagram.vhd" Line 377. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000052_TimedLoopDiagram.vhd" Line 408. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_101> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopController> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000006a_WhileLoop> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006a_WhileLoop.vhd" Line 1155: Using initial value "0000000000000000" for s_state_in_22464 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006a_WhileLoop.vhd" Line 1156: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for s_element_34762 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006a_WhileLoop.vhd" Line 1157: Using initial value "00000000000000000000000000000000" for s_element_6194 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006a_WhileLoop.vhd" Line 1158: Using initial value "00000000" for s_t_6142 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006a_WhileLoop.vhd" Line 1159: Using initial value "0000000000000000" for s_constant_33410 since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000006d_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006d_TimedLoopDiagram.vhd" Line 215: Using initial value "0" for output_2 since it is never assigned

Elaborating entity <NiFpgaShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000006f_CaseStructure_222> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_0000006f_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd" Line 22: Using initial value "0000000001100100" for s_constant_23915 since it is never assigned

Elaborating entity <NiFpgaAG_0000006f_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd" Line 22: Using initial value "0000000011001000" for s_constant_24544 since it is never assigned

Elaborating entity <NiFpgaAG_0000006f_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd" Line 22: Using initial value "0000000100101100" for s_constant_24734 since it is never assigned

Elaborating entity <NiFpgaAG_0000006f_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd" Line 22: Using initial value "0000000110010000" for s_constant_24940 since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000070_CaseStructure_226> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000070_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0000.vhd" Line 85: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for s_element_35038 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0000.vhd" Line 86: Using initial value "0000000000000001" for s_constant_13965 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0000.vhd" Line 87: Using initial value "0000000000000000" for s_constant_13882 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0000.vhd" Line 88: Using initial value "00000000000000000000000000000000" for s_timeout_20261 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0000.vhd" Line 89: Using initial value "00001001" for s_x_2882 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0000.vhd" Line 90: Using initial value "00000001" for s_t_2889 since it is never assigned

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000071_CaseStructure_125> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0000.vhd" Line 32: Using initial value "0000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0000.vhd" Line 33: Using initial value "1" for s_timed_out_ques_11148 since it is never assigned

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0001.vhd" Line 43: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0001.vhd" Line 46: Assignment to eo0000000a ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0002.vhd" Line 43: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0002.vhd" Line 46: Assignment to eo0000000a ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0003.vhd" Line 43: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0003.vhd" Line 46: Assignment to eo0000000a ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0004> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0004.vhd" Line 43: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0004.vhd" Line 46: Assignment to eo0000000a ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0005> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0005.vhd" Line 43: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0005.vhd" Line 46: Assignment to eo0000000a ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0006> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0006.vhd" Line 43: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0006.vhd" Line 46: Assignment to eo0000000a ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0007> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0007.vhd" Line 43: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0007.vhd" Line 46: Assignment to eo0000000a ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000071_CaseStructureFrame_0008> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0008.vhd" Line 43: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000071_CaseStructureFrame_0008.vhd" Line 46: Assignment to eo0000000a ignored, since the identifier is never used

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000070_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0001.vhd" Line 142: Using initial value "00000000000000000000000000000101" for s_y_20790 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0001.vhd" Line 143: Using initial value "00000000000000000000000000000000" for s_timeout_1665 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0001.vhd" Line 144: Using initial value "0000000000000001" for s_constant_6063 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0001.vhd" Line 145: Using initial value "0000000000000000" for s_constant_6059 since it is never assigned

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Count_Up_vi_colon_Clone1> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone1.vhd" Line 33: Using initial value "00000000000000000000000000000001" for s_f_391 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone1.vhd" Line 34: Using initial value "00000000000000000000000000000001" for s_f_385 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone1.vhd" Line 43: Using initial value "00000000000000000000000000000001" for s_t_400 since it is never assigned

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000008d_CaseStructure_212> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_0000008d_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd" Line 56: Using initial value "0" for s_constant_31603 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd" Line 57: Using initial value "00000000000000000000000000000000" for s_element_6179 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd" Line 58: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for s_element_34447 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd" Line 59: Using initial value "0000000000000000" for s_data_21477 since it is never assigned

Elaborating entity <NiFpgaAG_0000008d_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd" Line 61: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd" Line 62: Using initial value "0000000000000000" for s_pulse_type_19013 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd" Line 63: Using initial value "0" for s_constant_31791 since it is never assigned

Elaborating entity <NiLvDecrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpDecrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpSubtract> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <bitmanip_vi_colon_Clone2> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaNumToBoolArray> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000008e_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008e_SequenceFrame.vhd" Line 23: Using initial value "0" for s_new_element_slash_subarray_794 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008e_SequenceFrame.vhd" Line 24: Using initial value "00000000000000000000000000000001" for s_index_791 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008e_SequenceFrame.vhd" Line 25: Using initial value "1" for s_new_element_slash_subarray_785 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008e_SequenceFrame.vhd" Line 26: Using initial value "00000000000000000000000000000000" for s_index_782 since it is never assigned

Elaborating entity <InsertArrayNode_143> (architecture <vhdl_modgen>) with generics from library <work>.

Elaborating entity <InsertArrayNode_144> (architecture <vhdl_modgen>) with generics from library <work>.

Elaborating entity <NiLvFxpBoolArrayToNum> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000008d_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd" Line 73: Using initial value "0" for s_constant_32053 since it is never assigned

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd" Line 30: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output since it is never assigned

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd" Line 34: Using initial value "00000000000000000000000000000000" for s_timeout_33501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd" Line 41: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd" Line 44: Assignment to eo00000009 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd" Line 34: Using initial value "00000000000000000000000000000000" for s_timeout_33743 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd" Line 41: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd" Line 44: Assignment to eo00000009 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd" Line 34: Using initial value "00000000000000000000000000000000" for s_timeout_34080 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd" Line 41: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd" Line 44: Assignment to eo00000009 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0004> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd" Line 34: Using initial value "00000000000000000000000000000000" for s_timeout_34637 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd" Line 41: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd" Line 44: Assignment to eo00000009 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0005> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd" Line 34: Using initial value "00000000000000000000000000000000" for s_timeout_34875 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd" Line 41: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd" Line 44: Assignment to eo00000009 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0006> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd" Line 34: Using initial value "00000000000000000000000000000000" for s_timeout_35031 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd" Line 41: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd" Line 44: Assignment to eo00000009 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0007> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd" Line 34: Using initial value "00000000000000000000000000000000" for s_timeout_1445 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd" Line 41: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd" Line 44: Assignment to eo00000009 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000009c_CaseStructureFrame_0008> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd" Line 34: Using initial value "00000000000000000000000000000000" for s_timeout_13523 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd" Line 41: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd" Line 44: Assignment to eo00000009 ignored, since the identifier is never used

Elaborating entity <NiFpgaLvSplitNumber> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLvSplitNumber> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000008d_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd" Line 57: Using initial value "0" for s_constant_32183 since it is never assigned

Elaborating entity <NiFpgaAG_0000008d_CaseStructureFrame_0004> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd" Line 57: Using initial value "0" for s_constant_32247 since it is never assigned

Elaborating entity <NiFpgaAG_0000008d_CaseStructureFrame_0005> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd" Line 57: Using initial value "1" for s_constant_31036 since it is never assigned

Elaborating entity <NiFpgaAG_0000008d_CaseStructureFrame_0006> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd" Line 95: Using initial value "00000000000000000000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd" Line 96: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd" Line 97: Using initial value "0" for s_constant_31406 since it is never assigned

Elaborating entity <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone3> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone3.vhd" Line 37: Using initial value "00000000000000000000000000000000" for s_constant_154 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd" Line 40: Using initial value "0000000000000000" for s_constant_37097 since it is never assigned

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaGlobalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000c1_CustomNode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <EnableChainWithErrorStatus> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0004> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0005> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0006> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0007> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0008> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0001.vhd" Line 752: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000070_CaseStructureFrame_0001.vhd" Line 755: Assignment to eo00000060 ignored, since the identifier is never used

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006d_TimedLoopDiagram.vhd" Line 836. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006d_TimedLoopDiagram.vhd" Line 862. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006d_TimedLoopDiagram.vhd" Line 875. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006d_TimedLoopDiagram.vhd" Line 888. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000006d_TimedLoopDiagram.vhd" Line 901. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_2430> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopDomainCrosser> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV_Ack> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <PulseSyncBool> (architecture <behavior>) from library <work>.

Elaborating entity <PulseSyncBase> (architecture <behavior>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimedLoopDomainCrosser.vhd" Line 270. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopController> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000e4_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1066: Using initial value "0000000000000001" for s_address_in_21136 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1067: Using initial value "0000000000000111" for s_total_number_of_pulses_sent_20051 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1068: Using initial value "0000000000000101" for s_total_number_of_pulses_sent_19877 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1069: Using initial value "0000000000000110" for s_total_number_of_pulses_sent_20138 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1070: Using initial value "0000000000000100" for s_total_number_of_pulses_sent_20578 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1071: Using initial value "0000000000000011" for s_total_number_of_pulses_sent_20678 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1072: Using initial value "0000000000000010" for s_total_number_of_pulses_sent_20859 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1073: Using initial value "0000000000000000" for s_total_number_of_pulses_sent_20932 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1074: Using initial value "0" for s_fpga_i_slash_o_in_20364 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1075: Using initial value "0" for s_fpga_i_slash_o_in_20275 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1076: Using initial value "0" for s_fpga_i_slash_o_in_20731 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1077: Using initial value "0" for s_fpga_i_slash_o_in_20471 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1078: Using initial value "0" for s_fpga_i_slash_o_in_20806 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1079: Using initial value "0" for s_fpga_i_slash_o_in_22474 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1080: Using initial value "0" for s_fpga_i_slash_o_in_21073 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1081: Using initial value "0" for s_fpga_i_slash_o_in_21010 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1084: Using initial value "0" for s_fpga_i_slash_o_in_75753 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1087: Using initial value "0" for s_fpga_i_slash_o_in_69149 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1090: Using initial value "0" for s_fpga_i_slash_o_in_57094 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1093: Using initial value "0" for s_fpga_i_slash_o_in_69197 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1096: Using initial value "0" for s_fpga_i_slash_o_in_40066 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1099: Using initial value "0" for s_fpga_i_slash_o_in_53931 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1102: Using initial value "0" for s_fpga_i_slash_o_in_48252 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1105: Using initial value "0" for s_fpga_i_slash_o_in_11181 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1108: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1109: Using initial value "0000000000000000" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1110: Using initial value "0000000000000000" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1111: Using initial value "0000000000000000" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000000e4_TimedLoopDiagram.vhd" Line 1112: Using initial value "0000000000000000" for output_6 since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Timing_just64bitnumbercounting_vi_colon_Clone4> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LED_top_vi_colon_Clone5> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 111: Using initial value "00000000000000000000000000000010" for s_seed_9054 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 112: Using initial value "0000000010000000" for s_amplitude_9058 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 113: Using initial value "00000000000000000000000000000001" for s_seed_2501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 114: Using initial value "0000000010000000" for s_amplitude_2504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 115: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 116: Using initial value "0000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 123: Using initial value "0000000000000111" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 130: Using initial value "0000000000000010" for s_constant_2387 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 131: Using initial value "0000000000000001" for s_constant_2383 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 138: Using initial value "0000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 139: Using initial value "0000000000000000" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 140: Using initial value "0000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 141: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 147: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone5.vhd" Line 198: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_13 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToFixedPoint> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToFixedPoint> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpMultiplierWrap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FxpMultCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LED_top_vi_colon_Instance_colon_1_colon_Clone112> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 37: Using initial value "11110001" for s_uniform_scale_factor_324 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 38: Using initial value "00111100011011101111001101011111" for s_lcg_constant_c_add_312 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 39: Using initial value "110010110011000001101" for s_lcg_constant_a_multiply_306 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 40: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 41: Using initial value "0000000010000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 42: Using initial value "00000000000000000000000000000010" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 43: Using initial value "0" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 65: Using initial value "1000000000000000" for s_uniform_default_value_297 since it is never assigned

Elaborating entity <IsFirstCallPrimitive_2135> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_r_scl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvMultiply> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpMultiply> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiLvFxpMultiply.vhd" Line 140: Assignment to coverflowmult ignored, since the identifier is never used

Elaborating entity <resholder_w_scl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvMultiply> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpMultiply> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvScaleByPower2> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpShiftBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_1_colon_Clone112.vhd" Line 476: Assignment to eo0000001d ignored, since the identifier is never used

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LED_top_vi_colon_Instance_colon_7_colon_Clone111> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 37: Using initial value "11110001" for s_uniform_scale_factor_324 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 38: Using initial value "00111100011011101111001101011111" for s_lcg_constant_c_add_312 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 39: Using initial value "110010110011000001101" for s_lcg_constant_a_multiply_306 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 40: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 41: Using initial value "0000000010000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 42: Using initial value "00000000000000000000000000000001" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 43: Using initial value "0" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 65: Using initial value "1000000000000000" for s_uniform_default_value_297 since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Instance_colon_7_colon_Clone111.vhd" Line 476: Assignment to eo0000001d ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_0000087e_CaseStructure_2251> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_0000087e_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000087e_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000087e_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiLvCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000116_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <enable_controller_SCTL> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000116_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000117_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000117_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000118_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000118_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LED_rand_wait_vi_colon_Clone8> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 56: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 57: Using initial value "0" for s_constant_1260 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 64: Using initial value "0" for s_constant_1272 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 71: Using initial value "00000000000000000000000000000000" for s_constant_1284 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 80: Using initial value "0" for s_constant_1290 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 87: Using initial value "00000000000000000000000000000000" for s_constant_1299 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000119_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_constant_359 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_io_module_bksl_d0_374 since it is never assigned

Elaborating entity <NiFpgaAG_00000883_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000883_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000883_CaseStructureFrame_0001.vhd" Line 26: Using initial value "00000000000000000000000000000000" for s_constant_340 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0000.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0000.vhd" Line 181. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000119_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000888_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000888_CaseStructureFrame_0000.vhd" Line 26: Using initial value "0" for s_constant_448 since it is never assigned

Elaborating entity <NiFpgaAG_00000888_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000888_CaseStructureFrame_0001.vhd" Line 27: Using initial value "1" for s_constant_502 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000888_CaseStructureFrame_0001.vhd" Line 28: Using initial value "00000000000000000000000000000000" for s_constant_514 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0001.vhd" Line 194. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0001.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000119_CaseStructureFrame_0001.vhd" Line 220. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000088e_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <Latch_vi_colon_Clone19> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Latch_vi_colon_Clone19.vhd" Line 26: Using initial value "0" for s_constant_138 since it is never assigned

Elaborating entity <NiFpgaBoolOp> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000089a_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd" Line 28: Using initial value "0" for s_constant_652 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd" Line 29: Using initial value "0" for s_constant_655 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd" Line 30: Using initial value "00000000000000000000000000000000" for s_constant_658 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd" Line 31: Using initial value "0" for s_constant_661 since it is never assigned

Elaborating entity <NiFpgaAG_00000131_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000132_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_constant_858 since it is never assigned

Elaborating entity <NiFpgaAG_0000089c_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd" Line 26: Using initial value "0" for s_constant_789 since it is never assigned

Elaborating entity <NiFpgaAG_0000089c_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd" Line 27: Using initial value "0" for s_constant_832 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd" Line 28: Using initial value "00000000000000000000000000000000" for s_constant_835 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0000.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0000.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0000.vhd" Line 199. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000132_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000008a1_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd" Line 26: Using initial value "0" for s_constant_942 since it is never assigned

Elaborating entity <NiFpgaAG_000008a1_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd" Line 27: Using initial value "1" for s_constant_985 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd" Line 28: Using initial value "00000000000000000000000000000000" for s_constant_994 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000132_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000131_CaseStructureFrame_0001.vhd" Line 138. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000131_CaseStructureFrame_0001.vhd" Line 151. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000131_CaseStructureFrame_0001.vhd" Line 164. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000131_CaseStructureFrame_0001.vhd" Line 177. Case statement is complete. others clause is never selected

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaArbReadOnly> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 866. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 879. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 892. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 905. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 931. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 944. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 957. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone8.vhd" Line 970. Case statement is complete. others clause is never selected

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Acquire_wp_nodt_vi_colon_Clone10> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 93: Using initial value "00000000000000000000000000000000" for s_constant_2967 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 100: Using initial value "0" for s_constant_2949 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 107: Using initial value "0" for s_constant_2944 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 134: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 139: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 140: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_0000016f_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd" Line 23: Using initial value "0" for s_output_2177 since it is never assigned

Elaborating entity <NiFpgaAG_0000016f_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaGlobalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Rising_Edge_Detect_vi_colon_Clone11> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Rising_Edge_Detect_vi_colon_Clone11.vhd" Line 27: Using initial value "0" for s_constant_96 since it is never assigned

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000181_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0000.vhd" Line 26: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0000.vhd" Line 27: Using initial value "0000000000000000" for output_2 since it is never assigned

Elaborating entity <NiFpgaAG_00000181_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0001.vhd" Line 57: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0001.vhd" Line 81: Using initial value "0" for s_constant_2104 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0001.vhd" Line 88: Using initial value "0" for s_constant_2107 since it is never assigned

Elaborating entity <NiFpgaAG_00000182_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000184_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000184_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000001" for s_pulse_type_2016 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone13> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000185_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000185_SequenceFrame.vhd" Line 23: Using initial value "1" for s_new_element_slash_subarray_640 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000185_SequenceFrame.vhd" Line 24: Using initial value "00000000000000000000000000000001" for s_index_637 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000185_SequenceFrame.vhd" Line 25: Using initial value "0" for s_new_element_slash_subarray_631 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000185_SequenceFrame.vhd" Line 26: Using initial value "00000000000000000000000000000000" for s_index_628 since it is never assigned

Elaborating entity <NiFpgaAG_00000184_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000184_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000010" for s_pulse_type_2063 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone14> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000190_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000190_SequenceFrame.vhd" Line 23: Using initial value "1" for s_new_element_slash_subarray_978 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000190_SequenceFrame.vhd" Line 24: Using initial value "00000000000000000000000000000001" for s_index_975 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000190_SequenceFrame.vhd" Line 25: Using initial value "1" for s_new_element_slash_subarray_969 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000190_SequenceFrame.vhd" Line 26: Using initial value "00000000000000000000000000000000" for s_index_966 since it is never assigned

Elaborating entity <NiFpgaAG_0000019b_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000019b_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd" Line 33: Using initial value "0" for s_constant_1883 since it is never assigned

Elaborating entity <Count_Up_vi_colon_Clone16> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone16.vhd" Line 33: Using initial value "00000000000000000000000000000001" for s_f_391 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone16.vhd" Line 34: Using initial value "00000000000000000000000000000001" for s_f_385 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Count_Up_vi_colon_Clone16.vhd" Line 43: Using initial value "00000000000000000000000000000001" for s_t_400 since it is never assigned

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Circular_Buffer_try_without_deadtime_vi_colon_Clone17> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_try_without_deadtime_vi_colon_Clone17.vhd" Line 38: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_try_without_deadtime_vi_colon_Clone17.vhd" Line 39: Using initial value "00000000000000000000000000000000" for output_3 since it is never assigned

Elaborating entity <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18.vhd" Line 31: Using initial value "00000000000000000000000000000000" for s_constant_154 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18.vhd" Line 38: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18.vhd" Line 39: Using initial value "00000000000000000000000000000000" for output_2 since it is never assigned

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000001bc_CustomNode> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0001.vhd" Line 344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0001.vhd" Line 366. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000181_CaseStructureFrame_0001.vhd" Line 379. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_000001d4_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd" Line 23: Using initial value "00000000000000000000000000000000" for output since it is never assigned

Elaborating entity <NiFpgaAG_000001d4_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000001d6_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000001d6_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" Line 43: Using initial value "0000000000000000" for s_y_2842 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" Line 44: Using initial value "00000000000000000000000000000000" for s_timeout_2870 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" Line 45: Using initial value "00000000000000000000000000000000" for s_timeout_2873 since it is never assigned

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvSubtract> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpSubtract> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" Line 348: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" Line 351: Assignment to eo00000018 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" Line 357: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd" Line 360: Assignment to eo0000001a ignored, since the identifier is never used

Elaborating entity <NiLvSubtract> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpSubtract> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 1018. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 1042. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 1055. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone10.vhd" Line 1081. Case statement is complete. others clause is never selected

Elaborating entity <LED_top_vi_colon_Clone20> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 111: Using initial value "00000000000000000000000000000010" for s_seed_9054 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 112: Using initial value "0000000010000000" for s_amplitude_9058 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 113: Using initial value "00000000000000000000000000000001" for s_seed_2501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 114: Using initial value "0000000010000000" for s_amplitude_2504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 115: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 116: Using initial value "0000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 123: Using initial value "0000000000000110" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 130: Using initial value "0000000000000010" for s_constant_2387 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 131: Using initial value "0000000000000001" for s_constant_2383 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 138: Using initial value "0000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 139: Using initial value "0000000000000000" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 140: Using initial value "0000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 141: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 147: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone20.vhd" Line 198: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_13 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000225_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000225_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000226_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000226_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000227_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000227_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LED_rand_wait_vi_colon_Clone23> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 56: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 57: Using initial value "0" for s_constant_1260 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 64: Using initial value "0" for s_constant_1272 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 71: Using initial value "00000000000000000000000000000000" for s_constant_1284 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 80: Using initial value "0" for s_constant_1290 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 87: Using initial value "00000000000000000000000000000000" for s_constant_1299 since it is never assigned

Elaborating entity <NiFpgaAG_00000228_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_constant_359 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_io_module_bksl_d0_374 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0000.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0000.vhd" Line 181. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000228_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0001.vhd" Line 194. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0001.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000228_CaseStructureFrame_0001.vhd" Line 220. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000240_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000241_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_constant_858 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0000.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0000.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0000.vhd" Line 199. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000241_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000241_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000240_CaseStructureFrame_0001.vhd" Line 138. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000240_CaseStructureFrame_0001.vhd" Line 151. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000240_CaseStructureFrame_0001.vhd" Line 164. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000240_CaseStructureFrame_0001.vhd" Line 177. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 866. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 879. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 892. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 905. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 931. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 944. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 957. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone23.vhd" Line 970. Case statement is complete. others clause is never selected

Elaborating entity <Acquire_wp_nodt_vi_colon_Clone25> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 93: Using initial value "00000000000000000000000000000000" for s_constant_2967 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 100: Using initial value "0" for s_constant_2949 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 107: Using initial value "0" for s_constant_2944 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 134: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 139: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 140: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_00000290_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000290_CaseStructureFrame_0001.vhd" Line 57: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000290_CaseStructureFrame_0001.vhd" Line 81: Using initial value "0" for s_constant_2104 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000290_CaseStructureFrame_0001.vhd" Line 88: Using initial value "0" for s_constant_2107 since it is never assigned

Elaborating entity <NiFpgaAG_00000293_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000293_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000001" for s_pulse_type_2016 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone28> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000293_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000293_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000010" for s_pulse_type_2063 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone29> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000290_CaseStructureFrame_0001.vhd" Line 344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000290_CaseStructureFrame_0001.vhd" Line 366. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000290_CaseStructureFrame_0001.vhd" Line 379. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 1018. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 1042. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 1055. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone25.vhd" Line 1081. Case statement is complete. others clause is never selected

Elaborating entity <LED_top_vi_colon_Clone35> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 111: Using initial value "00000000000000000000000000000010" for s_seed_9054 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 112: Using initial value "0000000010000000" for s_amplitude_9058 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 113: Using initial value "00000000000000000000000000000001" for s_seed_2501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 114: Using initial value "0000000010000000" for s_amplitude_2504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 115: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 116: Using initial value "0000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 123: Using initial value "0000000000000101" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 130: Using initial value "0000000000000010" for s_constant_2387 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 131: Using initial value "0000000000000001" for s_constant_2383 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 138: Using initial value "0000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 139: Using initial value "0000000000000000" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 140: Using initial value "0000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 141: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 147: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone35.vhd" Line 198: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_13 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000334_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000334_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000335_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000335_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000336_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000336_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LED_rand_wait_vi_colon_Clone38> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 56: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 57: Using initial value "0" for s_constant_1260 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 64: Using initial value "0" for s_constant_1272 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 71: Using initial value "00000000000000000000000000000000" for s_constant_1284 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 80: Using initial value "0" for s_constant_1290 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 87: Using initial value "00000000000000000000000000000000" for s_constant_1299 since it is never assigned

Elaborating entity <NiFpgaAG_00000337_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_constant_359 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_io_module_bksl_d0_374 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0000.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0000.vhd" Line 181. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000337_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0001.vhd" Line 194. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0001.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000337_CaseStructureFrame_0001.vhd" Line 220. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000034f_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000350_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_constant_858 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0000.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0000.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0000.vhd" Line 199. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000350_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000350_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd" Line 138. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd" Line 151. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd" Line 164. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd" Line 177. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 866. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 879. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 892. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 905. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 931. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 944. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 957. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone38.vhd" Line 970. Case statement is complete. others clause is never selected

Elaborating entity <Acquire_wp_nodt_vi_colon_Clone40> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 93: Using initial value "00000000000000000000000000000000" for s_constant_2967 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 100: Using initial value "0" for s_constant_2949 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 107: Using initial value "0" for s_constant_2944 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 134: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 139: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 140: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_0000039f_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd" Line 57: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd" Line 81: Using initial value "0" for s_constant_2104 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd" Line 88: Using initial value "0" for s_constant_2107 since it is never assigned

Elaborating entity <NiFpgaAG_000003a2_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000001" for s_pulse_type_2016 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone43> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000003a2_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000010" for s_pulse_type_2063 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone44> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd" Line 344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd" Line 366. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd" Line 379. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 1018. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 1042. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 1055. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone40.vhd" Line 1081. Case statement is complete. others clause is never selected

Elaborating entity <LED_top_vi_colon_Clone50> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 111: Using initial value "00000000000000000000000000000010" for s_seed_9054 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 112: Using initial value "0000000010000000" for s_amplitude_9058 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 113: Using initial value "00000000000000000000000000000001" for s_seed_2501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 114: Using initial value "0000000010000000" for s_amplitude_2504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 115: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 116: Using initial value "0000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 123: Using initial value "0000000000000100" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 130: Using initial value "0000000000000010" for s_constant_2387 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 131: Using initial value "0000000000000001" for s_constant_2383 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 138: Using initial value "0000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 139: Using initial value "0000000000000000" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 140: Using initial value "0000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 141: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 147: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone50.vhd" Line 198: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_13 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000443_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000443_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000444_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000444_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000445_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000445_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LED_rand_wait_vi_colon_Clone53> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 56: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 57: Using initial value "0" for s_constant_1260 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 64: Using initial value "0" for s_constant_1272 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 71: Using initial value "00000000000000000000000000000000" for s_constant_1284 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 80: Using initial value "0" for s_constant_1290 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 87: Using initial value "00000000000000000000000000000000" for s_constant_1299 since it is never assigned

Elaborating entity <NiFpgaAG_00000446_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_constant_359 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_io_module_bksl_d0_374 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0000.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0000.vhd" Line 181. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000446_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0001.vhd" Line 194. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0001.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000446_CaseStructureFrame_0001.vhd" Line 220. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000045e_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000045f_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_constant_858 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd" Line 199. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000045f_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd" Line 138. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd" Line 151. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd" Line 164. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd" Line 177. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 866. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 879. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 892. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 905. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 931. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 944. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 957. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone53.vhd" Line 970. Case statement is complete. others clause is never selected

Elaborating entity <Acquire_wp_nodt_vi_colon_Clone55> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 93: Using initial value "00000000000000000000000000000000" for s_constant_2967 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 100: Using initial value "0" for s_constant_2949 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 107: Using initial value "0" for s_constant_2944 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 134: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 139: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 140: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_000004ae_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd" Line 57: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd" Line 81: Using initial value "0" for s_constant_2104 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd" Line 88: Using initial value "0" for s_constant_2107 since it is never assigned

Elaborating entity <NiFpgaAG_000004b1_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000001" for s_pulse_type_2016 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone58> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000004b1_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000010" for s_pulse_type_2063 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone59> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd" Line 344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd" Line 366. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd" Line 379. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 1018. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 1042. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 1055. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone55.vhd" Line 1081. Case statement is complete. others clause is never selected

Elaborating entity <LED_top_vi_colon_Clone65> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 111: Using initial value "00000000000000000000000000000010" for s_seed_9054 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 112: Using initial value "0000000010000000" for s_amplitude_9058 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 113: Using initial value "00000000000000000000000000000001" for s_seed_2501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 114: Using initial value "0000000010000000" for s_amplitude_2504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 115: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 116: Using initial value "0000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 123: Using initial value "0000000000000001" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 130: Using initial value "0000000000000010" for s_constant_2387 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 131: Using initial value "0000000000000001" for s_constant_2383 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 138: Using initial value "0000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 139: Using initial value "0000000000000000" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 140: Using initial value "0000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 141: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 147: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone65.vhd" Line 198: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_13 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000552_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000552_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000553_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000553_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000554_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000554_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LED_rand_wait_vi_colon_Clone68> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 56: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 57: Using initial value "0" for s_constant_1260 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 64: Using initial value "0" for s_constant_1272 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 71: Using initial value "00000000000000000000000000000000" for s_constant_1284 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 80: Using initial value "0" for s_constant_1290 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 87: Using initial value "00000000000000000000000000000000" for s_constant_1299 since it is never assigned

Elaborating entity <NiFpgaAG_00000555_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_constant_359 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_io_module_bksl_d0_374 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0000.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0000.vhd" Line 181. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000555_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0001.vhd" Line 194. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0001.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000555_CaseStructureFrame_0001.vhd" Line 220. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000056d_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000056e_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_constant_858 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd" Line 199. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000056e_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd" Line 138. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd" Line 151. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd" Line 164. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd" Line 177. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 866. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 879. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 892. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 905. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 931. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 944. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 957. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone68.vhd" Line 970. Case statement is complete. others clause is never selected

Elaborating entity <Acquire_wp_nodt_vi_colon_Clone70> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 93: Using initial value "00000000000000000000000000000000" for s_constant_2967 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 100: Using initial value "0" for s_constant_2949 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 107: Using initial value "0" for s_constant_2944 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 134: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 139: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 140: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_000005bd_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd" Line 57: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd" Line 81: Using initial value "0" for s_constant_2104 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd" Line 88: Using initial value "0" for s_constant_2107 since it is never assigned

Elaborating entity <NiFpgaAG_000005c0_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000001" for s_pulse_type_2016 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone73> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000005c0_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000010" for s_pulse_type_2063 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone74> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd" Line 344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd" Line 366. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd" Line 379. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 1018. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 1042. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 1055. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone70.vhd" Line 1081. Case statement is complete. others clause is never selected

Elaborating entity <LED_top_vi_colon_Clone80> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 111: Using initial value "00000000000000000000000000000010" for s_seed_9054 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 112: Using initial value "0000000010000000" for s_amplitude_9058 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 113: Using initial value "00000000000000000000000000000001" for s_seed_2501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 114: Using initial value "0000000010000000" for s_amplitude_2504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 115: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 116: Using initial value "0000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 123: Using initial value "0000000000000011" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 130: Using initial value "0000000000000010" for s_constant_2387 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 131: Using initial value "0000000000000001" for s_constant_2383 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 138: Using initial value "0000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 139: Using initial value "0000000000000000" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 140: Using initial value "0000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 141: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 147: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone80.vhd" Line 198: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_13 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000661_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000661_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000662_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000662_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000663_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000663_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LED_rand_wait_vi_colon_Clone83> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 56: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 57: Using initial value "0" for s_constant_1260 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 64: Using initial value "0" for s_constant_1272 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 71: Using initial value "00000000000000000000000000000000" for s_constant_1284 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 80: Using initial value "0" for s_constant_1290 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 87: Using initial value "00000000000000000000000000000000" for s_constant_1299 since it is never assigned

Elaborating entity <NiFpgaAG_00000664_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_constant_359 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_io_module_bksl_d0_374 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0000.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0000.vhd" Line 181. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000664_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0001.vhd" Line 194. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0001.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000664_CaseStructureFrame_0001.vhd" Line 220. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000067c_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000067d_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_constant_858 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd" Line 199. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000067d_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd" Line 138. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd" Line 151. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd" Line 164. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd" Line 177. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 866. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 879. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 892. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 905. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 931. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 944. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 957. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone83.vhd" Line 970. Case statement is complete. others clause is never selected

Elaborating entity <Acquire_wp_nodt_vi_colon_Clone85> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 93: Using initial value "00000000000000000000000000000000" for s_constant_2967 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 100: Using initial value "0" for s_constant_2949 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 107: Using initial value "0" for s_constant_2944 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 134: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 139: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 140: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_000006cc_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd" Line 57: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd" Line 81: Using initial value "0" for s_constant_2104 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd" Line 88: Using initial value "0" for s_constant_2107 since it is never assigned

Elaborating entity <NiFpgaAG_000006cf_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000001" for s_pulse_type_2016 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone88> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000006cf_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000010" for s_pulse_type_2063 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone89> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd" Line 344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd" Line 366. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd" Line 379. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 1018. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 1042. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 1055. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone85.vhd" Line 1081. Case statement is complete. others clause is never selected

Elaborating entity <LED_top_vi_colon_Clone95> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 111: Using initial value "00000000000000000000000000000010" for s_seed_9054 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 112: Using initial value "0000000010000000" for s_amplitude_9058 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 113: Using initial value "00000000000000000000000000000001" for s_seed_2501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 114: Using initial value "0000000010000000" for s_amplitude_2504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 115: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 116: Using initial value "0000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 123: Using initial value "0000000000000010" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 130: Using initial value "0000000000000010" for s_constant_2387 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 131: Using initial value "0000000000000001" for s_constant_2383 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 138: Using initial value "0000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 139: Using initial value "0000000000000000" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 140: Using initial value "0000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 141: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 147: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone95.vhd" Line 198: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_13 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000770_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000770_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000771_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000771_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000772_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000772_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LED_rand_wait_vi_colon_Clone98> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 56: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 57: Using initial value "0" for s_constant_1260 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 64: Using initial value "0" for s_constant_1272 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 71: Using initial value "00000000000000000000000000000000" for s_constant_1284 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 80: Using initial value "0" for s_constant_1290 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 87: Using initial value "00000000000000000000000000000000" for s_constant_1299 since it is never assigned

Elaborating entity <NiFpgaAG_00000773_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_constant_359 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_io_module_bksl_d0_374 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0000.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0000.vhd" Line 181. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000773_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0001.vhd" Line 194. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0001.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000773_CaseStructureFrame_0001.vhd" Line 220. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000078b_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000078c_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_constant_858 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd" Line 199. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000078c_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd" Line 138. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd" Line 151. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd" Line 164. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd" Line 177. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 866. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 879. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 892. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 905. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 931. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 944. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 957. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone98.vhd" Line 970. Case statement is complete. others clause is never selected

Elaborating entity <Acquire_wp_nodt_vi_colon_Clone100> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 93: Using initial value "00000000000000000000000000000000" for s_constant_2967 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 100: Using initial value "0" for s_constant_2949 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 107: Using initial value "0" for s_constant_2944 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 134: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 139: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 140: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_000007db_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007db_CaseStructureFrame_0001.vhd" Line 57: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007db_CaseStructureFrame_0001.vhd" Line 81: Using initial value "0" for s_constant_2104 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007db_CaseStructureFrame_0001.vhd" Line 88: Using initial value "0" for s_constant_2107 since it is never assigned

Elaborating entity <NiFpgaAG_000007de_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007de_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000001" for s_pulse_type_2016 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone103> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000007de_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007de_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000010" for s_pulse_type_2063 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone104> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007db_CaseStructureFrame_0001.vhd" Line 344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007db_CaseStructureFrame_0001.vhd" Line 366. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000007db_CaseStructureFrame_0001.vhd" Line 379. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 1018. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 1042. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 1055. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone100.vhd" Line 1081. Case statement is complete. others clause is never selected

Elaborating entity <LED_top_vi_colon_Clone110> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 111: Using initial value "00000000000000000000000000000010" for s_seed_9054 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 112: Using initial value "0000000010000000" for s_amplitude_9058 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 113: Using initial value "00000000000000000000000000000001" for s_seed_2501 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 114: Using initial value "0000000010000000" for s_amplitude_2504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 115: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 116: Using initial value "0000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 123: Using initial value "0000000000000000" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 130: Using initial value "0000000000000010" for s_constant_2387 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 131: Using initial value "0000000000000001" for s_constant_2383 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 138: Using initial value "0000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 139: Using initial value "0000000000000000" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 140: Using initial value "0000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 141: Using initial value "0" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 147: Using initial value "0" for output_10 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_top_vi_colon_Clone110.vhd" Line 198: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_13 since it is never assigned

Elaborating entity <LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_0000087f_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000880_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000880_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LookUp_Table_1D_NiFpgaAG_00000881_CustomNode> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.vhd" Line 64: Using initial value false for noinvert since it is never assigned

Elaborating entity <LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomNode> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.vhd" Line 32: <ipram_lut_lookup_table_1d_nifpgaag_00000881_customnode> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.vhd" Line 137: Assignment to addressa_inrange ignored, since the identifier is never used

Elaborating entity <LED_rand_wait_vi_colon_Clone113> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 56: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 57: Using initial value "0" for s_constant_1260 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 64: Using initial value "0" for s_constant_1272 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 71: Using initial value "00000000000000000000000000000000" for s_constant_1284 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 80: Using initial value "0" for s_constant_1290 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 87: Using initial value "00000000000000000000000000000000" for s_constant_1299 since it is never assigned

Elaborating entity <NiFpgaAG_00000882_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for s_constant_359 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_io_module_bksl_d0_374 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0000.vhd" Line 168. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0000.vhd" Line 181. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000882_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0001.vhd" Line 194. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0001.vhd" Line 207. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000882_CaseStructureFrame_0001.vhd" Line 220. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000089a_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000089b_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for s_constant_858 since it is never assigned
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd" Line 173. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd" Line 199. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_0000089b_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd" Line 172. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd" Line 185. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd" Line 198. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd" Line 138. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd" Line 151. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd" Line 164. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd" Line 177. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 866. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 879. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 892. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 905. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 931. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 944. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 957. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\LED_rand_wait_vi_colon_Clone113.vhd" Line 970. Case statement is complete. others clause is never selected

Elaborating entity <Acquire_wp_nodt_vi_colon_Clone115> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 93: Using initial value "00000000000000000000000000000000" for s_constant_2967 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 100: Using initial value "0" for s_constant_2949 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 107: Using initial value "0" for s_constant_2944 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 134: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 139: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 140: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_000008ea_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd" Line 57: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd" Line 81: Using initial value "0" for s_constant_2104 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd" Line 88: Using initial value "0" for s_constant_2107 since it is never assigned

Elaborating entity <NiFpgaAG_000008ed_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000001" for s_pulse_type_2016 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone118> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000008ed_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0000000000000010" for s_pulse_type_2063 since it is never assigned

Elaborating entity <bitmanip_vi_colon_Clone119> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd" Line 344. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd" Line 366. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd" Line 379. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 1018. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 1042. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 1055. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Acquire_wp_nodt_vi_colon_Clone115.vhd" Line 1081. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_2431> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopDomainCrosser> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV_Ack> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\TimedLoopDomainCrosser.vhd" Line 270. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_00000984_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaAG_00000984_SequenceFrame.vhd" Line 24: Using initial value "0" for s_io_module_bksl_digital_output_enable_18894 since it is never assigned

Elaborating entity <NiFpgaAG_00000985_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <InvisibleResholder> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <bushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBool> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ResetSync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBool> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBoolFallingEdge> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopFallingEdge> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ResetSync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" Line 772: Using initial value 0 for rioclk40srcount since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" Line 773: Using initial value false for cregread since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" Line 777: Assignment to ccount ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" Line 778: Assignment to rioclk40wideread ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" Line 779: Assignment to rioclk40widewrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" Line 789: Assignment to rioclk40widedataout ignored, since the identifier is never used

Elaborating entity <NiFpgaRegFrameworkShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncBoolAsyncIn> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncSlAsyncIn> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncAsyncInBase> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" Line 1510: Assignment to miteclkwidewrite ignored, since the identifier is never used

Elaborating entity <NiFpgaRegFrameworkShiftReg> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\bushold.vhd" Line 771: Net <RioClk40Shifter.RioClk40SrDataOut[31]> does not have a driver.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TopEnablePassThru> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoResource> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoClearControl> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoClearControl.vhd" Line 229. Case statement is complete. others clause is never selected

Elaborating entity <DoubleSyncBool> (architecture <behavior>) from library <work>.

Elaborating entity <DoubleSyncBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPortReset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaPulseSyncBaseWrapper> (architecture <rtl>) from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoTypeSelector> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDistributedRamFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDistributedRam> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoResource.vhd" Line 142: Net <iCountEmptyCountLoc[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoResource.vhd" Line 146: Net <oCountFullCountLoc[4]> does not have a driver.

Elaborating entity <NiFpgaFifoResource> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoTypeSelector> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDistributedRamFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDistributedRam> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FPGAwFIFOn16> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaBuiltInFifoResetControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncBoolAsyncIn> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwFIFOn16.vhd" Line 233: <builtinfifocorefpgawfifon16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwFIFOn16.vhd" Line 257: Net <iDisablePushFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwFIFOn16.vhd" Line 271: Net <oDisablePopFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwFIFOn16.vhd" Line 294: Net <oPopFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwFIFOn16.vhd" Line 299: Net <iCountEmptyCountLoc[14]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwFIFOn16.vhd" Line 303: Net <oCountFullCountLoc[14]> does not have a driver.

Elaborating entity <Interface> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 93: Using initial value (('U','U',"UUUUU")) for birqoutarray since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 95: Using initial value ("UU") for birqstatusoutarray since it is never assigned

Elaborating entity <MiteInterface> (architecture <rtl>) from library <work>.

Elaborating entity <MiteInterfaceOutputEnables> (architecture <rtl>) from library <work>.

Elaborating entity <RegisterAccess> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RegisterAccess32> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MiteDmaComponent> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MiteDmaComponentEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoClearControl> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaFifoClearControl.vhd" Line 229. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaFifoPortReset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <MiteDmaInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaMiteReadInterface> (architecture <RTL>) with generics from library <work>.

Elaborating entity <NiFpgaFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SyncFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopUnsigned> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopGray> (architecture <rtl>) with generics from library <work>.

Elaborating entity <GenDataValid> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBoolVec> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSLV> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDualPortRAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDualPortRAM_Inferred> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FifoReadAdapter> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\PkgNiUtilities.vhd" Line 377: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FifoReadAdapter.vhd" Line 87: Range is empty (null range)
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FifoReadAdapter.vhd" Line 195: Net <StallDisableBlk.cStallDisableLoc> does not have a driver.

Elaborating entity <HandshakeBool> (architecture <struct>) from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DmaDisabler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CpuDataRd> (architecture <rtl>) from library <work>.

Elaborating entity <DmaMiteReadRegs> (architecture <RTL>) with generics from library <work>.

Elaborating entity <NiFpgaFifoCountControl> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteDmaComponent.vhd" Line 90: Net <bDataOutFromFifo[15]> does not have a driver.

Elaborating entity <MiteIrq> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\MiteIrq.vhd" Line 337. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 75: Net <DmaClkArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 76: Net <DmaRwEnableInArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 78: Net <DmaRwEnableOutClearArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 79: Net <DmaRwDataInArray[1][15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 81: Net <DmaRwTimeoutArray[1][31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 84: Net <DmaCtEnableInArray[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 86: Net <DmaCtEnableOutClearArray[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 91: Net <IrqClkArray[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\Interface.vhd" Line 96: Net <mIpIrqVec[0]> does not have a driver.

Elaborating entity <FPGAwRegistern18> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\FPGAwRegistern18.vhd" Line 33: Assignment to clkwrenableclr ignored, since the identifier is never used

Elaborating entity <FPGAwMemoryn19> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaMemoryInfer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDualPortRamInfer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ViControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SafeBusCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\SafeBusCrossing.vhd" Line 215. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\ViControl.vhd" Line 562. Case statement is complete. others clause is never selected

Elaborating entity <DiagramReset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SafeBusCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\SafeBusCrossing.vhd" Line 215. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\DiagramReset.vhd" Line 670. Case statement is complete. others clause is never selected

Elaborating entity <ViSignature> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaCtrlIndRegister.vhd" Line 59: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaCtrlIndRegister.vhd" Line 60: Range is empty (null range)

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaCtrlIndRegister.vhd" Line 56: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaCtrlIndRegister.vhd" Line 57: Range is empty (null range)

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInIClk> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaArbRW> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbRW.vhd" Line 256: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbRW.vhd" Line 258: Range is empty (null range)
WARNING:HDLCompiler:220 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaArbRW.vhd" Line 256: Assignment ignored

Elaborating entity <NiFpgaArbRW> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForTopEnablesPortOnResTopEnablePassThru> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaTopEnInSyncForExternalClk> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaTopEnInSyncForExternalClk.vhd" Line 225. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NiFpgaTopEnInSyncForExternalClk.vhd" Line 392. Case statement is complete. others clause is never selected

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResFPGAwRegistern32> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResFPGAwRegistern30> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResFPGAwRegistern28> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResFPGAwRegistern26> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResFPGAwRegistern20> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResFPGAwRegistern24> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResFPGAwRegistern22> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForOutPortPortOnResFPGAwRegistern18> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeWithResetValueSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeWithResetValueBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForMiteIoLikePortOnResInterface> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\CustomArbForMiteIoLikePortOnResInterface.vhd" Line 53: Assignment to interfaceclockregportin ignored, since the identifier is never used

Elaborating entity <NiLvFpgaClipContainer> (architecture <ClipContainer_VHDL>) from library <work>.

Elaborating entity <NI5751FamClk> (architecture <behavioral>) from library <work>.

Elaborating entity <Ni5751Base> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751Base.vhd" Line 66: <ibufds_diff_out> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751Base.vhd" Line 73: <ibufds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751FamClk.vhd" Line 133: <bufg> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\R8t46AG_I60Q837\NI5751FamClk.vhd" Line 138: <ni5751top> remains a black-box since it has no binding entity.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 149. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 174. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 199. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000052_timedloopdiagram.vhd" line 336. All outputs of instance <n_Output_Node_99_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_00000052_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 799. All outputs of instance <n_Output_Node_16056_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_0000006d_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone2>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2795. All outputs of instance <n_Output_Node_96_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_000000e4_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 963. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone5>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 988. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone5>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1013. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone5>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 503. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Instance_colon_1_colon_Clone112>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 528. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Instance_colon_1_colon_Clone112>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 553. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Instance_colon_1_colon_Clone112>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 503. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Instance_colon_7_colon_Clone111>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 528. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Instance_colon_7_colon_Clone111>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 553. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Instance_colon_7_colon_Clone111>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 586. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone8>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 611. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone8>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 661. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone8>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 730. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone10>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 755. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone10>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 780. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone10>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 805. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone10>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 830. All outputs of instance <n_SubVICtlOrInd_5> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone10>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone13>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone14>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 187. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Circular_Buffer_try_without_deadtime_vi_colon_Clone17>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 237. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 262. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 963. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone20>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 988. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone20>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1013. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone20>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 586. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone23>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 611. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone23>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 661. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone23>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 730. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone25>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 755. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone25>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 780. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone25>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 805. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone25>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 830. All outputs of instance <n_SubVICtlOrInd_5> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone25>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone28>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone29>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 963. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone35>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 988. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone35>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1013. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone35>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 586. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone38>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 611. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone38>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 661. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone38>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 730. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone40>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 755. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone40>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 780. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone40>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 805. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone40>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 830. All outputs of instance <n_SubVICtlOrInd_5> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone40>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone43>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone44>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 963. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone50>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 988. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone50>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1013. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone50>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 586. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone53>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 611. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone53>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 661. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone53>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 730. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone55>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 755. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone55>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 780. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone55>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 805. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone55>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 830. All outputs of instance <n_SubVICtlOrInd_5> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone55>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone58>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone59>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 963. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone65>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 988. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone65>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1013. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone65>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 586. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone68>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 611. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone68>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 661. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone68>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 730. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone70>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 755. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone70>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 780. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone70>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 805. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone70>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 830. All outputs of instance <n_SubVICtlOrInd_5> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone70>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone73>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone74>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 963. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone80>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 988. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone80>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1013. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone80>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 586. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone83>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 611. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone83>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 661. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone83>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 730. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone85>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 755. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone85>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 780. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone85>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 805. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone85>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 830. All outputs of instance <n_SubVICtlOrInd_5> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone85>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone88>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone89>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 963. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone95>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 988. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone95>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1013. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone95>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 586. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone98>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 611. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone98>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 661. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone98>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 730. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone100>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 755. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone100>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 780. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone100>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 805. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone100>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 830. All outputs of instance <n_SubVICtlOrInd_5> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone100>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone103>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone104>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 963. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone110>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 988. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone110>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1013. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_top_vi_colon_Clone110>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 586. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone113>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 611. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone113>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 661. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <LED_rand_wait_vi_colon_Clone113>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 730. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone115>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 755. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone115>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 780. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone115>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 805. All outputs of instance <n_SubVICtlOrInd_4> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone115>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 830. All outputs of instance <n_SubVICtlOrInd_5> of block <SubVICtlOrInd> are unconnected in block <Acquire_wp_nodt_vi_colon_Clone115>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone118>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 197. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <bitmanip_vi_colon_Clone119>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Puma15Top>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd".
WARNING:Xst:647 - Input <mIoWord_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mIoHWord_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mIoDevSel_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mIoRomSel_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 311: Output port <DramClk200s90> of the instance <PumaTimingEnginex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 349: Output port <mFixedRegsDataValid> of the instance <PumaFixedLogicx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 349: Output port <aAssertPulse> of the instance <PumaFixedLogicx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 349: Output port <aDeassertPulse_n> of the instance <PumaFixedLogicx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 349: Output port <mLockPllToOsc100> of the instance <PumaFixedLogicx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 459: Output port <mDmaReady> of the instance <Puma15Window> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 459: Output port <TopLevelClkOut> of the instance <Puma15Window> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 459: Output port <tDiagramActive> of the instance <Puma15Window> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 459: Output port <ReliableClkOut> of the instance <Puma15Window> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 459: Output port <aDiagramReset> of the instance <Puma15Window> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 459: Output port <rDerivedClockLostLockError> of the instance <Puma15Window> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/puma15top.vhd" line 459: Output port <aSafeToEnableGatedClks> of the instance <Puma15Window> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <aRsvd<3>> created at line 252
    Found 1-bit tristate buffer for signal <aRsvd<2>> created at line 252
    Found 1-bit tristate buffer for signal <aRsvd<1>> created at line 252
    Found 1-bit tristate buffer for signal <aRsvd<0>> created at line 252
    Found 1-bit tristate buffer for signal <aRsvdCtrl> created at line 253
    Found 1-bit tristate buffer for signal <aSclToTB> created at line 256
    Found 1-bit tristate buffer for signal <aSdaToTB> created at line 257
    Summary:
	inferred   7 Tristate(s).
Unit <Puma15Top> synthesized.

Synthesizing Unit <PumaMiteGlue>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/pumamiteglue.vhd".
WARNING:Xst:647 - Input <mIoAddr<21:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mIoAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mIoDmaAck_n<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mIoCs32_n>.
    Found 1-bit register for signal <mFixedRegSelInt>.
    Found 1-bit tristate buffer for signal <mIoData<31>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<30>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<29>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<28>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<27>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<26>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<25>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<24>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<23>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<22>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<21>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<20>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<19>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<18>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<17>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<16>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<15>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<14>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<13>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<12>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<11>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<10>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<9>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<8>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<7>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<6>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<5>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<4>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<3>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<2>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<1>> created at line 113
    Found 1-bit tristate buffer for signal <mIoData<0>> created at line 113
    Found 1-bit tristate buffer for signal <mIoCs16_n> created at line 128
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred  33 Tristate(s).
Unit <PumaMiteGlue> synthesized.

Synthesizing Unit <PumaTimingEngine>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <DO> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUT3> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUT4> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUT5> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <DRDY> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUTDCM0> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUTDCM1> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUTDCM2> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUTDCM3> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUTDCM4> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKOUTDCM5> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pumatimingengine.vhd" line 373: Output port <CLKFBDCM> of the instance <Gen200Pll> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rPllGo>.
    Found 32-bit register for signal <rPllRstReg>.
    Found 1-bit register for signal <rPllLockedNoRst_ms>.
    Found 1-bit register for signal <rPllLockedNoRst>.
    Found 1-bit register for signal <rBaseClocksValidInt>.
    Found 12-bit register for signal <rLockedFilterCount>.
    Found 1-bit register for signal <rRawPllLocked_ms>.
    Found 1-bit register for signal <rRawPllLocked>.
    Found 1-bit register for signal <rLastPllLocked>.
    Found 1-bit register for signal <rPllLockFallingEdge>.
    Found 1-bit register for signal <rPll200UnlockedStickyInt>.
    Found 1-bit register for signal <rPllGo_ms>.
    Found 12-bit subtractor for signal <GND_48_o_GND_48_o_sub_4_OUT<11:0>> created at line 270.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
Unit <PumaTimingEngine> synthesized.

Synthesizing Unit <TheWindow>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd".
    Set property "syn_keep = true" for signal <aBusReset>.
    Set property "syn_maxfan = 100000000" for signal <aBusReset>.
WARNING:Xst:647 - Input <rExpectedIoModId<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaInsertedIoModId<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaPcbTemp<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PxiClk10Fpga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DramClkDiv100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPxi10Dio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <StarClkpin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaIoModPresent> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaIoModPowerGd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaIoModPowerEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaIoModVeepromEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaIoModIoEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 408: Output port <rDcmPllSourceClksValidOut> of the instance <theVI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_sData8> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_sData9> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_sData10> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_sData11> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_sData12> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_sData13> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_sData14> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_sData15> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_cUserSpiIdle> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_aDI0> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_aDI1> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_aDI2> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_aDI3> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_aDI4> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_aDI5> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_aDI6> of the instance <theCLIPs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/thewindow.vhd" line 504: Output port <IO_Module_aDI7> of the instance <theCLIPs> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mBusReset>.
    Found 1-bit register for signal <mBusReset_ms>.
    Found 1-bit tristate buffer for signal <local_aLvTrig0_driver> created at line 114
    Found 1-bit tristate buffer for signal <local_aLvTrig1_driver> created at line 117
    Found 1-bit tristate buffer for signal <local_aLvTrig2_driver> created at line 120
    Found 1-bit tristate buffer for signal <local_aLvTrig3_driver> created at line 123
    Found 1-bit tristate buffer for signal <local_aLvTrig4_driver> created at line 126
    Found 1-bit tristate buffer for signal <local_aLvTrig5_driver> created at line 129
    Found 1-bit tristate buffer for signal <local_aLvTrig6_driver> created at line 132
    Found 1-bit tristate buffer for signal <local_aLvTrig7_driver> created at line 135
INFO:Xst:2774 - HDL ADVISOR - KEEP, MAX_FANOUT properties attached to signal aBusReset may hinder XST clustering optimizations.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <TheWindow> synthesized.

Synthesizing Unit <NiFpgaAG_Top_Level_FPGA_w8randLED>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 1742: Output port <loopinit> of the instance <n_whileloop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3735: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3735: Output port <oCountFullCount> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3735: Output port <iCountEnableOut> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3735: Output port <oCountEnableOut> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3783: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3783: Output port <oCountFullCount> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3783: Output port <iCountEnableOut> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3783: Output port <oCountEnableOut> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3831: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3831: Output port <oCountFullCount> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3831: Output port <iCountEnableOut> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3831: Output port <oCountEnableOut> of the instance <FPGAwFIFOn2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3879: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3879: Output port <oCountFullCount> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3879: Output port <iCountEnableOut> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3879: Output port <oCountEnableOut> of the instance <FPGAwFIFOn3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3927: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3927: Output port <oCountFullCount> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3927: Output port <iCountEnableOut> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3927: Output port <oCountEnableOut> of the instance <FPGAwFIFOn4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3975: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3975: Output port <oCountFullCount> of the instance <FPGAwFIFOn5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3975: Output port <iCountEnableOut> of the instance <FPGAwFIFOn5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 3975: Output port <oCountEnableOut> of the instance <FPGAwFIFOn5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4023: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4023: Output port <oCountFullCount> of the instance <FPGAwFIFOn6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4023: Output port <iCountEnableOut> of the instance <FPGAwFIFOn6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4023: Output port <oCountEnableOut> of the instance <FPGAwFIFOn6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4071: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4071: Output port <oCountFullCount> of the instance <FPGAwFIFOn7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4071: Output port <iCountEnableOut> of the instance <FPGAwFIFOn7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4071: Output port <oCountEnableOut> of the instance <FPGAwFIFOn7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4119: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4119: Output port <oCountFullCount> of the instance <FPGAwFIFOn8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4119: Output port <iCountEnableOut> of the instance <FPGAwFIFOn8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4119: Output port <oCountEnableOut> of the instance <FPGAwFIFOn8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4167: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4167: Output port <oCountFullCount> of the instance <FPGAwFIFOn9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4167: Output port <iCountEnableOut> of the instance <FPGAwFIFOn9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4167: Output port <oCountEnableOut> of the instance <FPGAwFIFOn9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4215: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4215: Output port <oCountFullCount> of the instance <FPGAwFIFOn10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4215: Output port <iCountEnableOut> of the instance <FPGAwFIFOn10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4215: Output port <oCountEnableOut> of the instance <FPGAwFIFOn10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4263: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4263: Output port <oCountFullCount> of the instance <FPGAwFIFOn11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4263: Output port <iCountEnableOut> of the instance <FPGAwFIFOn11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4263: Output port <oCountEnableOut> of the instance <FPGAwFIFOn11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4311: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4311: Output port <oCountFullCount> of the instance <FPGAwFIFOn12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4311: Output port <iCountEnableOut> of the instance <FPGAwFIFOn12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4311: Output port <oCountEnableOut> of the instance <FPGAwFIFOn12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4359: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4359: Output port <oCountFullCount> of the instance <FPGAwFIFOn13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4359: Output port <iCountEnableOut> of the instance <FPGAwFIFOn13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4359: Output port <oCountEnableOut> of the instance <FPGAwFIFOn13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4407: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4407: Output port <oCountFullCount> of the instance <FPGAwFIFOn14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4407: Output port <iCountEnableOut> of the instance <FPGAwFIFOn14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4407: Output port <oCountEnableOut> of the instance <FPGAwFIFOn14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4455: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4455: Output port <oCountFullCount> of the instance <FPGAwFIFOn15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4455: Output port <iCountEnableOut> of the instance <FPGAwFIFOn15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4455: Output port <oCountEnableOut> of the instance <FPGAwFIFOn15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4503: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4503: Output port <oCountFullCount> of the instance <FPGAwFIFOn16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4503: Output port <oReturnTopEnIn> of the instance <FPGAwFIFOn16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4503: Output port <cClearEnableOut> of the instance <FPGAwFIFOn16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4503: Output port <iCountEnableOut> of the instance <FPGAwFIFOn16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 4503: Output port <oCountEnableOut> of the instance <FPGAwFIFOn16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5190: Output port <rDataValueOut> of the instance <Trigger_0_ctl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5223: Output port <rDataValueOut> of the instance <Record_Size_only_data_ctl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5256: Output port <rDataValueOut> of the instance <Trigger_1_ctl_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5289: Output port <rDataValueOut> of the instance <Trigger_3_ctl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5322: Output port <rDataValueOut> of the instance <Trigger_2_ctl_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5355: Output port <rDataValueOut> of the instance <Trigger_7_ctl_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5388: Output port <rDataValueOut> of the instance <Trigger_6_ctl_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5421: Output port <rDataValueOut> of the instance <Trigger_5_ctl_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5454: Output port <rDataValueOut> of the instance <Trigger_4_ctl_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5487: Output port <rDataValueOut> of the instance <Init_Done_ind_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5520: Output port <rDataValueOut> of the instance <IO_Module_bksl_ADC_Error_A_ind_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5553: Output port <rDataValueOut> of the instance <IO_Module_bksl_ADC_Error_B_ind_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5586: Output port <rDataValueOut> of the instance <Zhash_of_pretrigger_ctl_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5619: Output port <rDataValueOut> of the instance <circular_buffer_length_ctl_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5652: Output port <rDataValueOut> of the instance <Testpulse_Time_Delay_20_ns_ticks_ctl_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5685: Output port <rDataValueOut> of the instance <Testpulser_On_slash_Off_ctl_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5718: Output port <rDataValueOut> of the instance <DMA_FIFO_Timed_Out_ques_ind_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5751: Output port <rDataValueOut> of the instance <Stop_FPGA_and_exit_ctl_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5784: Output port <rDataValueOut> of the instance <Timestamp_ind_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5817: Output port <rDataValueOut> of the instance <channel_0_on_slash_off_ctl_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5850: Output port <rDataValueOut> of the instance <channel_2_on_slash_off_ctl_21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5883: Output port <rDataValueOut> of the instance <channel_1_on_slash_off_ctl_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5916: Output port <rDataValueOut> of the instance <channel_3_on_slash_off_ctl_23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5949: Output port <rDataValueOut> of the instance <channel_4_on_slash_off_ctl_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 5982: Output port <rDataValueOut> of the instance <channel_5_on_slash_off_ctl_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 6015: Output port <rDataValueOut> of the instance <channel_6_on_slash_off_ctl_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 6048: Output port <rDataValueOut> of the instance <channel_7_on_slash_off_ctl_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 6081: Output port <rDataValueOut> of the instance <initial_value_ctl_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 6114: Output port <rDataValueOut> of the instance <Testpulse_duration_20_ns_ticks_ctl_29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 6147: Output port <rDataValueOut> of the instance <Location_ctl_30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_top_level_fpga_w8randled.vhd" line 6180: Output port <rDataValueOut> of the instance <IO_Module_bksl_Pll_Unlocked_ind_12> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_Top_Level_FPGA_w8randLED> synthesized.

Synthesizing Unit <NiFpgaAG_00000000_WhileLoop>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000000_whileloop.vhd".
WARNING:Xst:647 - Input <iteration<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000000_WhileLoop> synthesized.

Synthesizing Unit <NiFpgaAG_00000001_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000001_sequenceframe.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000001_sequenceframe.vhd" line 47: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_63530_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000001_sequenceframe.vhd" line 66: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_63530_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000001_sequenceframe.vhd" line 85: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_63530_Diagram_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000001_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadiread.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <cPrevEnableIn>.
    Found 1-bit register for signal <cSyncRegister>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <NiFpgaDiRead_1> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderwrite.vhd".
    Found 1-bit register for signal <cEnableOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaLocalResHolderWrite_1> synthesized.

Synthesizing Unit <whileloop>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/whileloop.vhd".
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <lp_iteration>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_st                                        |
    | Power Up State     | idle_st                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <lp_iteration[31]_GND_243_o_add_16_OUT> created at line 201.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <whileloop> synthesized.

Synthesizing Unit <NiFpgaAG_00000008_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000008_sequenceframe.vhd".
    Summary:
	no macro.
Unit <NiFpgaAG_00000008_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000009_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 58: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 58: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 76: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 76: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 94: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 94: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 112: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 112: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 130: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000009_sequenceframe.vhd" line 130: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_63250_Diagram_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000009_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDoWrite_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadowrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaDoWrite_1> synthesized.

Synthesizing Unit <NiFpgaDoWrite_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadowrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaDoWrite_2> synthesized.

Synthesizing Unit <NiFpgaAG_0000002e_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000002e_sequenceframe.vhd".
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000002e_sequenceframe.vhd" line 106: Output port <cCountOutput> of the instance <n_SubVI_Wait_32539_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000002e_sequenceframe.vhd" line 226: Output port <loopinit> of the instance <n_forloop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000002e_sequenceframe.vhd" line 226: Output port <zeroLoopIterations> of the instance <n_forloop> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_0000002e_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaWaitMicroOrMilliSeconds>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgawaitmicroormilliseconds.vhd".
    Found 1-bit register for signal <cEnableOutLoc>.
    Found 1-bit register for signal <cPreviousEnableIn>.
    Found 32-bit register for signal <cCountOutput>.
    Found 16-bit register for signal <cTimerCountToWait>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <NiFpgaWaitMicroOrMilliSeconds> synthesized.

Synthesizing Unit <NiFpgaSimpleModuloCounter>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgasimplemodulocounter.vhd".
    Found 32-bit register for signal <cModuloCounterCount>.
    Found 16-bit register for signal <cMainCounterCount>.
    Found 32-bit adder for signal <cModuloCounterCount[31]_GND_430_o_add_1_OUT> created at line 1241.
    Found 16-bit adder for signal <cMainCounterCount[15]_GND_430_o_add_2_OUT> created at line 1241.
    Found 16-bit comparator equal for signal <cMainCounterCount[15]_cModulo[15]_equal_1_o> created at line 46
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <NiFpgaSimpleModuloCounter> synthesized.

Synthesizing Unit <NiFpgaAG_00000030_WhileLoop>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000030_whileloop.vhd".
WARNING:Xst:647 - Input <iteration<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000030_whileloop.vhd" line 67: Output port <shift_out> of the instance <n_ishiftreg> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000030_WhileLoop> synthesized.

Synthesizing Unit <NiFpgaShiftReg_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgashiftreg.vhd".
    Found 1-bit register for signal <prevDoShift>.
    Found 16-bit register for signal <nextdata>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaShiftReg_1> synthesized.

Synthesizing Unit <NiFpgaAG_00000031_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000031_sequenceframe.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000031_sequenceframe.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_29342_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000031_SequenceFrame> synthesized.

Synthesizing Unit <NiLvCompare_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_1> synthesized.

Synthesizing Unit <NiLvFxpCompare_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 18-bit subtractor for signal <n0012> created at line 1519.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandlerslv.vhd".
    Found 1-bit register for signal <cOut>.
    Found 1-bit register for signal <cOverflow>.
    Found 1-bit register for signal <cEnableOut>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <NiLvFxpEnableHandlerSlv_1> synthesized.

Synthesizing Unit <NiFpgaAG_00000033_CaseStructure_56>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000033_casestructure_56.vhd".
    Found 2-bit register for signal <subdiag_en>.
    Found 1-bit register for signal <binenc_muxselect>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000033_CaseStructure_56> synthesized.

Synthesizing Unit <NiFpgaAG_00000033_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000033_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000033_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000033_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000033_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_00000033_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiLvIncrement_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvincrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_1> synthesized.

Synthesizing Unit <NiLvFxpIncrement_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpincrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_1> synthesized.

Synthesizing Unit <NiLvFxpAdd_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0013> created at line 1548.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_2> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandlerslv.vhd".
    Found 1-bit register for signal <cOverflow>.
    Found 1-bit register for signal <cEnableOut>.
    Found 16-bit register for signal <cOut>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <NiLvFxpEnableHandlerSlv_2> synthesized.

Synthesizing Unit <whileloop_init>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/whileloop_init.vhd".
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <lp_iteration>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_st                                        |
    | Power Up State     | idle_st                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <lp_iteration[31]_GND_554_o_add_16_OUT> created at line 208.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <whileloop_init> synthesized.

Synthesizing Unit <NiFpgaAG_00000039_ForLoop>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000039_forloop.vhd".
WARNING:Xst:647 - Input <max<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000039_forloop.vhd" line 129: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_0000003a_CaseStructure> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000039_ForLoop> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructure_75>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructure_75.vhd".
    Found 3-bit register for signal <binenc_muxselect>.
    Found 8-bit register for signal <subdiag_en>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000003a_CaseStructure_75> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003a_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003a_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructureFrame_0002>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructureframe_0002.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003a_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructureFrame_0003>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructureframe_0003.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003a_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructureFrame_0004>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructureframe_0004.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003a_CaseStructureFrame_0004> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructureFrame_0005>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructureframe_0005.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003a_CaseStructureFrame_0005> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructureFrame_0006>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructureframe_0006.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003a_CaseStructureFrame_0006> synthesized.

Synthesizing Unit <NiFpgaAG_0000003a_CaseStructureFrame_0007>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000003a_casestructureframe_0007.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RioClk40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000003a_CaseStructureFrame_0007> synthesized.

Synthesizing Unit <forloop>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/forloop.vhd".
    Found 32-bit register for signal <iter>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_st                                        |
    | Power Up State     | idle_st                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <iter_p1> created at line 220.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <forloop> synthesized.

Synthesizing Unit <NiFpgaAG_0000004f_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000004f_sequenceframe.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000004f_sequenceframe.vhd" line 2310: Output port <loopinit> of the instance <n_whileloop> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000004f_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000050_WhileLoop>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000050_whileloop.vhd".
WARNING:Xst:647 - Input <iteration<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000050_whileloop.vhd" line 2367: Output port <loopinit> of the instance <n_whileloop> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000050_WhileLoop> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderread.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clockDataOutInternal>.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_1> synthesized.

Synthesizing Unit <DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 108: Output port <iClkTimeOut> of the instance <n_Timed_Loop_Send_Data_To_Host_43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 108: Output port <iClkLoopinit> of the instance <n_Timed_Loop_Send_Data_To_Host_43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 136: Output port <cErrorOut> of the instance <n_Output_Node_2282_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 149: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 149: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 149: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 174: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 174: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 174: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 199: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 199: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 199: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 224: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/dma_transfer_process_w_circ_buff_overflow_vi_colon_clone0.vhd" line 224: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_colon_Clone0> synthesized.

Synthesizing Unit <XDataNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/xdatanode.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <XDataNode> synthesized.

Synthesizing Unit <NiFpgaAG_00000052_TimedLoopDiagram>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000052_timedloopdiagram.vhd".
WARNING:Xst:647 - Input <iteration<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000052_timedloopdiagram.vhd" line 140: Output port <cEnableOut> of the instance <n_Input_Node_548_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000052_timedloopdiagram.vhd" line 255: Output port <cEnableOut> of the instance <n_Select_1495> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000052_timedloopdiagram.vhd" line 275: Output port <cEnableOut> of the instance <n_Select_1527> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000052_timedloopdiagram.vhd" line 336: Output port <cErrorOut> of the instance <n_Output_Node_99_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000052_timedloopdiagram.vhd" line 336: Output port <cEnableOut> of the instance <n_Output_Node_99_Diagram> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000052_TimedLoopDiagram> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_1> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_1> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 1-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_1> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_2> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_2> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_2> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_3> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_3> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 1-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000054_CaseStructure_96>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000054_casestructure_96.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000054_CaseStructure_96> synthesized.

Synthesizing Unit <NiFpgaAG_00000054_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000054_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000054_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000054_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000054_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_2466<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000054_casestructureframe_0001.vhd" line 45: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000054_casestructureframe_0001.vhd" line 72: Output port <cEnableOut> of the instance <n_Or_3276> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000054_casestructureframe_0001.vhd" line 103: Output port <cEnableOut> of the instance <n_Not_1456> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000054_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <resholder_r_opt_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_1> synthesized.

Synthesizing Unit <NiFpgaBoolOp_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaboolop.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaboolop.vhd" line 233: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOp_1> synthesized.

Synthesizing Unit <NiLvToInteger_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_1> synthesized.

Synthesizing Unit <NiLvFxpCoerce_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_3> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandlerslv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_3> synthesized.

Synthesizing Unit <NiFpgaBoolOpNot>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaboolopnot.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaboolopnot.vhd" line 143: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOpNot> synthesized.

Synthesizing Unit <NiFpgaSelect_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaselect.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaselect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandlerslv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_4> synthesized.

Synthesizing Unit <NiFpgaSelect_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaselect.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaselect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_2> synthesized.

Synthesizing Unit <NiFpgaAG_00000059_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000059_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_ques_t_colon_f<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000059_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000059_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000059_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_186<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000059_casestructureframe_0001.vhd" line 45: Output port <cEnableOut> of the instance <n_Not_1332> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000059_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <XDataNodeOut>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/xdatanodeout.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <XDataNodeOut> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_101>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_timedloopcontrollercontainer_101.vhd".
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_timedloopcontrollercontainer_101.vhd" line 63: Output port <iEnableOut> of the instance <TimeLoopControllerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_101> synthesized.

Synthesizing Unit <TimedLoopController_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/timedloopcontroller.vhd".
    Found 1-bit register for signal <iLEnableOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <TimedLoopController_1> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_1> synthesized.

Synthesizing Unit <NiFpgaAG_0000006a_WhileLoop>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006a_whileloop.vhd".
WARNING:Xst:647 - Input <iteration<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006a_whileloop.vhd" line 1496: Output port <oClkTimeOut> of the instance <n_Timed_Loop_Serialize_Commands_15907> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006a_whileloop.vhd" line 1597: Output port <cErrorOut> of the instance <n_Output_Node_16006_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006a_whileloop.vhd" line 2633: Output port <oClkTimeOut> of the instance <n_Timed_Loop_43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006a_whileloop.vhd" line 2633: Output port <iClkLoopinit> of the instance <n_Timed_Loop_43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006a_whileloop.vhd" line 2734: Output port <cErrorOut> of the instance <n_Output_Node_78_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006a_WhileLoop> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderread.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Found 32-bit register for signal <clockDataOutInternal>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_2> synthesized.

Synthesizing Unit <NiFpgaAG_0000006d_TimedLoopDiagram>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd".
WARNING:Xst:647 - Input <iteration<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000011<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000011<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 332: Output port <shift_out> of the instance <n_ishiftreg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 332: Output port <enable_out> of the instance <n_ishiftreg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 352: Output port <shift_out> of the instance <n_ishiftreg_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 352: Output port <enable_out> of the instance <n_ishiftreg_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 372: Output port <shift_out> of the instance <n_ishiftreg_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 372: Output port <enable_out> of the instance <n_ishiftreg_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 392: Output port <shift_out> of the instance <n_ishiftreg_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 392: Output port <enable_out> of the instance <n_ishiftreg_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 438: Output port <cEnableOut> of the instance <n_Input_Node_16076_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 451: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 522: Output port <cEnableOut> of the instance <n_Control_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 539: Output port <cEnableOut> of the instance <n_Control_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 556: Output port <cEnableOut> of the instance <n_Not_Equal_ques_22456> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 799: Output port <cErrorOut> of the instance <n_Output_Node_16056_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006d_timedloopdiagram.vhd" line 799: Output port <cEnableOut> of the instance <n_Output_Node_16056_Diagram> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000012> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000014> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 4-to-1 multiplexer for signal <s_20271> created at line 831.
    Summary:
	inferred   5 Multiplexer(s).
Unit <NiFpgaAG_0000006d_TimedLoopDiagram> synthesized.

Synthesizing Unit <NiFpgaShiftReg_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgashiftreg.vhd".
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <nextdata>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaShiftReg_2> synthesized.

Synthesizing Unit <NiFpgaShiftReg_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgashiftreg.vhd".
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <nextdata>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaShiftReg_3> synthesized.

Synthesizing Unit <NiFpgaShiftReg_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgashiftreg.vhd".
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <nextdata>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaShiftReg_4> synthesized.

Synthesizing Unit <NiFpgaShiftReg_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgashiftreg.vhd".
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <nextdata>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaShiftReg_5> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_4> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_4> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_4> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderread.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_3> synthesized.

Synthesizing Unit <NiFpgaAG_0000006f_CaseStructure_222>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006f_casestructure_222.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000006f_CaseStructure_222> synthesized.

Synthesizing Unit <NiFpgaAG_0000006f_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006f_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006f_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000006f_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006f_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006f_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000006f_CaseStructureFrame_0002>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006f_casestructureframe_0002.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006f_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_0000006f_CaseStructureFrame_0003>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000006f_casestructureframe_0003.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000006f_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderread.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_4> synthesized.

Synthesizing Unit <NiLvCompare_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_2> synthesized.

Synthesizing Unit <NiLvFxpCompare_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 16-bit comparator not equal for signal <GenInOneUnsigned.cInOneFxpUns[15]_GenInOneUnsigned.GenInTwoUnsigned.cInTwoFxpUns[15]_equal_5_o> created at line 1429
    Summary:
	inferred   1 Comparator(s).
Unit <NiLvFxpCompare_2> synthesized.

Synthesizing Unit <NiFpgaAG_00000070_CaseStructure_226>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructure_226.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000070_CaseStructure_226> synthesized.

Synthesizing Unit <NiFpgaAG_00000070_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_excl_equal_y_ques<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_17<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_18<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_19<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_20<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_21<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_22<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_23<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_24<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_25<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_26<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_27<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_28<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_29<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_30<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_31<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_32<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_33<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_34<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_35<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_36<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_37<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000011<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000011<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000013<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000013<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0000.vhd" line 172: Output port <cEnableOut> of the instance <n_Increment_2677> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0000.vhd" line 205: Output port <cEnableOut> of the instance <n_Less_ques_37623> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0000.vhd" line 236: Output port <cEnableOut> of the instance <n_Select_2692> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0000.vhd" line 474: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1917> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0000.vhd" line 503: Output port <cEnableOut> of the instance <n_Select_2757> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000012> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000014> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit 9-to-1 multiplexer for signal <s_1225> created at line 545.
    Found 16-bit 9-to-1 multiplexer for signal <s_67> created at line 565.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000070_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiLvIncrement_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvincrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_2> synthesized.

Synthesizing Unit <NiLvFxpIncrement_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpincrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_2> synthesized.

Synthesizing Unit <NiLvFxpAdd_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 9-bit adder for signal <n0013> created at line 1548.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_2> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_4> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandlerslv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_5> synthesized.

Synthesizing Unit <NiLvCompare_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_3> synthesized.

Synthesizing Unit <NiLvFxpCompare_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 10-bit subtractor for signal <n0012> created at line 1519.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_3> synthesized.

Synthesizing Unit <NiFpgaSelect_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaselect.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaselect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructure_125>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructure_125.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000071_CaseStructure_125> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0002>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0002.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0003>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0003.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0004>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0004.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0004> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0005>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0005.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0005> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0006>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0006.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0006> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0007>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0007.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0007> synthesized.

Synthesizing Unit <NiFpgaAG_00000071_CaseStructureFrame_0008>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000071_casestructureframe_0008.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000071_CaseStructureFrame_0008> synthesized.

Synthesizing Unit <NiLvToInteger_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_2> synthesized.

Synthesizing Unit <NiLvFxpCoerce_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_2> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_5> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandlerslv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_6> synthesized.

Synthesizing Unit <NiFpgaAG_00000070_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000045<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0001.vhd" line 305: Output port <cEnableOut> of the instance <n_Add_18428> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0001.vhd" line 346: Output port <enable_out> of the instance <n_SubVI_Count_Up_vi_32584> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0001.vhd" line 760: Output port <cEnableOut> of the instance <n_Indicator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000070_casestructureframe_0001.vhd" line 778: Output port <cEnableOut> of the instance <n_Select_5991> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 7-to-1 multiplexer for signal <s_6267> created at line 819.
    Found 64-bit 7-to-1 multiplexer for signal <s_31605> created at line 837.
    Found 32-bit 7-to-1 multiplexer for signal <s_5996> created at line 855.
    Found 1-bit 7-to-1 multiplexer for signal <s_30974_2> created at line 873.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000070_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiLvAdd_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvadd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd_1> synthesized.

Synthesizing Unit <NiLvFxpAdd_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 33-bit adder for signal <n0014> created at line 1548.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_3> synthesized.

Synthesizing Unit <Count_Up_vi_colon_Clone1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 78: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 124: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 141: Output port <cEnableOut> of the instance <n_Select_351> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 161: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 178: Output port <cEnableOut> of the instance <n_Increment_272> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 211: Output port <cEnableOut> of the instance <n_Equal_ques_340> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 242: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 259: Output port <cEnableOut> of the instance <n_Select_298> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 279: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 279: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 303: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 303: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 327: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone1.vhd" line 352: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Count_Up_vi_colon_Clone1> synthesized.

Synthesizing Unit <resholder_r_opt_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_2> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_5> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_5> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 32-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_5> synthesized.

Synthesizing Unit <NiFpgaSelect_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaselect.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaselect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_4> synthesized.

Synthesizing Unit <resholder_w_opt_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_1> synthesized.

Synthesizing Unit <NiLvIncrement_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvincrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_3> synthesized.

Synthesizing Unit <NiLvFxpIncrement_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpincrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_3> synthesized.

Synthesizing Unit <NiLvFxpAdd_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 33-bit adder for signal <n0013> created at line 1548.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_4> synthesized.

Synthesizing Unit <NiLvCompare_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_4> synthesized.

Synthesizing Unit <NiLvFxpCompare_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 32-bit comparator equal for signal <cOutLoc> created at line 1429
    Summary:
	inferred   1 Comparator(s).
Unit <NiLvFxpCompare_4> synthesized.

Synthesizing Unit <resholder_w_opt_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_2> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_2> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_3> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_4> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_5> synthesized.

Synthesizing Unit <NiFpgaAG_0000008d_CaseStructure_212>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructure_212.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 34-bit subtractor for signal <n0030> created at line 1519.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000008d_CaseStructure_212> synthesized.

Synthesizing Unit <NiFpgaAG_0000008d_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_17<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_18<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_19<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_20<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_21<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_22<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_23<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_24<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_25<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_26<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_27<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_28<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_29<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_30<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000008d_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000008d_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_17<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_18<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_19<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_20<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_21<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_22<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_23<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_24<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_25<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_26<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_27<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0001.vhd" line 78: Output port <cEnableOut> of the instance <n_Decrement_18358> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0001.vhd" line 111: Output port <cEnableOut> of the instance <n_To_Word_Integer_40046> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0001.vhd" line 140: Output port <cEnableOut> of the instance <n_Add_39706> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0001.vhd" line 181: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_18740> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_0000008d_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiLvDecrement>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvdecrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvDecrement> synthesized.

Synthesizing Unit <NiLvFxpDecrement>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpdecrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpDecrement> synthesized.

Synthesizing Unit <NiLvFxpSubtract_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpsubtract.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpsubtract.vhd" line 145: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 10-bit subtractor for signal <n0016> created at line 2010.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpSubtract_1> synthesized.

Synthesizing Unit <NiLvToInteger_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_3> synthesized.

Synthesizing Unit <NiLvFxpCoerce_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_3> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_6> synthesized.

Synthesizing Unit <NiLvAdd_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvadd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd_2> synthesized.

Synthesizing Unit <NiLvFxpAdd_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0020> created at line 1548.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_5> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_0000008e_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone2.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone2> synthesized.

Synthesizing Unit <resholder_r_opt_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_3> synthesized.

Synthesizing Unit <NiFpgaNumToBoolArray>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpganumtoboolarray.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaNumToBoolArray> synthesized.

Synthesizing Unit <NiFpgaAG_0000008e_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008e_sequenceframe.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008e_sequenceframe.vhd" line 35: Output port <enable_out> of the instance <n_Insert_Into_Array_695> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008e_sequenceframe.vhd" line 58: Output port <enable_out> of the instance <n_Insert_Into_Array_741> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000008e_SequenceFrame> synthesized.

Synthesizing Unit <InsertArrayNode_143>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/insertarraynode_143.vhd".
WARNING:Xst:647 - Input <idx<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <InsertArrayNode_143> synthesized.

Synthesizing Unit <InsertArrayNode_144>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/insertarraynode_144.vhd".
WARNING:Xst:647 - Input <idx<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <InsertArrayNode_144> synthesized.

Synthesizing Unit <NiLvFxpBoolArrayToNum>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpboolarraytonum.vhd".
    Summary:
	no macro.
Unit <NiLvFxpBoolArrayToNum> synthesized.

Synthesizing Unit <NiLvFxpCoerce_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_4> synthesized.

Synthesizing Unit <NiLvToInteger_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_4> synthesized.

Synthesizing Unit <NiLvFxpCoerce_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_5> synthesized.

Synthesizing Unit <resholder_w_opt_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_3> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_6> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_7> synthesized.

Synthesizing Unit <NiFpgaAG_0000008d_CaseStructureFrame_0002>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0002.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_17<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_18<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_19<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_20<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_21<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_22<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_23<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_24<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_25<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_26<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_27<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_28<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0002.vhd" line 337: Output port <cOutTwo> of the instance <n_Split_Number_17621> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0002.vhd" line 337: Output port <cEnableOut> of the instance <n_Split_Number_17621> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0002.vhd" line 354: Output port <cOutTwo> of the instance <n_Split_Number_18388> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0002.vhd" line 354: Output port <cEnableOut> of the instance <n_Split_Number_18388> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0002.vhd" line 371: Output port <cEnableOut> of the instance <n_To_Word_Integer_18932> is unconnected or connected to loadless signal.
    Found 64-bit 9-to-1 multiplexer for signal <s_51337> created at line 419.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000008d_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0002>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0002.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0003>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0003.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0004>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0004.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0004> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0005>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0005.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0005> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0006>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0006.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0006> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0007>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0007.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0007> synthesized.

Synthesizing Unit <NiFpgaAG_0000009c_CaseStructureFrame_0008>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000009c_casestructureframe_0008.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LvFpgaIoModClipClock0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000009c_CaseStructureFrame_0008> synthesized.

Synthesizing Unit <NiFpgaLvSplitNumber_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalvsplitnumber.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLvSplitNumber_1> synthesized.

Synthesizing Unit <NiFpgaLvSplitNumber_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalvsplitnumber.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLvSplitNumber_2> synthesized.

Synthesizing Unit <NiLvToInteger_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_5> synthesized.

Synthesizing Unit <NiLvFxpCoerce_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_6> synthesized.

Synthesizing Unit <NiFpgaAG_0000008d_CaseStructureFrame_0003>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0003.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_17<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_18<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_19<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_20<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_21<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_22<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_23<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_24<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_25<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_26<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_27<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_28<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0003.vhd" line 69: Output port <cOutTwo> of the instance <n_Split_Number_31891> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0003.vhd" line 69: Output port <cEnableOut> of the instance <n_Split_Number_31891> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0003.vhd" line 86: Output port <cOutOne> of the instance <n_Split_Number_31943> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0003.vhd" line 86: Output port <cEnableOut> of the instance <n_Split_Number_31943> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0003.vhd" line 103: Output port <cEnableOut> of the instance <n_To_Word_Integer_31973> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000008d_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaAG_0000008d_CaseStructureFrame_0004>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0004.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_17<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_18<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_19<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_20<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_21<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_22<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_23<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_24<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_25<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_26<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_27<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_28<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0004.vhd" line 69: Output port <cOutOne> of the instance <n_Split_Number_33103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0004.vhd" line 69: Output port <cEnableOut> of the instance <n_Split_Number_33103> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0004.vhd" line 86: Output port <cOutTwo> of the instance <n_Split_Number_33121> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0004.vhd" line 86: Output port <cEnableOut> of the instance <n_Split_Number_33121> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0004.vhd" line 103: Output port <cEnableOut> of the instance <n_To_Word_Integer_33132> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000008d_CaseStructureFrame_0004> synthesized.

Synthesizing Unit <NiFpgaAG_0000008d_CaseStructureFrame_0005>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0005.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_17<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_18<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_19<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_20<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_21<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_22<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_23<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_24<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_25<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_26<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_27<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_28<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0005.vhd" line 69: Output port <cOutOne> of the instance <n_Split_Number_33672> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0005.vhd" line 69: Output port <cEnableOut> of the instance <n_Split_Number_33672> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0005.vhd" line 86: Output port <cOutOne> of the instance <n_Split_Number_33690> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0005.vhd" line 86: Output port <cEnableOut> of the instance <n_Split_Number_33690> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0005.vhd" line 103: Output port <cEnableOut> of the instance <n_To_Word_Integer_33746> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000008d_CaseStructureFrame_0005> synthesized.

Synthesizing Unit <NiFpgaAG_0000008d_CaseStructureFrame_0006>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0006.vhd".
WARNING:Xst:647 - Input <casesel<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000008d_casestructureframe_0006.vhd" line 175: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_Address_try_without_deadtime_vi_15144> is unconnected or connected to loadless signal.
    Found 16-bit 9-to-1 multiplexer for signal <s_38855> created at line 521.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_0000008d_CaseStructureFrame_0006> synthesized.

Synthesizing Unit <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 76: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 93: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 110: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 156: Output port <cEnableOut> of the instance <n_Select_256> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 176: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_124> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 207: Output port <cEnableOut> of the instance <n_Select_88> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 227: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 244: Output port <cEnableOut> of the instance <n_Increment_108> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 277: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 277: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 301: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 301: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 325: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 325: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone3.vhd" line 349: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone3> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_6> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_6> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 32-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_6> synthesized.

Synthesizing Unit <NiLvCompare_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_5> synthesized.

Synthesizing Unit <NiLvFxpCompare_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 34-bit subtractor for signal <n0013> created at line 1519.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_5> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_17<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0001.vhd" line 54: Output port <cEnableOut> of the instance <n_Register_Write_3068_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0001.vhd" line 69: Output port <cErrorOut> of the instance <n_Memory_Read_32154_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0001.vhd" line 69: Output port <cEnableOut> of the instance <n_Memory_Read_32154_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderWrite>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaglobalresholderwrite.vhd".
    Summary:
	no macro.
Unit <NiFpgaGlobalResHolderWrite> synthesized.

Synthesizing Unit <NiFpgaAG_000000c1_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000c1_customnode.vhd".
    Found 32-bit comparator lessequal for signal <n0000> created at line 253
    Summary:
	inferred   1 Comparator(s).
Unit <NiFpgaAG_000000c1_CustomNode> synthesized.

Synthesizing Unit <EnableChainWithErrorStatus>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/enablechainwitherrorstatus.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cResEnableOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <EnableChainWithErrorStatus> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0002>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0002.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0002.vhd" line 54: Output port <cEnableOut> of the instance <n_Register_Write_4389_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0002.vhd" line 69: Output port <cErrorOut> of the instance <n_Memory_Read_4361_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0002.vhd" line 69: Output port <cEnableOut> of the instance <n_Memory_Read_4361_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0003>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0003.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0003.vhd" line 54: Output port <cEnableOut> of the instance <n_Register_Write_4495_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0003.vhd" line 69: Output port <cErrorOut> of the instance <n_Memory_Read_4464_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0003.vhd" line 69: Output port <cEnableOut> of the instance <n_Memory_Read_4464_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0004>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0004.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0004.vhd" line 54: Output port <cEnableOut> of the instance <n_Register_Write_4596_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0004.vhd" line 69: Output port <cErrorOut> of the instance <n_Memory_Read_4568_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0004.vhd" line 69: Output port <cEnableOut> of the instance <n_Memory_Read_4568_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0004> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0005>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0005.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0005.vhd" line 54: Output port <cEnableOut> of the instance <n_Register_Write_11996_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0005.vhd" line 69: Output port <cErrorOut> of the instance <n_Memory_Read_11954_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0005.vhd" line 69: Output port <cEnableOut> of the instance <n_Memory_Read_11954_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0005> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0006>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0006.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0006.vhd" line 54: Output port <cEnableOut> of the instance <n_Register_Write_16462_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0006.vhd" line 69: Output port <cErrorOut> of the instance <n_Memory_Read_16424_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0006.vhd" line 69: Output port <cEnableOut> of the instance <n_Memory_Read_16424_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0006> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0007>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0007.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0007.vhd" line 54: Output port <cEnableOut> of the instance <n_Register_Write_16939_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0007.vhd" line 69: Output port <cErrorOut> of the instance <n_Memory_Read_16781_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0007.vhd" line 69: Output port <cEnableOut> of the instance <n_Memory_Read_16781_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0007> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0008>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0008.vhd".
WARNING:Xst:647 - Input <casesel<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_6<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_7<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_8<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_9<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_10<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_11<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_12<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_13<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_14<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_15<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_16<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0008.vhd" line 54: Output port <cEnableOut> of the instance <n_Register_Write_17470_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0008.vhd" line 69: Output port <cErrorOut> of the instance <n_Memory_Read_17442_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000bf_casestructureframe_0008.vhd" line 69: Output port <cEnableOut> of the instance <n_Memory_Read_17442_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0008> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderwrite.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_2> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_2430>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_timedloopcontrollercontainer_2430.vhd".
WARNING:Xst:647 - Input <iClkFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClkFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_timedloopcontrollercontainer_2430.vhd" line 215: Output port <oEnableOut> of the instance <TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_2430> synthesized.

Synthesizing Unit <TimedLoopCore_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/timedloopcore.vhd".
    Summary:
	no macro.
Unit <TimedLoopCore_1> synthesized.

Synthesizing Unit <TimedLoopDomainCrosser_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/timedloopdomaincrosser.vhd".
    Found 1-bit register for signal <oLEnableOut>.
    Found 1-bit register for signal <iEnableClrDelayed>.
    Found 3-bit register for signal <EnableInAndClr.IClkIsExternal.iEnableInState>.
    Found 3-bit register for signal <iEnableInDelays>.
    Found 2-bit register for signal <iEoState>.
    Found finite state machine <FSM_3> for signal <EnableInAndClr.IClkIsExternal.iEnableInState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | IClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <iEoState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | IClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitingforloopenableoutassertion               |
    | Power Up State     | waitingforloopenableoutassertion               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 5-to-1 multiplexer for signal <iLoopReady> created at line 221.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <TimedLoopDomainCrosser_1> synthesized.

Synthesizing Unit <HandshakeSLV_Ack_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakeslv_ack.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakeslv_ack.vhd" line 57: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_Ack_1> synthesized.

Synthesizing Unit <HandshakeBase_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 185-bit register for signal <iLclStoredData>.
    Summary:
	inferred 197 D-type flip-flop(s).
Unit <HandshakeBase_1> synthesized.

Synthesizing Unit <DFlopSlvResetVal_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_1> synthesized.

Synthesizing Unit <DFlop_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflop.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlop_1> synthesized.

Synthesizing Unit <PulseSyncBool>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/pulsesyncbool.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pulsesyncbool.vhd" line 58: Output port <iStatusOfoSig> of the instance <PulseSyncBasex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/pulsesyncbool.vhd" line 58: Output port <oSig> of the instance <PulseSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PulseSyncBool> synthesized.

Synthesizing Unit <PulseSyncBase>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/pulsesyncbase.vhd".
    Set property "syn_maxfan = 1000000" for signal <iSigOut_ms>.
    Set property "syn_maxfan = 1000000" for signal <oHoldSigIn_ms>.
    Summary:
	no macro.
Unit <PulseSyncBase> synthesized.

Synthesizing Unit <HandshakeSLV>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakeslv.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakeslv.vhd" line 55: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV> synthesized.

Synthesizing Unit <HandshakeBase_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 33-bit register for signal <iLclStoredData>.
    Summary:
	inferred  45 D-type flip-flop(s).
Unit <HandshakeBase_2> synthesized.

Synthesizing Unit <DFlopSlvResetVal_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_2> synthesized.

Synthesizing Unit <TimedLoopController_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/timedloopcontroller.vhd".
    Found 1-bit register for signal <iLEnableOut>.
    Found 1-bit register for signal <iLEnableIn>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TimedLoopController_2> synthesized.

Synthesizing Unit <NiFpgaAG_000000e4_TimedLoopDiagram>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd".
WARNING:Xst:647 - Input <iteration<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1177: Output port <cEnableOut> of the instance <n_LocalReadercircular_buffer_length> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1194: Output port <cEnableOut> of the instance <n_LocalReaderRecord_Size_only_data> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1211: Output port <cEnableOut> of the instance <n_Input_Node_106_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1224: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1241: Output port <enable_out> of the instance <n_SubVI_Timing_just64bitnumbercounting_vi_22127> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1256: Output port <cEnableOut> of the instance <n_Indicator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1274: Output port <cEnableOut> of the instance <n_Control_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1291: Output port <cEnableOut> of the instance <n_Control_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1308: Output port <cEnableOut> of the instance <n_Control_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1325: Output port <cEnableOut> of the instance <n_Control_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1342: Output port <cEnableOut> of the instance <n_Control_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1359: Output port <cEnableOut> of the instance <n_Control_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1376: Output port <cEnableOut> of the instance <n_Control_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1393: Output port <cEnableOut> of the instance <n_Control_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1410: Output port <cEnableOut> of the instance <n_Control_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1427: Output port <cEnableOut> of the instance <n_Control_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1444: Output port <cEnableOut> of the instance <n_Control_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1461: Output port <cEnableOut> of the instance <n_Control_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1478: Output port <cEnableOut> of the instance <n_Control_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1495: Output port <cEnableOut> of the instance <n_Control_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1512: Output port <cEnableOut> of the instance <n_Control_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1529: Output port <cEnableOut> of the instance <n_Control_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1546: Output port <cEnableOut> of the instance <n_Control_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1563: Output port <ctrlind_04_Randomly_generated_testpulse_separation_input_2> of the instance <n_SubVI_LED_top_vi_20600> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1563: Output port <enable_out> of the instance <n_SubVI_LED_top_vi_20600> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1636: Output port <enable_out> of the instance <n_SubVI_Acquire_wp_nodt_vi_20347> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1717: Output port <ctrlind_04_Randomly_generated_testpulse_separation_input_2> of the instance <n_SubVI_LED_top_vi_20339> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1717: Output port <enable_out> of the instance <n_SubVI_LED_top_vi_20339> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1790: Output port <enable_out> of the instance <n_SubVI_Acquire_wp_nodt_vi_20482> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1871: Output port <ctrlind_04_Randomly_generated_testpulse_separation_input_2> of the instance <n_SubVI_LED_top_vi_20208> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1871: Output port <enable_out> of the instance <n_SubVI_LED_top_vi_20208> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 1944: Output port <enable_out> of the instance <n_SubVI_Acquire_wp_nodt_vi_20116> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2025: Output port <ctrlind_04_Randomly_generated_testpulse_separation_input_2> of the instance <n_SubVI_LED_top_vi_20062> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2025: Output port <enable_out> of the instance <n_SubVI_LED_top_vi_20062> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2098: Output port <enable_out> of the instance <n_SubVI_Acquire_wp_nodt_vi_19898> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2179: Output port <ctrlind_04_Randomly_generated_testpulse_separation_input_2> of the instance <n_SubVI_LED_top_vi_19490> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2179: Output port <enable_out> of the instance <n_SubVI_LED_top_vi_19490> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2252: Output port <enable_out> of the instance <n_SubVI_Acquire_wp_nodt_vi_18734> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2333: Output port <ctrlind_04_Randomly_generated_testpulse_separation_input_2> of the instance <n_SubVI_LED_top_vi_19787> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2333: Output port <enable_out> of the instance <n_SubVI_LED_top_vi_19787> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2406: Output port <enable_out> of the instance <n_SubVI_Acquire_wp_nodt_vi_19451> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2487: Output port <ctrlind_04_Randomly_generated_testpulse_separation_input_2> of the instance <n_SubVI_LED_top_vi_19307> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2487: Output port <enable_out> of the instance <n_SubVI_LED_top_vi_19307> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2560: Output port <enable_out> of the instance <n_SubVI_Acquire_wp_nodt_vi_19163> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2641: Output port <ctrlind_04_Randomly_generated_testpulse_separation_input_2> of the instance <n_SubVI_LED_top_vi_18818> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2641: Output port <enable_out> of the instance <n_SubVI_LED_top_vi_18818> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2714: Output port <enable_out> of the instance <n_SubVI_Acquire_wp_nodt_vi_18377> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2795: Output port <cErrorOut> of the instance <n_Output_Node_96_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000000e4_timedloopdiagram.vhd" line 2795: Output port <cEnableOut> of the instance <n_Output_Node_96_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e4_TimedLoopDiagram> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderread.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_5> synthesized.

Synthesizing Unit <Timing_just64bitnumbercounting_vi_colon_Clone4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/timing_just64bitnumbercounting_vi_colon_clone4.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/timing_just64bitnumbercounting_vi_colon_clone4.vhd" line 50: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/timing_just64bitnumbercounting_vi_colon_clone4.vhd" line 95: Output port <cEnableOut> of the instance <n_Increment_346> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/timing_just64bitnumbercounting_vi_colon_clone4.vhd" line 128: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/timing_just64bitnumbercounting_vi_colon_clone4.vhd" line 145: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/timing_just64bitnumbercounting_vi_colon_clone4.vhd" line 145: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/timing_just64bitnumbercounting_vi_colon_clone4.vhd" line 169: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Timing_just64bitnumbercounting_vi_colon_Clone4> synthesized.

Synthesizing Unit <resholder_r_opt_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_4> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_7> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_7> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 64-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_7> synthesized.

Synthesizing Unit <NiLvIncrement_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvincrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_4> synthesized.

Synthesizing Unit <NiLvFxpIncrement_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpincrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_4> synthesized.

Synthesizing Unit <NiLvFxpAdd_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 65-bit adder for signal <n0013> created at line 1548.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_6> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_7> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandlerslv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_7> synthesized.

Synthesizing Unit <resholder_w_opt_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_4> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_8> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_9> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderwrite.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_3> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgalocalresholderread.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_6> synthesized.

Synthesizing Unit <LED_top_vi_colon_Clone5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd".
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 288: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 344: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 374: Output port <cOvfl> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 374: Output port <cOutputValid> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 374: Output port <cReadyForInput> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 374: Output port <cEnableOut> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 422: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1431> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 451: Output port <cEnableOut> of the instance <n_Add_1420> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 550: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 567: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 584: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 601: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator_8969> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 622: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_2206> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 651: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator2_2244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 672: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_5306> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 757: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 789: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 801: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 813: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 845: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 857: Output port <ctrlind_00_Total_number_of_pulses_sent> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 857: Output port <enable_out> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 901: Output port <cEnableOut> of the instance <n_Select_909> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 921: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 938: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 938: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 963: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 963: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 963: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 988: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 988: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 988: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1013: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1013: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1013: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1038: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1038: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1062: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1062: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1086: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1086: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone5.vhd" line 1110: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 3-to-1 multiplexer for signal <s_2534> created at line 1159.
    Found 16-bit 3-to-1 multiplexer for signal <s_2540_2> created at line 1173.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_top_vi_colon_Clone5> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cCondEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_8> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cCondEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_9> synthesized.

Synthesizing Unit <NiLvToFixedPoint_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtofixedpoint.vhd".
WARNING:Xst:647 - Input <cInTwo<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvToFixedPoint_1> synthesized.

Synthesizing Unit <NiLvFxpCoerce_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiLvFxpCoerce_7> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_8> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandlerslv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_8> synthesized.

Synthesizing Unit <NiLvToFixedPoint_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtofixedpoint.vhd".
WARNING:Xst:647 - Input <cInTwo<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvToFixedPoint_2> synthesized.

Synthesizing Unit <NiLvFxpCoerce_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiLvFxpCoerce_8> synthesized.

Synthesizing Unit <FxpMultiplierWrap>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/fxpmultiplierwrap.vhd".
WARNING:Xst:647 - Input <cInputValid<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cReadyForOutput<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnable<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnables<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cOutputValid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cReadyForInput> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <FxpMultiplierWrap> synthesized.

Synthesizing Unit <FxpMultCore>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/fxpmultcore.vhd".
    Set property "mult_style = auto" for signal <cZLoc>.
WARNING:Xst:647 - Input <cClockEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x6-bit multiplier for signal <cZLoc> created at line 130.
    Summary:
	inferred   1 Multiplier(s).
Unit <FxpMultCore> synthesized.

Synthesizing Unit <NiLvToInteger_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_6> synthesized.

Synthesizing Unit <NiLvFxpCoerce_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_9> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_10> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_11> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_8> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_8> synthesized.

Synthesizing Unit <LED_top_vi_colon_Instance_colon_1_colon_Clone112>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 100: Output port <enable_out> of the instance <n_First_Call_ques_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 118: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 135: Output port <cEnableOut> of the instance <n_Or_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 166: Output port <cEnableOut> of the instance <n_Select_108> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 186: Output port <cEnableOut> of the instance <n_Multiply_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 227: Output port <cEnableOut> of the instance <n_Add_203> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 268: Output port <enable_out> of the instance <n_resholder_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 285: Output port <cOutTwo> of the instance <n_Split_Number_122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 285: Output port <cEnableOut> of the instance <n_Split_Number_122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 302: Output port <cEnableOut> of the instance <n_To_Word_Integer_133> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 331: Output port <cEnableOut> of the instance <n_Select_165> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 351: Output port <cEnableOut> of the instance <n_Multiply_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 392: Output port <cEnableOut> of the instance <n_Scale_By_Power_Of_2_243> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 430: Output port <cEnableOut> of the instance <n_To_Word_Integer_254> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 459: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 478: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 503: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 503: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 503: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 528: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 528: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 528: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 553: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 553: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 553: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_1_colon_clone112.vhd" line 578: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <LED_top_vi_colon_Instance_colon_1_colon_Clone112> synthesized.

Synthesizing Unit <IsFirstCallPrimitive_2135>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/isfirstcallprimitive_2135.vhd".
WARNING:Xst:647 - Input <FromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <firstTime>.
    Found 1-bit register for signal <prevEnable_in>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <IsFirstCallPrimitive_2135> synthesized.

Synthesizing Unit <resholder_r_scl>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_r_scl.vhd".
WARNING:Xst:647 - Input <res_ri<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_scl> synthesized.

Synthesizing Unit <NiLvMultiply_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvmultiply.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvMultiply_1> synthesized.

Synthesizing Unit <NiLvFxpMultiply_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpmultiply.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpmultiply.vhd" line 192: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 32x21-bit multiplier for signal <cMultResult> created at line 2393.
    Summary:
	inferred   1 Multiplier(s).
Unit <NiLvFxpMultiply_1> synthesized.

Synthesizing Unit <resholder_w_scl>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resholder_w_scl.vhd".
WARNING:Xst:647 - Input <res_wi<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_scl> synthesized.

Synthesizing Unit <NiLvMultiply_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvmultiply.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvMultiply_2> synthesized.

Synthesizing Unit <NiLvFxpMultiply_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpmultiply.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpmultiply.vhd" line 192: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 17x16-bit multiplier for signal <cMultResult> created at line 2410.
    Summary:
	inferred   1 Multiplier(s).
Unit <NiLvFxpMultiply_2> synthesized.

Synthesizing Unit <NiLvScaleByPower2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvscalebypower2.vhd".
    Summary:
	no macro.
Unit <NiLvScaleByPower2> synthesized.

Synthesizing Unit <NiLvFxpShiftBase>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpshiftbase.vhd".
WARNING:Xst:647 - Input <cShift<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpShiftBase> synthesized.

Synthesizing Unit <NiLvFxpCoerce_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_10> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpenablehandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_9> synthesized.

Synthesizing Unit <NiLvToInteger_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_7> synthesized.

Synthesizing Unit <NiLvFxpCoerce_11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_11> synthesized.

Synthesizing Unit <SubVICtlOrInd_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorind.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cReg>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SubVICtlOrInd_3> synthesized.

Synthesizing Unit <NiLvToInteger_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_8> synthesized.

Synthesizing Unit <NiLvFxpCoerce_12>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_12> synthesized.

Synthesizing Unit <LED_top_vi_colon_Instance_colon_7_colon_Clone111>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 100: Output port <enable_out> of the instance <n_First_Call_ques_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 118: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 135: Output port <cEnableOut> of the instance <n_Or_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 166: Output port <cEnableOut> of the instance <n_Select_108> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 186: Output port <cEnableOut> of the instance <n_Multiply_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 227: Output port <cEnableOut> of the instance <n_Add_203> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 268: Output port <enable_out> of the instance <n_resholder_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 285: Output port <cOutTwo> of the instance <n_Split_Number_122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 285: Output port <cEnableOut> of the instance <n_Split_Number_122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 302: Output port <cEnableOut> of the instance <n_To_Word_Integer_133> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 331: Output port <cEnableOut> of the instance <n_Select_165> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 351: Output port <cEnableOut> of the instance <n_Multiply_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 392: Output port <cEnableOut> of the instance <n_Scale_By_Power_Of_2_243> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 430: Output port <cEnableOut> of the instance <n_To_Word_Integer_254> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 459: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 478: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 503: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 503: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 503: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 528: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 528: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 528: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 553: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 553: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 553: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_instance_colon_7_colon_clone111.vhd" line 578: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <LED_top_vi_colon_Instance_colon_7_colon_Clone111> synthesized.

Synthesizing Unit <NiFpgaAG_0000087e_CaseStructure_2251>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000087e_casestructure_2251.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000087e_CaseStructure_2251> synthesized.

Synthesizing Unit <NiFpgaAG_0000087e_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000087e_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_unsigned_16bit_integer<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000087e_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000087e_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000087e_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000087e_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000087e_CaseStructureFrame_0002>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000087e_casestructureframe_0002.vhd".
WARNING:Xst:647 - Input <casesel<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_unsigned_16bit_integer<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000087e_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiLvCoerce>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcoerce.vhd".
    Summary:
	no macro.
Unit <NiLvCoerce> synthesized.

Synthesizing Unit <NiLvToInteger_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_9> synthesized.

Synthesizing Unit <NiLvFxpCoerce_13>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_13> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000116_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000116_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000116_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000116_CustomNode> synthesized.

Synthesizing Unit <enable_controller_SCTL>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/enable_controller_sctl.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <enable_controller_SCTL> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000116_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000117_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000117_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000117_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000117_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000117_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000118_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000118_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000118_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000118_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000118_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomNode> synthesized.

Synthesizing Unit <LED_rand_wait_vi_colon_Clone8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 290: Output port <cEnableOut> of the instance <n_Increment_1122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 381: Output port <cEnableOut> of the instance <n_Increment_185> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 470: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 487: Output port <enable_out> of the instance <n_NiFpgaAG_00000125_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 500: Output port <enable_out> of the instance <n_SubVI_Latch_vi_1244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 569: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 586: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 586: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 586: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 611: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 611: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 611: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 636: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 636: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 661: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 661: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 661: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 686: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 686: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 711: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 711: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 735: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 735: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 759: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 784: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 784: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone8.vhd" line 808: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <LED_rand_wait_vi_colon_Clone8> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_12>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_12> synthesized.

Synthesizing Unit <NiFpgaAG_00000119_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000119_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000119_casestructureframe_0000.vhd" line 64: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000119_casestructureframe_0000.vhd" line 81: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_344> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000119_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000883_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000883_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000883_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000883_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000883_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_plus_1<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000883_casestructureframe_0001.vhd" line 32: Output port <cEnableOut> of the instance <n_Not_326> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000883_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000119_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000119_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000119_casestructureframe_0001.vhd" line 70: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000119_casestructureframe_0001.vhd" line 87: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000119_casestructureframe_0001.vhd" line 104: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_521> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000119_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000888_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000888_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000888_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000888_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000888_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_plus_1<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000888_casestructureframe_0001.vhd" line 34: Output port <cEnableOut> of the instance <n_Not_486> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000888_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000088e_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000088e_sequenceframe.vhd".
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000088e_sequenceframe.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_1467_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000088e_sequenceframe.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_1467_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000088e_sequenceframe.vhd" line 30: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_1467_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000088e_SequenceFrame> synthesized.

Synthesizing Unit <Latch_vi_colon_Clone19>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 91: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 108: Output port <cEnableOut> of the instance <n_Or_43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 139: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 156: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 178: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_78> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 209: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 226: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 226: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 250: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 250: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/latch_vi_colon_clone19.vhd" line 274: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Latch_vi_colon_Clone19> synthesized.

Synthesizing Unit <NiFpgaBoolOp_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaboolop.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaboolop.vhd" line 233: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOp_2> synthesized.

Synthesizing Unit <NiFpgaAG_0000089a_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089a_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_plus_1<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000089a_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000131_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000131_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000131_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000132_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000132_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000132_casestructureframe_0000.vhd" line 67: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000132_casestructureframe_0000.vhd" line 84: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_729> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000132_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000089c_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089c_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000089c_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000089c_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089c_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_plus_1<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089c_casestructureframe_0001.vhd" line 34: Output port <cEnableOut> of the instance <n_Not_824> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000089c_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000132_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000132_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000132_casestructureframe_0001.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000132_casestructureframe_0001.vhd" line 83: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_882> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000132_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000008a1_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008a1_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000008a1_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000008a1_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008a1_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_plus_1<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008a1_casestructureframe_0001.vhd" line 34: Output port <cEnableOut> of the instance <n_Not_977> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000008a1_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <SubVICtlOrInd_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorind.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<3:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SubVICtlOrInd_8> synthesized.

Synthesizing Unit <SubVICtlOrInd_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorind.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<3:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SubVICtlOrInd_10> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_10> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_11> synthesized.

Synthesizing Unit <NiFpgaArbReadOnly>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaarbreadonly.vhd".
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResholders<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResholders<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaArbReadOnly> synthesized.

Synthesizing Unit <SubVICtlOrInd_11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorind.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<3:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cReg>.
    Found 1-bit register for signal <cPrevWriteEnableIn>.
    Found 1-bit register for signal <cWriteEnableOut>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SubVICtlOrInd_11> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_12>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_12> synthesized.

Synthesizing Unit <Acquire_wp_nodt_vi_colon_Clone10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 338: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 400: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 417: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 434: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 524: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 577: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000001d6_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 577: Output port <enable_out> of the instance <n_NiFpgaAG_000001d6_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 634: Output port <cEnableOut> of the instance <n_Subtract_2469> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 675: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_2458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 706: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 706: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 730: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 730: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 730: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 755: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 755: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 755: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 780: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 780: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 780: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 805: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 805: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 805: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 830: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 830: Output port <res_ro> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 830: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 855: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 855: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 879: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 879: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 903: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 903: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 927: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 927: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 951: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 951: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 975: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone10.vhd" line 975: Output port <data> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Acquire_wp_nodt_vi_colon_Clone10> synthesized.

Synthesizing Unit <NiFpgaAG_0000016f_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000016f_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_0000016f_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000016f_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000016f_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000016f_casestructureframe_0001.vhd" line 44: Output port <cEnableOut> of the instance <n_Register_Read_1368_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000016f_casestructureframe_0001.vhd" line 62: Output port <enable_out> of the instance <n_SubVI_Rising_Edge_Detect_vi_4985> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000016f_casestructureframe_0001.vhd" line 77: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2209> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000016f_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaGlobalResHolderRead>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaglobalresholderread.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaGlobalResHolderRead> synthesized.

Synthesizing Unit <Rising_Edge_Detect_vi_colon_Clone11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/rising_edge_detect_vi_colon_clone11.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/rising_edge_detect_vi_colon_clone11.vhd" line 80: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/rising_edge_detect_vi_colon_clone11.vhd" line 97: Output port <cEnableOut> of the instance <n_Greater_ques_43> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/rising_edge_detect_vi_colon_clone11.vhd" line 128: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/rising_edge_detect_vi_colon_clone11.vhd" line 145: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/rising_edge_detect_vi_colon_clone11.vhd" line 145: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/rising_edge_detect_vi_colon_clone11.vhd" line 169: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Rising_Edge_Detect_vi_colon_Clone11> synthesized.

Synthesizing Unit <NiLvCompare_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_6> synthesized.

Synthesizing Unit <NiLvFxpCompare_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 3-bit subtractor for signal <n0008> created at line 1519.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_6> synthesized.

Synthesizing Unit <NiFpgaAG_00000181_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000181_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000181_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000181_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000181_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000181_casestructureframe_0001.vhd" line 124: Output port <enable_out> of the instance <n_NiFpgaAG_00000182_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000181_casestructureframe_0001.vhd" line 137: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000181_casestructureframe_0001.vhd" line 308: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_try_without_deadtime_vi_1532> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000181_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000182_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000182_sequenceframe.vhd".
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000182_sequenceframe.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_1580_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000182_sequenceframe.vhd" line 31: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_1580_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000182_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadiread.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<32:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_2> synthesized.

Synthesizing Unit <NiFpgaAG_00000184_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000184_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000184_casestructureframe_0000.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_1991> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000184_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone13>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_00000185_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone13.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone13> synthesized.

Synthesizing Unit <NiFpgaAG_00000185_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000185_sequenceframe.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000185_sequenceframe.vhd" line 35: Output port <enable_out> of the instance <n_Insert_Into_Array_516> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000185_sequenceframe.vhd" line 58: Output port <enable_out> of the instance <n_Insert_Into_Array_587> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000185_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000184_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000184_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000184_casestructureframe_0001.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_2039> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000184_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone14>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_00000190_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone14.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone14> synthesized.

Synthesizing Unit <NiFpgaAG_00000190_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000190_sequenceframe.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000190_sequenceframe.vhd" line 35: Output port <enable_out> of the instance <n_Insert_Into_Array_879> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000190_sequenceframe.vhd" line 58: Output port <enable_out> of the instance <n_Insert_Into_Array_925> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000190_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_0000019b_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000019b_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000019b_casestructureframe_0000.vhd" line 46: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000019b_casestructureframe_0000.vhd" line 63: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_1749> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000019b_casestructureframe_0000.vhd" line 94: Output port <enable_out> of the instance <n_SubVI_Rising_Edge_Detect_vi_1686> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_0000019b_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiLvCompare_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_7> synthesized.

Synthesizing Unit <NiLvFxpCompare_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 18-bit subtractor for signal <n0013> created at line 1547.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_7> synthesized.

Synthesizing Unit <NiFpgaAG_0000019b_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000019b_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_EIOSignal<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000019b_casestructureframe_0001.vhd" line 42: Output port <ctrlind_05_count> of the instance <n_SubVI_Count_Up_vi_1801> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000019b_casestructureframe_0001.vhd" line 42: Output port <enable_out> of the instance <n_SubVI_Count_Up_vi_1801> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000019b_casestructureframe_0001.vhd" line 61: Output port <cEnableOut> of the instance <n_Not_1875> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000019b_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <Count_Up_vi_colon_Clone16>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 75: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 121: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 138: Output port <cEnableOut> of the instance <n_Select_351> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 158: Output port <cEnableOut> of the instance <n_Increment_272> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 191: Output port <cEnableOut> of the instance <n_Equal_ques_340> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 222: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 239: Output port <cEnableOut> of the instance <n_Select_298> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 259: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 259: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 283: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 283: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 308: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 308: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/count_up_vi_colon_clone16.vhd" line 332: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Count_Up_vi_colon_Clone16> synthesized.

Synthesizing Unit <SubVICtlOrInd_12>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorind.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<3:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cReg>.
    Found 1-bit register for signal <cWriteEnableOut>.
    WARNING:Xst:2404 -  FFs/Latches <cPrevWriteEnableIn<0:0>> (without init value) have a constant value of 0 in block <SubVICtlOrInd_12>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SubVICtlOrInd_12> synthesized.

Synthesizing Unit <Circular_Buffer_try_without_deadtime_vi_colon_Clone17>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 83: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 100: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_Address_try_without_deadtime_vi_224> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 119: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_147> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 148: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 165: Output port <cErrorOut> of the instance <n_Memory_Write_43_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 165: Output port <cEnableOut> of the instance <n_Memory_Write_43_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 187: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 187: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 187: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 212: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 212: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 236: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 236: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_try_without_deadtime_vi_colon_clone17.vhd" line 260: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Circular_Buffer_try_without_deadtime_vi_colon_Clone17> synthesized.

Synthesizing Unit <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 99: Output port <cEnableOut> of the instance <n_Select_256> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 119: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 136: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_124> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 167: Output port <cEnableOut> of the instance <n_Select_88> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 187: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 204: Output port <cEnableOut> of the instance <n_Increment_108> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 237: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 237: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 237: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 262: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 262: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 262: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 287: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 287: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/circular_buffer_address_try_without_deadtime_vi_colon_clone18.vhd" line 311: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18> synthesized.

Synthesizing Unit <NiLvToInteger_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvtointeger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_10> synthesized.

Synthesizing Unit <NiLvFxpCoerce_14>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_14> synthesized.

Synthesizing Unit <NiFpgaAG_000001bc_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001bc_customnode.vhd".
    Found 32-bit comparator lessequal for signal <n0000> created at line 253
    Summary:
	inferred   1 Comparator(s).
Unit <NiFpgaAG_000001bc_CustomNode> synthesized.

Synthesizing Unit <NiFpgaAG_000001d4_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d4_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001d4_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001d4_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d4_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d4_casestructureframe_0001.vhd" line 31: Output port <cEnableOut> of the instance <n_Increment_2551> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_000001d4_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000001d6_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_5<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000001d6_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000001d6_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_2881<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_s_2876<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000009<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000d<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 77: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 94: Output port <cEnableOut> of the instance <n_To_Word_Integer_2798> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 123: Output port <cEnableOut> of the instance <n_To_Word_Integer_2807> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 152: Output port <cEnableOut> of the instance <n_Increment_2781> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 185: Output port <cEnableOut> of the instance <n_To_Word_Integer_2790> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 214: Output port <cEnableOut> of the instance <n_Subtract_2741> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 255: Output port <cEnableOut> of the instance <n_Add_2815> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 296: Output port <cEnableOut> of the instance <n_Less_ques_2767> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000001d6_casestructureframe_0001.vhd" line 327: Output port <cEnableOut> of the instance <n_Select_2753> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_000001d6_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiLvIncrement_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvincrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement_5> synthesized.

Synthesizing Unit <NiLvFxpIncrement_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpincrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement_5> synthesized.

Synthesizing Unit <NiLvFxpAdd_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpadd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0013> created at line 1548.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_7> synthesized.

Synthesizing Unit <NiLvSubtract_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvsubtract.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvSubtract_1> synthesized.

Synthesizing Unit <NiLvFxpSubtract_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpsubtract.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpsubtract.vhd" line 145: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 18-bit subtractor for signal <n0020> created at line 2010.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpSubtract_2> synthesized.

Synthesizing Unit <NiLvCompare_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvcompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_8> synthesized.

Synthesizing Unit <NiLvFxpCompare_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpcompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCompare_8> synthesized.

Synthesizing Unit <NiLvSubtract_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvsubtract.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvSubtract_2> synthesized.

Synthesizing Unit <NiLvFxpSubtract_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpsubtract.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nilvfxpsubtract.vhd" line 145: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 34-bit subtractor for signal <n0017> created at line 2010.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpSubtract_3> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_13>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_13> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_14>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_14> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_15>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/subvictlorindopt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_15> synthesized.

Synthesizing Unit <LED_top_vi_colon_Clone20>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd".
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 288: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 344: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 374: Output port <cOvfl> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 374: Output port <cOutputValid> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 374: Output port <cReadyForInput> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 374: Output port <cEnableOut> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 422: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1431> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 451: Output port <cEnableOut> of the instance <n_Add_1420> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 550: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 567: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 584: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 601: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator_8969> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 622: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_2206> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 651: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator2_2244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 672: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_5306> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 757: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 789: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 801: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 813: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 845: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 857: Output port <ctrlind_00_Total_number_of_pulses_sent> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 857: Output port <enable_out> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 901: Output port <cEnableOut> of the instance <n_Select_909> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 921: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 938: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 938: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 963: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 963: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 963: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 988: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 988: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 988: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1013: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1013: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1013: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1038: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1038: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1062: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1062: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1086: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1086: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone20.vhd" line 1110: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 3-to-1 multiplexer for signal <s_2534> created at line 1159.
    Found 16-bit 3-to-1 multiplexer for signal <s_2540_2> created at line 1173.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_top_vi_colon_Clone20> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_13>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_13> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_9> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_9> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000225_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000225_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000225_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000225_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000225_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000226_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000226_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000226_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000226_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000226_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000227_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000227_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000227_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000227_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000227_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomNode> synthesized.

Synthesizing Unit <LED_rand_wait_vi_colon_Clone23>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 290: Output port <cEnableOut> of the instance <n_Increment_1122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 381: Output port <cEnableOut> of the instance <n_Increment_185> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 470: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 487: Output port <enable_out> of the instance <n_NiFpgaAG_00000234_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 500: Output port <enable_out> of the instance <n_SubVI_Latch_vi_1244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 569: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 586: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 586: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 586: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 611: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 611: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 611: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 636: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 636: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 661: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 661: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 661: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 686: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 686: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 711: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 711: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 735: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 735: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 759: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 784: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 784: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone23.vhd" line 808: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <LED_rand_wait_vi_colon_Clone23> synthesized.

Synthesizing Unit <NiFpgaAG_00000228_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000228_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000228_casestructureframe_0000.vhd" line 64: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000228_casestructureframe_0000.vhd" line 81: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_344> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000228_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000228_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000228_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000228_casestructureframe_0001.vhd" line 70: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000228_casestructureframe_0001.vhd" line 87: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000228_casestructureframe_0001.vhd" line 104: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_521> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000228_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000240_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000240_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000240_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000241_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000241_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000241_casestructureframe_0000.vhd" line 67: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000241_casestructureframe_0000.vhd" line 84: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_729> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000241_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000241_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000241_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000241_casestructureframe_0001.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000241_casestructureframe_0001.vhd" line 83: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_882> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000241_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <Acquire_wp_nodt_vi_colon_Clone25>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 338: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 400: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 417: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 434: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 524: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 577: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000002e5_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 577: Output port <enable_out> of the instance <n_NiFpgaAG_000002e5_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 634: Output port <cEnableOut> of the instance <n_Subtract_2469> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 675: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_2458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 706: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 706: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 730: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 730: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 730: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 755: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 755: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 755: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 780: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 780: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 780: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 805: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 805: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 805: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 830: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 830: Output port <res_ro> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 830: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 855: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 855: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 879: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 879: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 903: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 903: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 927: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 927: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 951: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 951: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 975: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone25.vhd" line 975: Output port <data> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Acquire_wp_nodt_vi_colon_Clone25> synthesized.

Synthesizing Unit <NiFpgaAG_00000290_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000290_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000290_casestructureframe_0001.vhd" line 124: Output port <enable_out> of the instance <n_NiFpgaAG_00000291_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000290_casestructureframe_0001.vhd" line 137: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000290_casestructureframe_0001.vhd" line 308: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_try_without_deadtime_vi_1532> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000290_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000293_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000293_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000293_casestructureframe_0000.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_1991> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000293_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone28>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_00000294_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone28.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone28> synthesized.

Synthesizing Unit <NiFpgaAG_00000293_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000293_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000293_casestructureframe_0001.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_2039> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000293_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone29>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_0000029f_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone29.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone29> synthesized.

Synthesizing Unit <LED_top_vi_colon_Clone35>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd".
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 288: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 344: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 374: Output port <cOvfl> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 374: Output port <cOutputValid> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 374: Output port <cReadyForInput> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 374: Output port <cEnableOut> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 422: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1431> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 451: Output port <cEnableOut> of the instance <n_Add_1420> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 550: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 567: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 584: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 601: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator_8969> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 622: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_2206> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 651: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator2_2244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 672: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_5306> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 757: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 789: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 801: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 813: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 845: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 857: Output port <ctrlind_00_Total_number_of_pulses_sent> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 857: Output port <enable_out> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 901: Output port <cEnableOut> of the instance <n_Select_909> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 921: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 938: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 938: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 963: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 963: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 963: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 988: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 988: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 988: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1013: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1013: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1013: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1038: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1038: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1062: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1062: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1086: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1086: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone35.vhd" line 1110: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 3-to-1 multiplexer for signal <s_2534> created at line 1159.
    Found 16-bit 3-to-1 multiplexer for signal <s_2540_2> created at line 1173.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_top_vi_colon_Clone35> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_14>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_14> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_10> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_10> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000334_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000334_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000334_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000334_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000334_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000335_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000335_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000335_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000335_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000335_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000336_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000336_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000336_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000336_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000336_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomNode> synthesized.

Synthesizing Unit <LED_rand_wait_vi_colon_Clone38>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 290: Output port <cEnableOut> of the instance <n_Increment_1122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 381: Output port <cEnableOut> of the instance <n_Increment_185> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 470: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 487: Output port <enable_out> of the instance <n_NiFpgaAG_00000343_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 500: Output port <enable_out> of the instance <n_SubVI_Latch_vi_1244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 569: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 586: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 586: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 586: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 611: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 611: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 611: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 636: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 636: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 661: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 661: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 661: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 686: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 686: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 711: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 711: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 735: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 735: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 759: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 784: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 784: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone38.vhd" line 808: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <LED_rand_wait_vi_colon_Clone38> synthesized.

Synthesizing Unit <NiFpgaAG_00000337_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000337_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000337_casestructureframe_0000.vhd" line 64: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000337_casestructureframe_0000.vhd" line 81: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_344> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000337_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000337_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000337_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000337_casestructureframe_0001.vhd" line 70: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000337_casestructureframe_0001.vhd" line 87: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000337_casestructureframe_0001.vhd" line 104: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_521> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000337_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000034f_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000034f_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_0000034f_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000350_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000350_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000350_casestructureframe_0000.vhd" line 67: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000350_casestructureframe_0000.vhd" line 84: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_729> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000350_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000350_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000350_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000350_casestructureframe_0001.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000350_casestructureframe_0001.vhd" line 83: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_882> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000350_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <Acquire_wp_nodt_vi_colon_Clone40>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 338: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 400: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 417: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 434: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 524: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 577: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000003f4_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 577: Output port <enable_out> of the instance <n_NiFpgaAG_000003f4_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 634: Output port <cEnableOut> of the instance <n_Subtract_2469> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 675: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_2458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 706: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 706: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 730: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 730: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 730: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 755: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 755: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 755: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 780: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 780: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 780: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 805: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 805: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 805: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 830: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 830: Output port <res_ro> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 830: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 855: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 855: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 879: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 879: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 903: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 903: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 927: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 927: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 951: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 951: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 975: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone40.vhd" line 975: Output port <data> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Acquire_wp_nodt_vi_colon_Clone40> synthesized.

Synthesizing Unit <NiFpgaAG_0000039f_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000039f_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000039f_casestructureframe_0001.vhd" line 124: Output port <enable_out> of the instance <n_NiFpgaAG_000003a0_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000039f_casestructureframe_0001.vhd" line 137: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000039f_casestructureframe_0001.vhd" line 308: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_try_without_deadtime_vi_1532> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000039f_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000003a2_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000003a2_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000003a2_casestructureframe_0000.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_1991> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000003a2_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone43>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000003a3_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone43.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone43> synthesized.

Synthesizing Unit <NiFpgaAG_000003a2_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000003a2_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000003a2_casestructureframe_0001.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_2039> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000003a2_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone44>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000003ae_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone44.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone44> synthesized.

Synthesizing Unit <LED_top_vi_colon_Clone50>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd".
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 288: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 344: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 374: Output port <cOvfl> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 374: Output port <cOutputValid> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 374: Output port <cReadyForInput> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 374: Output port <cEnableOut> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 422: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1431> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 451: Output port <cEnableOut> of the instance <n_Add_1420> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 550: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 567: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 584: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 601: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator_8969> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 622: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_2206> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 651: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator2_2244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 672: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_5306> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 757: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 789: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 801: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 813: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 845: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 857: Output port <ctrlind_00_Total_number_of_pulses_sent> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 857: Output port <enable_out> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 901: Output port <cEnableOut> of the instance <n_Select_909> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 921: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 938: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 938: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 963: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 963: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 963: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 988: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 988: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 988: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1013: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1013: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1013: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1038: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1038: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1062: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1062: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1086: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1086: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone50.vhd" line 1110: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 3-to-1 multiplexer for signal <s_2534> created at line 1159.
    Found 16-bit 3-to-1 multiplexer for signal <s_2540_2> created at line 1173.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_top_vi_colon_Clone50> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_15>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_15> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_11> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_11> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000443_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000443_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000443_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000443_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000443_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000444_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000444_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000444_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000444_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000444_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000445_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000445_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000445_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000445_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000445_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomNode> synthesized.

Synthesizing Unit <LED_rand_wait_vi_colon_Clone53>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 290: Output port <cEnableOut> of the instance <n_Increment_1122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 381: Output port <cEnableOut> of the instance <n_Increment_185> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 470: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 487: Output port <enable_out> of the instance <n_NiFpgaAG_00000452_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 500: Output port <enable_out> of the instance <n_SubVI_Latch_vi_1244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 569: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 586: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 586: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 586: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 611: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 611: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 611: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 636: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 636: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 661: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 661: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 661: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 686: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 686: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 711: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 711: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 735: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 735: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 759: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 784: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 784: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone53.vhd" line 808: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <LED_rand_wait_vi_colon_Clone53> synthesized.

Synthesizing Unit <NiFpgaAG_00000446_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000446_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000446_casestructureframe_0000.vhd" line 64: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000446_casestructureframe_0000.vhd" line 81: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_344> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000446_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000446_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000446_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000446_casestructureframe_0001.vhd" line 70: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000446_casestructureframe_0001.vhd" line 87: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000446_casestructureframe_0001.vhd" line 104: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_521> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000446_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000045e_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000045e_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_0000045e_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000045f_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000045f_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000045f_casestructureframe_0000.vhd" line 67: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000045f_casestructureframe_0000.vhd" line 84: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_729> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000045f_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000045f_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000045f_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000045f_casestructureframe_0001.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000045f_casestructureframe_0001.vhd" line 83: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_882> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000045f_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <Acquire_wp_nodt_vi_colon_Clone55>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 338: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 400: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 417: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 434: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 524: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 577: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_00000503_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 577: Output port <enable_out> of the instance <n_NiFpgaAG_00000503_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 634: Output port <cEnableOut> of the instance <n_Subtract_2469> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 675: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_2458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 706: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 706: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 730: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 730: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 730: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 755: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 755: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 755: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 780: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 780: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 780: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 805: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 805: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 805: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 830: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 830: Output port <res_ro> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 830: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 855: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 855: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 879: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 879: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 903: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 903: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 927: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 927: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 951: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 951: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 975: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone55.vhd" line 975: Output port <data> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Acquire_wp_nodt_vi_colon_Clone55> synthesized.

Synthesizing Unit <NiFpgaAG_000004ae_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000004ae_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000004ae_casestructureframe_0001.vhd" line 124: Output port <enable_out> of the instance <n_NiFpgaAG_000004af_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000004ae_casestructureframe_0001.vhd" line 137: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000004ae_casestructureframe_0001.vhd" line 308: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_try_without_deadtime_vi_1532> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_000004ae_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000004b1_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000004b1_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000004b1_casestructureframe_0000.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_1991> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000004b1_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone58>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000004b2_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone58.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone58> synthesized.

Synthesizing Unit <NiFpgaAG_000004b1_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000004b1_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000004b1_casestructureframe_0001.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_2039> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000004b1_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone59>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000004bd_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone59.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone59> synthesized.

Synthesizing Unit <LED_top_vi_colon_Clone65>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd".
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 288: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 344: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 374: Output port <cOvfl> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 374: Output port <cOutputValid> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 374: Output port <cReadyForInput> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 374: Output port <cEnableOut> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 422: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1431> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 451: Output port <cEnableOut> of the instance <n_Add_1420> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 550: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 567: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 584: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 601: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator_8969> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 622: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_2206> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 651: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator2_2244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 672: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_5306> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 757: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 789: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 801: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 813: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 845: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 857: Output port <ctrlind_00_Total_number_of_pulses_sent> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 857: Output port <enable_out> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 901: Output port <cEnableOut> of the instance <n_Select_909> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 921: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 938: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 938: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 963: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 963: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 963: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 988: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 988: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 988: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1013: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1013: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1013: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1038: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1038: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1062: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1062: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1086: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1086: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone65.vhd" line 1110: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 3-to-1 multiplexer for signal <s_2534> created at line 1159.
    Found 16-bit 3-to-1 multiplexer for signal <s_2540_2> created at line 1173.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_top_vi_colon_Clone65> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_16>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_16> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_12>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_12> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_12>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_12> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000552_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000552_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000552_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000552_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000552_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000553_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000553_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000553_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000553_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000553_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000554_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000554_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000554_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000554_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000554_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomNode> synthesized.

Synthesizing Unit <LED_rand_wait_vi_colon_Clone68>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 290: Output port <cEnableOut> of the instance <n_Increment_1122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 381: Output port <cEnableOut> of the instance <n_Increment_185> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 470: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 487: Output port <enable_out> of the instance <n_NiFpgaAG_00000561_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 500: Output port <enable_out> of the instance <n_SubVI_Latch_vi_1244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 569: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 586: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 586: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 586: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 611: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 611: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 611: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 636: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 636: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 661: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 661: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 661: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 686: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 686: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 711: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 711: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 735: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 735: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 759: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 784: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 784: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone68.vhd" line 808: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <LED_rand_wait_vi_colon_Clone68> synthesized.

Synthesizing Unit <NiFpgaAG_00000555_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000555_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000555_casestructureframe_0000.vhd" line 64: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000555_casestructureframe_0000.vhd" line 81: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_344> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000555_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000555_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000555_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000555_casestructureframe_0001.vhd" line 70: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000555_casestructureframe_0001.vhd" line 87: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000555_casestructureframe_0001.vhd" line 104: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_521> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000555_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000056d_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000056d_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_0000056d_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000056e_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000056e_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000056e_casestructureframe_0000.vhd" line 67: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000056e_casestructureframe_0000.vhd" line 84: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_729> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000056e_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000056e_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000056e_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000056e_casestructureframe_0001.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000056e_casestructureframe_0001.vhd" line 83: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_882> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000056e_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <Acquire_wp_nodt_vi_colon_Clone70>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 338: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 400: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 417: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 434: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 524: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 577: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_00000612_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 577: Output port <enable_out> of the instance <n_NiFpgaAG_00000612_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 634: Output port <cEnableOut> of the instance <n_Subtract_2469> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 675: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_2458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 706: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 706: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 730: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 730: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 730: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 755: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 755: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 755: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 780: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 780: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 780: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 805: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 805: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 805: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 830: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 830: Output port <res_ro> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 830: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 855: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 855: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 879: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 879: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 903: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 903: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 927: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 927: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 951: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 951: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 975: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone70.vhd" line 975: Output port <data> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Acquire_wp_nodt_vi_colon_Clone70> synthesized.

Synthesizing Unit <NiFpgaAG_000005bd_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000005bd_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000005bd_casestructureframe_0001.vhd" line 124: Output port <enable_out> of the instance <n_NiFpgaAG_000005be_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000005bd_casestructureframe_0001.vhd" line 137: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000005bd_casestructureframe_0001.vhd" line 308: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_try_without_deadtime_vi_1532> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_000005bd_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000005c0_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000005c0_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000005c0_casestructureframe_0000.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_1991> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000005c0_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone73>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000005c1_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone73.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone73> synthesized.

Synthesizing Unit <NiFpgaAG_000005c0_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000005c0_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000005c0_casestructureframe_0001.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_2039> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000005c0_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone74>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000005cc_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone74.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone74> synthesized.

Synthesizing Unit <LED_top_vi_colon_Clone80>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd".
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 288: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 344: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 374: Output port <cOvfl> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 374: Output port <cOutputValid> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 374: Output port <cReadyForInput> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 374: Output port <cEnableOut> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 422: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1431> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 451: Output port <cEnableOut> of the instance <n_Add_1420> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 550: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 567: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 584: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 601: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator_8969> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 622: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_2206> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 651: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator2_2244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 672: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_5306> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 757: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 789: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 801: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 813: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 845: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 857: Output port <ctrlind_00_Total_number_of_pulses_sent> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 857: Output port <enable_out> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 901: Output port <cEnableOut> of the instance <n_Select_909> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 921: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 938: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 938: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 963: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 963: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 963: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 988: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 988: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 988: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1013: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1013: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1013: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1038: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1038: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1062: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1062: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1086: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1086: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone80.vhd" line 1110: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 3-to-1 multiplexer for signal <s_2534> created at line 1159.
    Found 16-bit 3-to-1 multiplexer for signal <s_2540_2> created at line 1173.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_top_vi_colon_Clone80> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_17>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_17> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_13>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_13> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_13>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_13> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000661_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000661_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000661_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000661_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000661_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000662_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000662_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000662_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000662_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000662_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000663_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000663_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000663_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000663_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000663_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomNode> synthesized.

Synthesizing Unit <LED_rand_wait_vi_colon_Clone83>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 290: Output port <cEnableOut> of the instance <n_Increment_1122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 381: Output port <cEnableOut> of the instance <n_Increment_185> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 470: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 487: Output port <enable_out> of the instance <n_NiFpgaAG_00000670_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 500: Output port <enable_out> of the instance <n_SubVI_Latch_vi_1244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 569: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 586: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 586: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 586: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 611: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 611: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 611: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 636: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 636: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 661: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 661: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 661: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 686: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 686: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 711: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 711: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 735: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 735: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 759: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 784: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 784: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone83.vhd" line 808: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <LED_rand_wait_vi_colon_Clone83> synthesized.

Synthesizing Unit <NiFpgaAG_00000664_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000664_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000664_casestructureframe_0000.vhd" line 64: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000664_casestructureframe_0000.vhd" line 81: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_344> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000664_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000664_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000664_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000664_casestructureframe_0001.vhd" line 70: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000664_casestructureframe_0001.vhd" line 87: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000664_casestructureframe_0001.vhd" line 104: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_521> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000664_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000067c_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000067c_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_0000067c_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000067d_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000067d_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000067d_casestructureframe_0000.vhd" line 67: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000067d_casestructureframe_0000.vhd" line 84: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_729> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000067d_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000067d_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000067d_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000067d_casestructureframe_0001.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000067d_casestructureframe_0001.vhd" line 83: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_882> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000067d_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <Acquire_wp_nodt_vi_colon_Clone85>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 338: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 400: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 417: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 434: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 524: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 577: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_00000721_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 577: Output port <enable_out> of the instance <n_NiFpgaAG_00000721_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 634: Output port <cEnableOut> of the instance <n_Subtract_2469> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 675: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_2458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 706: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 706: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 730: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 730: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 730: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 755: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 755: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 755: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 780: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 780: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 780: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 805: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 805: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 805: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 830: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 830: Output port <res_ro> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 830: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 855: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 855: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 879: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 879: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 903: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 903: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 927: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 927: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 951: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 951: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 975: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone85.vhd" line 975: Output port <data> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Acquire_wp_nodt_vi_colon_Clone85> synthesized.

Synthesizing Unit <NiFpgaAG_000006cc_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000006cc_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000006cc_casestructureframe_0001.vhd" line 124: Output port <enable_out> of the instance <n_NiFpgaAG_000006cd_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000006cc_casestructureframe_0001.vhd" line 137: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000006cc_casestructureframe_0001.vhd" line 308: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_try_without_deadtime_vi_1532> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_000006cc_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000006cf_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000006cf_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000006cf_casestructureframe_0000.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_1991> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000006cf_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone88>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000006d0_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone88.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone88> synthesized.

Synthesizing Unit <NiFpgaAG_000006cf_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000006cf_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000006cf_casestructureframe_0001.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_2039> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000006cf_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone89>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000006db_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone89.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone89> synthesized.

Synthesizing Unit <LED_top_vi_colon_Clone95>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd".
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 288: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 344: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 374: Output port <cOvfl> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 374: Output port <cOutputValid> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 374: Output port <cReadyForInput> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 374: Output port <cEnableOut> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 422: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1431> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 451: Output port <cEnableOut> of the instance <n_Add_1420> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 550: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 567: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 584: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 601: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator_8969> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 622: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_2206> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 651: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator2_2244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 672: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_5306> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 757: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 789: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 801: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 813: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 845: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 857: Output port <ctrlind_00_Total_number_of_pulses_sent> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 857: Output port <enable_out> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 901: Output port <cEnableOut> of the instance <n_Select_909> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 921: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 938: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 938: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 963: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 963: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 963: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 988: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 988: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 988: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1013: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1013: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1013: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1038: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1038: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1062: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1062: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1086: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1086: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone95.vhd" line 1110: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 3-to-1 multiplexer for signal <s_2534> created at line 1159.
    Found 16-bit 3-to-1 multiplexer for signal <s_2540_2> created at line 1173.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_top_vi_colon_Clone95> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_18>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/floatingfeedbackginit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_18> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_14>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_14> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_14>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregistercorebase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_14> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000770_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000770_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000770_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000770_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000770_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000771_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000771_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000771_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000771_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000771_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000772_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000772_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000772_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000772_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000772_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomNode> synthesized.

Synthesizing Unit <LED_rand_wait_vi_colon_Clone98>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 290: Output port <cEnableOut> of the instance <n_Increment_1122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 381: Output port <cEnableOut> of the instance <n_Increment_185> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 470: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 487: Output port <enable_out> of the instance <n_NiFpgaAG_0000077f_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 500: Output port <enable_out> of the instance <n_SubVI_Latch_vi_1244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 569: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 586: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 586: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 586: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 611: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 611: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 611: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 636: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 636: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 661: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 661: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 661: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 686: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 686: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 711: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 711: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 735: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 735: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 759: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 784: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 784: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone98.vhd" line 808: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <LED_rand_wait_vi_colon_Clone98> synthesized.

Synthesizing Unit <NiFpgaAG_00000773_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000773_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000773_casestructureframe_0000.vhd" line 64: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000773_casestructureframe_0000.vhd" line 81: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_344> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000773_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000773_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000773_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000773_casestructureframe_0001.vhd" line 70: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000773_casestructureframe_0001.vhd" line 87: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000773_casestructureframe_0001.vhd" line 104: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_521> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000773_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000078b_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000078b_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_0000078b_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000078c_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000078c_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000078c_casestructureframe_0000.vhd" line 67: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000078c_casestructureframe_0000.vhd" line 84: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_729> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000078c_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000078c_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000078c_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000078c_casestructureframe_0001.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000078c_casestructureframe_0001.vhd" line 83: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_882> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000078c_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <Acquire_wp_nodt_vi_colon_Clone100>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 338: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 400: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 417: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 434: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 524: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 577: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_00000830_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 577: Output port <enable_out> of the instance <n_NiFpgaAG_00000830_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 634: Output port <cEnableOut> of the instance <n_Subtract_2469> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 675: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_2458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 706: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 706: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 730: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 730: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 730: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 755: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 755: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 755: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 780: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 780: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 780: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 805: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 805: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 805: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 830: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 830: Output port <res_ro> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 830: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 855: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 855: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 879: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 879: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 903: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 903: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 927: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 927: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 951: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 951: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 975: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone100.vhd" line 975: Output port <data> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Acquire_wp_nodt_vi_colon_Clone100> synthesized.

Synthesizing Unit <NiFpgaAG_000007db_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000007db_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000007db_casestructureframe_0001.vhd" line 124: Output port <enable_out> of the instance <n_NiFpgaAG_000007dc_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000007db_casestructureframe_0001.vhd" line 137: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000007db_casestructureframe_0001.vhd" line 308: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_try_without_deadtime_vi_1532> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_000007db_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000007de_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000007de_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000007de_casestructureframe_0000.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_1991> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000007de_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone103>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000007df_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone103.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone103> synthesized.

Synthesizing Unit <NiFpgaAG_000007de_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000007de_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000007de_casestructureframe_0001.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_2039> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000007de_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone104>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000007ea_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone104.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone104> synthesized.

Synthesizing Unit <LED_top_vi_colon_Clone110>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd".
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 288: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_1510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 344: Output port <cEnableOut> of the instance <n_To_Fixed_dash_Point_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 374: Output port <cOvfl> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 374: Output port <cOutputValid> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 374: Output port <cReadyForInput> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 374: Output port <cEnableOut> of the instance <n_High_Throughput_Multiply_689_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 422: Output port <cEnableOut> of the instance <n_To_Unsigned_Long_Integer_1431> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 451: Output port <cEnableOut> of the instance <n_Add_1420> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 550: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 567: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 584: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 601: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator_8969> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 622: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_2206> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 651: Output port <enable_out> of the instance <n_SubVI_White_Noise_Generator2_2244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 672: Output port <cEnableOut> of the instance <n_To_Unsigned_Word_Integer_5306> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 757: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 789: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 801: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 813: Output port <cEnableOut> of the instance <n_prim_CVT_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 845: Output port <enable_out> of the instance <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 857: Output port <ctrlind_00_Total_number_of_pulses_sent> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 857: Output port <enable_out> of the instance <n_SubVI_LED_rand_wait_vi_3073> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 901: Output port <cEnableOut> of the instance <n_Select_909> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 921: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 938: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 938: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 963: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 963: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 963: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 988: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 988: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 988: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1013: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1013: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1013: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1038: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1038: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1062: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1062: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1086: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1086: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_top_vi_colon_clone110.vhd" line 1110: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 3-to-1 multiplexer for signal <s_2534> created at line 1159.
    Found 16-bit 3-to-1 multiplexer for signal <s_2540_2> created at line 1173.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_top_vi_colon_Clone110> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_0000087f_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_0000087f_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_0000087f_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000880_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000880_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000880_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000880_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000880_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomNode> synthesized.

Synthesizing Unit <LookUp_Table_1D_NiFpgaAG_00000881_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000881_customnode.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/lookup_table_1d_nifpgaag_00000881_customnode.vhd" line 102: Output port <DataOutB> of the instance <uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LookUp_Table_1D_NiFpgaAG_00000881_CustomNode> synthesized.

Synthesizing Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomNode>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/lut_lookup_table_1d_nifpgaag_00000881_customnode.vhd".
WARNING:Xst:647 - Input <FractIndex<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InvertB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomNode> synthesized.

Synthesizing Unit <LED_rand_wait_vi_colon_Clone113>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000007<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 290: Output port <cEnableOut> of the instance <n_Increment_1122> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 381: Output port <cEnableOut> of the instance <n_Increment_185> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 470: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 487: Output port <enable_out> of the instance <n_NiFpgaAG_0000088e_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 500: Output port <enable_out> of the instance <n_SubVI_Latch_vi_1244> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 569: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 586: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 586: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 586: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 611: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 611: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 611: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 636: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 636: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 661: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 661: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 661: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 686: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 686: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 711: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 711: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 735: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 735: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 759: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 784: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 784: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/led_rand_wait_vi_colon_clone113.vhd" line 808: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   8 Multiplexer(s).
Unit <LED_rand_wait_vi_colon_Clone113> synthesized.

Synthesizing Unit <NiFpgaAG_00000882_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000882_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000882_casestructureframe_0000.vhd" line 64: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000882_casestructureframe_0000.vhd" line 81: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_344> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <NiFpgaAG_00000882_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000882_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000882_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000005<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000882_casestructureframe_0001.vhd" line 70: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000882_casestructureframe_0001.vhd" line 87: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000882_casestructureframe_0001.vhd" line 104: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_521> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000882_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000089a_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089a_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_0000089a_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000089b_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089b_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089b_casestructureframe_0000.vhd" line 67: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089b_casestructureframe_0000.vhd" line 84: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_729> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000089b_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000089b_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089b_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089b_casestructureframe_0001.vhd" line 66: Output port <enable_out> of the instance <n_resholder_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_0000089b_casestructureframe_0001.vhd" line 83: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_882> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000089b_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <Acquire_wp_nodt_vi_colon_Clone115>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd".
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 338: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 400: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 417: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 434: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 524: Output port <enable_out> of the instance <n_SubVI_Latch_vi_2416> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 577: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_0000093f_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 577: Output port <enable_out> of the instance <n_NiFpgaAG_0000093f_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 634: Output port <cEnableOut> of the instance <n_Subtract_2469> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 675: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_2458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 706: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 706: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 730: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 730: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 730: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 755: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 755: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 755: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 780: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 780: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 780: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 805: Output port <res_wo> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 805: Output port <res_ro> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 805: Output port <data> of the instance <n_SubVICtlOrInd_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 830: Output port <res_wo> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 830: Output port <res_ro> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 830: Output port <data> of the instance <n_SubVICtlOrInd_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 855: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 855: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 879: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 879: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 903: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 903: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 927: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 927: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 951: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 951: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 975: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/acquire_wp_nodt_vi_colon_clone115.vhd" line 975: Output port <data> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Acquire_wp_nodt_vi_colon_Clone115> synthesized.

Synthesizing Unit <NiFpgaAG_000008ea_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008ea_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008ea_casestructureframe_0001.vhd" line 124: Output port <enable_out> of the instance <n_NiFpgaAG_000008eb_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008ea_casestructureframe_0001.vhd" line 137: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008ea_casestructureframe_0001.vhd" line 308: Output port <enable_out> of the instance <n_SubVI_Circular_Buffer_try_without_deadtime_vi_1532> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_000008ea_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000008ed_CaseStructureFrame_0000>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008ed_casestructureframe_0000.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008ed_casestructureframe_0000.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_1991> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000008ed_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone118>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000008ee_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone118.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone118> synthesized.

Synthesizing Unit <NiFpgaAG_000008ed_CaseStructureFrame_0001>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008ed_casestructureframe_0001.vhd".
WARNING:Xst:647 - Input <casesel<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_000008ed_casestructureframe_0001.vhd" line 30: Output port <enable_out> of the instance <n_SubVI_bitmanip_vi_2039> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000008ed_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <bitmanip_vi_colon_Clone119>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 52: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 69: Output port <cEnableOut> of the instance <n_Number_To_Boolean_Array_409> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 91: Output port <enable_out> of the instance <n_NiFpgaAG_000008f9_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 102: Output port <cEnableOut> of the instance <n_Boolean_Array_To_Number_991> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 127: Output port <cEnableOut> of the instance <n_To_Word_Integer_1061> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 156: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 173: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 173: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 197: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 197: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 197: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bitmanip_vi_colon_clone119.vhd" line 222: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bitmanip_vi_colon_Clone119> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_2431>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_timedloopcontrollercontainer_2431.vhd".
WARNING:Xst:647 - Input <iClkFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClkFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_timedloopcontrollercontainer_2431.vhd" line 215: Output port <oEnableOut> of the instance <TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_2431> synthesized.

Synthesizing Unit <TimedLoopCore_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/timedloopcore.vhd".
    Summary:
	no macro.
Unit <TimedLoopCore_2> synthesized.

Synthesizing Unit <TimedLoopDomainCrosser_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/timedloopdomaincrosser.vhd".
    Found 1-bit register for signal <oLEnableOut>.
    Found 1-bit register for signal <iEnableClrDelayed>.
    Found 3-bit register for signal <EnableInAndClr.IClkIsExternal.iEnableInState>.
    Found 3-bit register for signal <iEnableInDelays>.
    Found 2-bit register for signal <iEoState>.
    Found finite state machine <FSM_5> for signal <EnableInAndClr.IClkIsExternal.iEnableInState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | IClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <iEoState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | IClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitingforloopenableoutassertion               |
    | Power Up State     | waitingforloopenableoutassertion               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 5-to-1 multiplexer for signal <iLoopReady> created at line 221.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <TimedLoopDomainCrosser_2> synthesized.

Synthesizing Unit <HandshakeSLV_Ack_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakeslv_ack.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakeslv_ack.vhd" line 57: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_Ack_2> synthesized.

Synthesizing Unit <HandshakeBase_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 146-bit register for signal <iLclStoredData>.
    Summary:
	inferred 158 D-type flip-flop(s).
Unit <HandshakeBase_3> synthesized.

Synthesizing Unit <DFlopSlvResetVal_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000984_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000984_sequenceframe.vhd".
    Summary:
	no macro.
Unit <NiFpgaAG_00000984_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000985_SequenceFrame>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000985_sequenceframe.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000985_sequenceframe.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_18799_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaag_00000985_sequenceframe.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_18799_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000985_SequenceFrame> synthesized.

Synthesizing Unit <InvisibleResholder>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/invisibleresholder.vhd".
WARNING:Xst:647 - Input <FromResbusholddummy<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ToResbusholddummy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <InvisibleResholder> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalInput_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfpgastockdigitalinput.vhd".
    Set property "syn_maxfan = 1000000" for signal <cFirstRegister_ms>.
    Set property "IOB = TRUE" for signal <cFirstRegister_ms>.
    Set property "syn_maxfan = 1000000" for signal <cSecondRegister>.
    Found 1-bit register for signal <cSecondRegister>.
    Found 1-bit register for signal <cFirstRegister_ms>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalInput_1> synthesized.

Synthesizing Unit <bushold>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd".
WARNING:Xst:647 - Input <dummyFromReshold<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTrigger_0_ctl_0HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResRecord_Size_only_data_ctl_1HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTrigger_1_ctl_2HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTrigger_3_ctl_3HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTrigger_2_ctl_4HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTrigger_7_ctl_5HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTrigger_6_ctl_6HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTrigger_5_ctl_7HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTrigger_4_ctl_8HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResInit_Done_ind_9HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResIO_Module_bksl_ADC_Error_A_ind_10HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResIO_Module_bksl_ADC_Error_B_ind_11HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResZhash_of_pretrigger_ctl_13HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromRescircular_buffer_length_ctl_14HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResTestpulse_Time_Delay_20_ns_ticks_ctl_15HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResTestpulser_On_slash_Off_ctl_16HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResDMA_FIFO_Timed_Out_ques_ind_17HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResStop_FPGA_and_exit_ctl_18HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResTimestamp_ind_19HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromReschannel_0_on_slash_off_ctl_20HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromReschannel_2_on_slash_off_ctl_21HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromReschannel_1_on_slash_off_ctl_22HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromReschannel_3_on_slash_off_ctl_23HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromReschannel_4_on_slash_off_ctl_24HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromReschannel_5_on_slash_off_ctl_25HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromReschannel_6_on_slash_off_ctl_26HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromReschannel_7_on_slash_off_ctl_27HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResinitial_value_ctl_28HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResTestpulse_duration_20_ns_ticks_ctl_29HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lvFpgaIoModClipClock0FromResLocation_ctl_30HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResIO_Module_bksl_Pll_Unlocked_ind_12HostWrite<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 720: Output port <iStoredData> of the instance <RioClk40Crossing.RioClk40FromInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 736: Output port <iStoredData> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 736: Output port <iReady> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 736: Output port <iOResetStatus> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 983: Output port <iStoredData> of the instance <LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0FromInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 983: Output port <iOResetStatus> of the instance <LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0FromInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 999: Output port <iStoredData> of the instance <LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 999: Output port <iReady> of the instance <LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 999: Output port <iOResetStatus> of the instance <LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 1535: Output port <cRegDataOut> of the instance <MiteClkShifter.ShiftRegister> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/bushold.vhd" line 1535: Output port <cRegWrite> of the instance <MiteClkShifter.ShiftRegister> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dummyToReshold> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <miteClkToResViControlHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <miteClkToResViControlHostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <miteClkToResDiagramResetHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <miteClkToResDiagramResetHostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <miteClkToResViSignatureHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_0_ctl_0HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_0_ctl_0HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResRecord_Size_only_data_ctl_1HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResRecord_Size_only_data_ctl_1HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_1_ctl_2HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_1_ctl_2HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_3_ctl_3HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_3_ctl_3HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_2_ctl_4HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_2_ctl_4HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_7_ctl_5HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_7_ctl_5HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_6_ctl_6HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_6_ctl_6HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_5_ctl_7HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_5_ctl_7HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_4_ctl_8HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTrigger_4_ctl_8HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResInit_Done_ind_9HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResInit_Done_ind_9HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResIO_Module_bksl_ADC_Error_A_ind_10HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResIO_Module_bksl_ADC_Error_A_ind_10HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResIO_Module_bksl_ADC_Error_B_ind_11HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResIO_Module_bksl_ADC_Error_B_ind_11HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResZhash_of_pretrigger_ctl_13HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResZhash_of_pretrigger_ctl_13HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToRescircular_buffer_length_ctl_14HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToRescircular_buffer_length_ctl_14HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResTestpulse_Time_Delay_20_ns_ticks_ctl_15HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResTestpulse_Time_Delay_20_ns_ticks_ctl_15HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResTestpulser_On_slash_Off_ctl_16HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResTestpulser_On_slash_Off_ctl_16HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResDMA_FIFO_Timed_Out_ques_ind_17HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResDMA_FIFO_Timed_Out_ques_ind_17HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResStop_FPGA_and_exit_ctl_18HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResStop_FPGA_and_exit_ctl_18HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTimestamp_ind_19HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResTimestamp_ind_19HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_0_on_slash_off_ctl_20HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_0_on_slash_off_ctl_20HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_2_on_slash_off_ctl_21HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_2_on_slash_off_ctl_21HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_1_on_slash_off_ctl_22HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_1_on_slash_off_ctl_22HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_3_on_slash_off_ctl_23HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_3_on_slash_off_ctl_23HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_4_on_slash_off_ctl_24HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_4_on_slash_off_ctl_24HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_5_on_slash_off_ctl_25HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_5_on_slash_off_ctl_25HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_6_on_slash_off_ctl_26HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_6_on_slash_off_ctl_26HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_7_on_slash_off_ctl_27HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToReschannel_7_on_slash_off_ctl_27HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResinitial_value_ctl_28HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResinitial_value_ctl_28HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResTestpulse_duration_20_ns_ticks_ctl_29HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResTestpulse_duration_20_ns_ticks_ctl_29HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResLocation_ctl_30HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lvFpgaIoModClipClock0ToResLocation_ctl_30HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResIO_Module_bksl_Pll_Unlocked_ind_12HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResIO_Module_bksl_Pll_Unlocked_ind_12HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RioClk40Shifter.RioClk40SrDataOut> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 13-bit comparator greater for signal <RioClk40Crossing.RioClk40AddrInThisDomain> created at line 694
    Found 13-bit comparator greater for signal <iRegPortInLvFpgaIoModClipClock0_Address[12]_GND_6300_o_LessThan_61_o> created at line 943
    Summary:
	inferred   2 Comparator(s).
	inferred  79 Multiplexer(s).
Unit <bushold> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_1> synthesized.

Synthesizing Unit <DFlopBool_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopbool.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBool_1> synthesized.

Synthesizing Unit <DFlopSlvResetVal_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_4> synthesized.

Synthesizing Unit <ResetSync_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resetsync.vhd".
    Set property "equivalent_register_removal = no".
    Found 1-bit register for signal <c1ResetFromOClk_ms>.
    Found 1-bit register for signal <c1ResetFromOClk>.
    Found 1-bit register for signal <c2ResetLcl>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ResetSync_1> synthesized.

Synthesizing Unit <DFlopBool_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopbool.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBool_2> synthesized.

Synthesizing Unit <DFlop_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflop.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlop_2> synthesized.

Synthesizing Unit <DFlopBoolFallingEdge>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopboolfallingedge.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBoolFallingEdge> synthesized.

Synthesizing Unit <DFlopFallingEdge>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopfallingedge.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlopFallingEdge> synthesized.

Synthesizing Unit <ResetSync_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/resetsync.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/resetsync.vhd" line 86: Output port <cQ> of the instance <c2ResetFe_msx> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <c1ResetFromOClk_ms>.
    Found 1-bit register for signal <c1ResetFromOClk>.
    Found 1-bit register for signal <c2ResetLcl>.
    Found 1-bit register for signal <c2ResetRe_ms>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ResetSync_2> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_2> synthesized.

Synthesizing Unit <DFlopSlvResetVal_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_5> synthesized.

Synthesizing Unit <NiFpgaRegFrameworkShiftReg_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregframeworkshiftreg.vhd".
    Found 1-bit register for signal <ReadBlk.cRegReadLoc>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse1>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse2>.
    Found 1-bit register for signal <cReadShift>.
    Found 32-bit register for signal <cShiftReg>.
    Found 2-bit register for signal <cCounter>.
    Found 2-bit subtractor for signal <GND_6698_o_GND_6698_o_sub_5_OUT<1:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <NiFpgaRegFrameworkShiftReg_1> synthesized.

Synthesizing Unit <DoubleSyncBoolAsyncIn>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/doublesyncboolasyncin.vhd".
    Summary:
	no macro.
Unit <DoubleSyncBoolAsyncIn> synthesized.

Synthesizing Unit <DoubleSyncSlAsyncIn>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/doublesyncslasyncin.vhd".
    Summary:
	no macro.
Unit <DoubleSyncSlAsyncIn> synthesized.

Synthesizing Unit <DoubleSyncAsyncInBase>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/doublesyncasyncinbase.vhd".
    Set property "syn_maxfan = 1000000" for signal <oSig_ms>.
    Set property "syn_keep = true" for signal <oSig_ms>.
    Summary:
	no macro.
Unit <DoubleSyncAsyncInBase> synthesized.

Synthesizing Unit <NiFpgaRegFrameworkShiftReg_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaregframeworkshiftreg.vhd".
    Found 1-bit register for signal <ReadBlk.cRegReadLoc>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse1>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse2>.
    Found 1-bit register for signal <cReadShift>.
    Found 96-bit register for signal <cShiftReg>.
    Found 3-bit register for signal <cCounter>.
    Found 3-bit subtractor for signal <GND_6702_o_GND_6702_o_sub_5_OUT<2:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <NiFpgaRegFrameworkShiftReg_2> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfpgastockdigitaloutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
    Found 1-bit register for signal <cSyncRegister>.
    Found 1-bit register for signal <cEnableOut>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_1> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfpgastockdigitaloutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
    Found 1-bit register for signal <cEnableOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_2> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfpgastockdigitaloutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<3:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cEnableOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_3> synthesized.

Synthesizing Unit <TopEnablePassThru>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/topenablepassthru.vhd".
WARNING:Xst:647 - Input <clkTopEnablesFromReshold<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <TopEnablePassThru> synthesized.

Synthesizing Unit <NiFpgaFifoResource_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd".
WARNING:Xst:647 - Input <iCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 169: Output port <oPopFromClear> of the instance <GenClearControl.ClearControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 307: Output port <iEmptyCount> of the instance <TypeSelector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 307: Output port <oFullCount> of the instance <TypeSelector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 307: Output port <iPushFlag> of the instance <TypeSelector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 307: Output port <oPopFlag> of the instance <TypeSelector> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'iCountEmptyCountLoc', unconnected in block 'NiFpgaFifoResource_1', is tied to its initial value (10100).
WARNING:Xst:2935 - Signal 'oCountFullCountLoc', unconnected in block 'NiFpgaFifoResource_1', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 'iCountEnableOut', unconnected in block 'NiFpgaFifoResource_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oCountEnableOut', unconnected in block 'NiFpgaFifoResource_1', is tied to its initial value (0).
    Summary:
	no macro.
Unit <NiFpgaFifoResource_1> synthesized.

Synthesizing Unit <NiFpgaFifoClearControl_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifoclearcontrol.vhd".
WARNING:Xst:647 - Input <oEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'oPopFromClear', unconnected in block 'NiFpgaFifoClearControl_1', is tied to its initial value (0).
    Found 1-bit register for signal <cDisable>.
    Found 1-bit register for signal <cEnableOutLoc>.
    Found 1-bit register for signal <ClearRequestNoSCL.cDelayedEnableIn>.
    Found 3-bit register for signal <cDisablerState>.
    Found finite state machine <FSM_7> for signal <cDisablerState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | CClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaFifoClearControl_1> synthesized.

Synthesizing Unit <DoubleSyncBool>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/doublesyncbool.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/doublesyncbool.vhd" line 58: Output port <iSigOut> of the instance <DoubleSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DoubleSyncBool> synthesized.

Synthesizing Unit <DoubleSyncBase>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/doublesyncbase.vhd".
    Set property "KEEP_HIERARCHY = TRUE".
    Set property "syn_keep = true" for signal <iDlySig>.
    Summary:
	no macro.
Unit <DoubleSyncBase> synthesized.

Synthesizing Unit <NiFpgaFifoPortReset_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifoportreset.vhd".
    Found 1-bit register for signal <oResetDly>.
    Found 1-bit register for signal <iResetFromPopDly>.
    Found 1-bit register for signal <iResetFromPopDlyDly>.
    Found 1-bit register for signal <oPopDoneState>.
    Found 1-bit register for signal <cPushClearDoneLocDly>.
    Found 1-bit register for signal <iResetDly>.
    Found 1-bit register for signal <iPushDoneState>.
    Found 1-bit register for signal <oResetFromPushDly>.
    Found 1-bit register for signal <oResetFromPushDlyDly>.
    Found 1-bit register for signal <cPopClearDoneLocDly>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <NiFpgaFifoPortReset_1> synthesized.

Synthesizing Unit <NiFpgaPulseSyncBaseWrapper>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgapulsesyncbasewrapper.vhd".
    Found 1-bit register for signal <oRegisteredSigAck>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiFpgaPulseSyncBaseWrapper> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifopushpopcontrol.vhd".
WARNING:Xst:647 - Input <cTimeoutValue<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_1> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifopushpopcontrol.vhd".
WARNING:Xst:647 - Input <cTimeoutValue<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_2> synthesized.

Synthesizing Unit <NiFpgaFifoTypeSelector_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifotypeselector.vhd".
WARNING:Xst:647 - Input <OClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oDisablePop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoTypeSelector_1> synthesized.

Synthesizing Unit <NiFpgaDistributedRamFifo_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadistributedramfifo.vhd".
WARNING:Xst:2935 - Signal 'cPushFlag', unconnected in block 'NiFpgaDistributedRamFifo_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'cPopFlag', unconnected in block 'NiFpgaDistributedRamFifo_1', is tied to its initial value (0).
    Found 5-bit register for signal <cWriteAddr>.
    Found 5-bit register for signal <cFullCountLoc>.
    Found 5-bit register for signal <cReadAddr>.
    Found 5-bit register for signal <cEmptyCountLoc>.
    Found 5-bit adder for signal <cReadAddr[4]_GND_6716_o_add_4_OUT> created at line 1241.
    Found 5-bit adder for signal <cWriteAddr[4]_GND_6716_o_add_8_OUT> created at line 1241.
    Found 5-bit adder for signal <cFullCountLoc[4]_GND_6716_o_add_12_OUT> created at line 1241.
    Found 5-bit adder for signal <cEmptyCountLoc[4]_GND_6716_o_add_16_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_6716_o_GND_6716_o_sub_11_OUT<4:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_6716_o_GND_6716_o_sub_15_OUT<4:0>> created at line 1308.
    Found 5-bit comparator greater for signal <cReadAddr[4]_PWR_1004_o_LessThan_3_o> created at line 101
    Found 5-bit comparator greater for signal <cWriteAddr[4]_PWR_1004_o_LessThan_7_o> created at line 105
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <NiFpgaDistributedRamFifo_1> synthesized.

Synthesizing Unit <NiFpgaDistributedRam_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadistributedram.vhd".
WARNING:Xst:647 - Input <cWriteAddress<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cReadAddress<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <cRAM>, simulation mismatch.
    Found 20x64-bit dual-port RAM <Mram_cRAM> for signal <cRAM>.
    Summary:
	inferred   1 RAM(s).
Unit <NiFpgaDistributedRam_1> synthesized.

Synthesizing Unit <NiFpgaFifoResource_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd".
WARNING:Xst:647 - Input <iCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 169: Output port <oPopFromClear> of the instance <GenClearControl.ClearControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 307: Output port <iEmptyCount> of the instance <TypeSelector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 307: Output port <oFullCount> of the instance <TypeSelector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 307: Output port <iPushFlag> of the instance <TypeSelector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafiforesource.vhd" line 307: Output port <oPopFlag> of the instance <TypeSelector> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'iCountEmptyCountLoc', unconnected in block 'NiFpgaFifoResource_2', is tied to its initial value (10100).
WARNING:Xst:2935 - Signal 'oCountFullCountLoc', unconnected in block 'NiFpgaFifoResource_2', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 'iCountEnableOut', unconnected in block 'NiFpgaFifoResource_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oCountEnableOut', unconnected in block 'NiFpgaFifoResource_2', is tied to its initial value (0).
    Summary:
	no macro.
Unit <NiFpgaFifoResource_2> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifopushpopcontrol.vhd".
WARNING:Xst:647 - Input <cTimeoutValue<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_3> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifopushpopcontrol.vhd".
WARNING:Xst:647 - Input <cTimeoutValue<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_4> synthesized.

Synthesizing Unit <NiFpgaFifoTypeSelector_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifotypeselector.vhd".
WARNING:Xst:647 - Input <OClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oDisablePop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoTypeSelector_2> synthesized.

Synthesizing Unit <NiFpgaDistributedRamFifo_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadistributedramfifo.vhd".
WARNING:Xst:2935 - Signal 'cPushFlag', unconnected in block 'NiFpgaDistributedRamFifo_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'cPopFlag', unconnected in block 'NiFpgaDistributedRamFifo_2', is tied to its initial value (0).
    Found 5-bit register for signal <cWriteAddr>.
    Found 5-bit register for signal <cFullCountLoc>.
    Found 5-bit register for signal <cReadAddr>.
    Found 5-bit register for signal <cEmptyCountLoc>.
    Found 5-bit adder for signal <cReadAddr[4]_GND_6781_o_add_4_OUT> created at line 1241.
    Found 5-bit adder for signal <cWriteAddr[4]_GND_6781_o_add_8_OUT> created at line 1241.
    Found 5-bit adder for signal <cFullCountLoc[4]_GND_6781_o_add_12_OUT> created at line 1241.
    Found 5-bit adder for signal <cEmptyCountLoc[4]_GND_6781_o_add_16_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_6781_o_GND_6781_o_sub_11_OUT<4:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_6781_o_GND_6781_o_sub_15_OUT<4:0>> created at line 1308.
    Found 5-bit comparator greater for signal <cReadAddr[4]_PWR_1013_o_LessThan_3_o> created at line 101
    Found 5-bit comparator greater for signal <cWriteAddr[4]_PWR_1013_o_LessThan_7_o> created at line 105
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <NiFpgaDistributedRamFifo_2> synthesized.

Synthesizing Unit <NiFpgaDistributedRam_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadistributedram.vhd".
WARNING:Xst:647 - Input <cWriteAddress<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cReadAddress<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <cRAM>, simulation mismatch.
    Found 20x16-bit dual-port RAM <Mram_cRAM> for signal <cRAM>.
    Summary:
	inferred   1 RAM(s).
Unit <NiFpgaDistributedRam_2> synthesized.

Synthesizing Unit <FPGAwFIFOn16>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/fpgawfifon16.vhd".
WARNING:Xst:647 - Input <CClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/fpgawfifon16.vhd" line 423: Output port <cDisableAck> of the instance <PushControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/fpgawfifon16.vhd" line 472: Output port <cDisableAck> of the instance <PopControl> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'iCountEmptyCountLoc', unconnected in block 'FPGAwFIFOn16', is tied to its initial value (100000000000100).
WARNING:Xst:2935 - Signal 'oCountFullCountLoc', unconnected in block 'FPGAwFIFOn16', is tied to its initial value (000000000000000).
WARNING:Xst:2935 - Signal 'cClearEnableOut', unconnected in block 'FPGAwFIFOn16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iCountEnableOut', unconnected in block 'FPGAwFIFOn16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oCountEnableOut', unconnected in block 'FPGAwFIFOn16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iDisablePushFromClearControl', unconnected in block 'FPGAwFIFOn16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oDisablePopFromClearControl', unconnected in block 'FPGAwFIFOn16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oPopFromClearControl', unconnected in block 'FPGAwFIFOn16', is tied to its initial value (0).
    Summary:
	no macro.
Unit <FPGAwFIFOn16> synthesized.

Synthesizing Unit <NiFpgaBuiltInFifoResetControl>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgabuiltinfiforesetcontrol.vhd".
    Set property "syn_keep = true" for signal <BuiltInFifoInputEn.iTopEnInLatch>.
    Set property "syn_keep = true" for signal <BuiltInFifoInputEn.oTopEnInLatch>.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgabuiltinfiforesetcontrol.vhd" line 268: Output port <oSig> of the instance <BuiltInFifoInputEn.TopEnInFromOClkSyncToIClk> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BuiltInFifoRst.iBuiltInFifoRstReg>.
    Found 1-bit register for signal <BuiltInFifoInputEn.iTopEnInLatch>.
    Found 1-bit register for signal <BuiltInFifoInputEn.oTopEnInLatch>.
    Found 5-bit register for signal <BuiltInFifoInputEn.iTimerCount>.
    Found 5-bit subtractor for signal <GND_6899_o_GND_6899_o_sub_2_OUT<4:0>> created at line 195.
    WARNING:Xst:2404 -  FFs/Latches <BuiltInFifoInputEn.oTimerCount<4:4>> (without init value) have a constant value of 1 in block <NiFpgaBuiltInFifoResetControl>.
    WARNING:Xst:2404 -  FFs/Latches <BuiltInFifoInputEn.oTimerCount<4:4>> (without init value) have a constant value of 0 in block <NiFpgaBuiltInFifoResetControl>.
    WARNING:Xst:2404 -  FFs/Latches <BuiltInFifoInputEn.oTimerCount<4:4>> (without init value) have a constant value of 1 in block <NiFpgaBuiltInFifoResetControl>.
    WARNING:Xst:2404 -  FFs/Latches <BuiltInFifoInputEn.oTimerCount<4:3>> (without init value) have a constant value of 0 in block <NiFpgaBuiltInFifoResetControl>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaBuiltInFifoResetControl> synthesized.

Synthesizing Unit <DoubleSyncBoolAsyncIn_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/doublesyncboolasyncin.vhd".
    Summary:
	no macro.
Unit <DoubleSyncBoolAsyncIn_1> synthesized.

Synthesizing Unit <Interface>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd".
WARNING:Xst:647 - Input <rioClk40TowHostwFIFOWritePortFromReshold<3:49>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaRwDataOutArray<0>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaRwDataOutArray<1>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaRwDataOutArray<2>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaRwCountArray<0>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaRwCountArray<1>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaRwCountArray<2>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaCtEnableOutArray> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaCtCountArray<0>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaCtCountArray<1>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <DmaCtCountArray<2>> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <bIrqStatusInArray[0]_Status> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <mIrq> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <bIrqInArray[0]_EnableOut> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/interface.vhd" line 130: Output port <bIrqStatusInArray[0]_EnableOut> of the instance <MiteInterfacex> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DmaClkArray<1:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwEnableInArray<1:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwEnableOutClearArray<1:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableInArray> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableOutClearArray> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IrqClkArray> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mIpIrqVec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mDmaReady> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Interface> synthesized.

Synthesizing Unit <MiteInterface>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/miteinterface.vhd".
WARNING:Xst:647 - Input <DmaClkArray<1:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaRwEnableInArray<1:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaRwEnableOutClearArray<1:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaRwDataInArray<1><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaRwDataInArray<2><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaRwTimeoutArray<1><31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaRwTimeoutArray<2><31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaCtEnableInArray<1:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaCtEnableOutClearArray<1:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mDmaAck_n<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <DmaBlk.mDtackOE>.
    Found 1-bit register for signal <DmaBlk.mDtack>.
    Found 32-bit register for signal <mIoDataOut>.
    Found 1-bit tristate buffer for signal <mIoDtack_n> created at line 613
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <MiteInterface> synthesized.

Synthesizing Unit <MiteInterfaceOutputEnables>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/miteinterfaceoutputenables.vhd".
    Found 1-bit register for signal <mDataOE>.
    Found 1-bit register for signal <mIoReadyOE>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <MiteInterfaceOutputEnables> synthesized.

Synthesizing Unit <RegisterAccess>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/registeraccess.vhd".
WARNING:Xst:647 - Input <mDmaAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <mIoAddrDly>.
    Found 32-bit register for signal <mIoDataInDly>.
    Summary:
	inferred  47 D-type flip-flop(s).
Unit <RegisterAccess> synthesized.

Synthesizing Unit <RegisterAccess32>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/registeraccess32.vhd".
WARNING:Xst:647 - Input <mIoAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mWriteIoReady>.
    Found 1-bit register for signal <mReadIoReady>.
    Found 1-bit register for signal <mRegPortIn_Rd>.
    Found 1-bit register for signal <mRegPortIn_Wt>.
    Found 32-bit register for signal <RegisterBlk.mIoDataOutReg>.
    Found 2-bit register for signal <WriteBlk.mWriteState>.
    Found 2-bit register for signal <ReadBlk.mReadState>.
    Found 16-bit register for signal <TimeoutManager.mCount>.
    Found finite state machine <FSM_8> for signal <WriteBlk.mWriteState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | MiteClk (rising_edge)                          |
    | Reset              | aMiteReset (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <ReadBlk.mReadState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | MiteClk (rising_edge)                          |
    | Reset              | aMiteReset (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <TimeoutManager.mCount[15]_GND_6915_o_add_17_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <RegisterAccess32> synthesized.

Synthesizing Unit <MiteDmaComponent>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/mitedmacomponent.vhd".
WARNING:Xst:647 - Input <mIoDataIn<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mIoWt_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/mitedmacomponent.vhd" line 123: Output port <pDisable> of the instance <EnableChains> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'bDataOutFromFifo', unconnected in block 'MiteDmaComponent', is tied to its initial value (0000000000000000).
    Summary:
	no macro.
Unit <MiteDmaComponent> synthesized.

Synthesizing Unit <MiteDmaComponentEnableChain>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/mitedmacomponentenablechain.vhd".
WARNING:Xst:647 - Input <pTimeout<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/mitedmacomponentenablechain.vhd" line 314: Output port <oPopFromClear> of the instance <Input.FifoClearController> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mEnableOutDly>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MiteDmaComponentEnableChain> synthesized.

Synthesizing Unit <NiFpgaFifoClearControl_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifoclearcontrol.vhd".
WARNING:Xst:647 - Input <oEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cDisable>.
    Found 1-bit register for signal <cEnableOutLoc>.
    Found 1-bit register for signal <ClearRequestNoSCL.cDelayedEnableIn>.
    Found 3-bit register for signal <cDisablerState>.
    Found finite state machine <FSM_10> for signal <cDisablerState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | CClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <oPopFromClear<0:0>> (without init value) have a constant value of 0 in block <NiFpgaFifoClearControl_2>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaFifoClearControl_2> synthesized.

Synthesizing Unit <NiFpgaFifoPortReset_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifoportreset.vhd".
    Found 1-bit register for signal <oResetDly>.
    Found 1-bit register for signal <iResetFromPopDly>.
    Found 1-bit register for signal <iResetFromPopDlyDly>.
    Found 1-bit register for signal <oPopDoneState>.
    Found 1-bit register for signal <cPushClearDoneLocDly>.
    Found 1-bit register for signal <iResetDly>.
    Found 1-bit register for signal <iPushDoneState>.
    Found 1-bit register for signal <oResetFromPushDly>.
    Found 1-bit register for signal <oResetFromPushDlyDly>.
    Found 1-bit register for signal <cPopClearDoneLocDly>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <NiFpgaFifoPortReset_2> synthesized.

Synthesizing Unit <MiteDmaInput>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/mitedmainput.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/mitedmainput.vhd" line 120: Output port <mAiFifoNumDataAvailable> of the instance <NiFpgaMiteReadInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/mitedmainput.vhd" line 120: Output port <mAiDmaIs32Bits> of the instance <NiFpgaMiteReadInterfacex> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MiteDmaInput> synthesized.

Synthesizing Unit <NiFpgaMiteReadInterface>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgamitereadinterface.vhd".
    Found 1-bit register for signal <mFifoRequestBurstAccess>.
    Found 1-bit register for signal <mFifoStopBurstAccess>.
    Found 1-bit register for signal <mFifoRequestSingleAccess>.
    Found 32-bit comparator greater for signal <n0002> created at line 150
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <NiFpgaMiteReadInterface> synthesized.

Synthesizing Unit <NiFpgaFifo>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifo.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifo.vhd" line 105: Output port <oDataValid> of the instance <NiFpgaFifoFlagsx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifo.vhd" line 105: Output port <aError> of the instance <NiFpgaFifoFlagsx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaFifo> synthesized.

Synthesizing Unit <NiFpgaFifoFlags>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifoflags.vhd".
WARNING:Xst:2935 - Signal 'aError', unconnected in block 'NiFpgaFifoFlags', is tied to its initial value (0).
    Found 13-bit adder for signal <oReadAddUnsigned[12]_GND_6927_o_add_0_OUT> created at line 1241.
    Found 13-bit adder for signal <iWriteAddUnsigned[12]_GND_6927_o_add_3_OUT> created at line 1241.
    Found 13-bit subtractor for signal <BlkCnt.oLclFullCount> created at line 301.
    Found 13-bit subtractor for signal <GND_6927_o_GND_6927_o_sub_12_OUT<12:0>> created at line 309.
    Found 13-bit subtractor for signal <BlkCnt.iLclEmptyCount> created at line 300.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <NiFpgaFifoFlags> synthesized.

Synthesizing Unit <SyncFifoFlags>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/syncfifoflags.vhd".
    Set property "syn_maxfan = 100000000" for signal <cAddrBGray_ms>.
    Set property "syn_keep = true" for signal <cAddrBGray_ms>.
    Summary:
Unit <SyncFifoFlags> synthesized.

Synthesizing Unit <DFlopUnsigned>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopunsigned.vhd".
    Summary:
	no macro.
Unit <DFlopUnsigned> synthesized.

Synthesizing Unit <DFlopGray>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopgray.vhd".
    Summary:
	no macro.
Unit <DFlopGray> synthesized.

Synthesizing Unit <GenDataValid>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/gendatavalid.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <GenDataValid> synthesized.

Synthesizing Unit <DFlopBoolVec>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopboolvec.vhd".
    Summary:
	no macro.
Unit <DFlopBoolVec> synthesized.

Synthesizing Unit <DFlopSLV>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslv.vhd".
    Summary:
	no macro.
Unit <DFlopSLV> synthesized.

Synthesizing Unit <NiFpgaDualPortRAM>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadualportram.vhd".
    Summary:
	no macro.
Unit <NiFpgaDualPortRAM> synthesized.

Synthesizing Unit <NiFpgaDualPortRAM_Inferred>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadualportram_inferred.vhd".
    Set property "use_clock_enable = yes" for signal <oDlyAddr>.
    Set property "use_clock_enable = yes" for signal <oLclDataOut>.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_ramstyle = no_rw_check" for signal <iRAM>.
    Set property "ram_style = block" for signal <iRAM>.
WARNING:Xst:647 - Input <oReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8192x16-bit dual-port RAM <Mram_iRAM> for signal <iRAM>.
    Found 13-bit register for signal <oDlyAddr>.
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <NiFpgaDualPortRAM_Inferred> synthesized.

Synthesizing Unit <FifoReadAdapter>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/fiforeadadapter.vhd".
WARNING:Xst:2935 - Signal 'StallDisableBlk.cStallDisableLoc', unconnected in block 'FifoReadAdapter', is tied to its initial value (0).
    Found 1-bit register for signal <FlagRegsBlk.cFlagsArray<0>>.
    Summary:
	no macro.
Unit <FifoReadAdapter> synthesized.

Synthesizing Unit <HandshakeBool>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebool.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakebool.vhd" line 55: Output port <iStoredData> of the instance <HandshakeBasex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakebool.vhd" line 55: Output port <oData> of the instance <HandshakeBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeBool> synthesized.

Synthesizing Unit <HandshakeBase_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 2-bit register for signal <iLclStoredData>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <HandshakeBase_4> synthesized.

Synthesizing Unit <DFlopSlvResetVal_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_6> synthesized.

Synthesizing Unit <DmaDisabler>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dmadisabler.vhd".
WARNING:Xst:647 - Input <mAccessFifo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mDmaDisabled>.
    Found 2-bit register for signal <mState>.
    Found finite state machine <FSM_11> for signal <mState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | MiteClk (rising_edge)                          |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | disabled                                       |
    | Power Up State     | disabled                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 3-to-1 multiplexer for signal <mNxState> created at line 114.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DmaDisabler> synthesized.

Synthesizing Unit <CpuDataRd>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/cpudatard.vhd".
    Found 4-bit register for signal <mState>.
    Found finite state machine <FSM_12> for signal <mState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | MiteClk (rising_edge)                          |
    | Reset              | aMiteReset (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CpuDataRd> synthesized.

Synthesizing Unit <DmaMiteReadRegs>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dmamitereadregs.vhd".
    Found 1-bit register for signal <mStartOfWrite>.
    Found 1-bit register for signal <ResetRegBlk.mResetReg>.
    Found 1-bit register for signal <StatusRegBlk.mOverflowReg>.
    Found 1-bit register for signal <mSampleCntRequestSingleAccess>.
    Found 1-bit register for signal <mSampleCntRequestBurstAccess>.
    Found 1-bit register for signal <mSampleCntStopBurstAccess>.
    Found 1-bit register for signal <mIoReadDly>.
    Found 1-bit register for signal <mStartOfRead>.
    Found 1-bit register for signal <mIoWriteDly>.
    Found 32-bit register for signal <SampleCntRegBlk.mSampleCount>.
    Found 2-bit register for signal <ControlRegBlk.mControlReg>.
    Found 32-bit adder for signal <SampleCntRegBlk.mSampleCount[31]_mIoDataIn[31]_add_14_OUT> created at line 394.
    Found 32-bit subtractor for signal <GND_6947_o_GND_6947_o_sub_14_OUT<31:0>> created at line 1308.
    Found 32-bit comparator greater for signal <GND_6947_o_SampleCntRegBlk.mSampleCount[31]_LessThan_20_o> created at line 407
    Found 32-bit comparator greater for signal <GND_6947_o_SampleCntRegBlk.mSampleCount[31]_LessThan_21_o> created at line 408
    Found 32-bit comparator greater for signal <SampleCntRegBlk.mSampleCount[31]_GND_6947_o_LessThan_22_o> created at line 409
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <DmaMiteReadRegs> synthesized.

Synthesizing Unit <NiFpgaFifoCountControl>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgafifocountcontrol.vhd".
    Found 1-bit register for signal <GenOthers.cEnableInReg>.
    Found 13-bit register for signal <cCountInQualReg>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaFifoCountControl> synthesized.

Synthesizing Unit <MiteIrq>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/miteirq.vhd".
WARNING:Xst:647 - Input <iIrqStatusEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/miteirq.vhd" line 379: Output port <iStoredData> of the instance <HandShakeIrqNum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/miteirq.vhd" line 444: Output port <iStoredData> of the instance <HandShakeIrqAck> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/miteirq.vhd" line 444: Output port <iOResetStatus> of the instance <HandShakeIrqAck> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <iPushIrqNumState>.
    Found 1-bit register for signal <iIrqEnableOut>.
    Found 1-bit register for signal <mDiagramReset>.
    Found 1-bit register for signal <mIoWriteDly>.
    Found 1-bit register for signal <mStartOfWrite>.
    Found 1-bit register for signal <mIoReadDly>.
    Found 1-bit register for signal <mStartOfRead>.
    Found 1-bit register for signal <mIeReg>.
    Found 1-bit register for signal <mStatusReg<0>>.
    Found 1-bit register for signal <mStatusReg<1>>.
    Found 1-bit register for signal <mStatusReg<2>>.
    Found 1-bit register for signal <mStatusReg<3>>.
    Found 1-bit register for signal <mStatusReg<4>>.
    Found 1-bit register for signal <mStatusReg<5>>.
    Found 1-bit register for signal <mStatusReg<6>>.
    Found 1-bit register for signal <mStatusReg<7>>.
    Found 1-bit register for signal <mStatusReg<8>>.
    Found 1-bit register for signal <mStatusReg<9>>.
    Found 1-bit register for signal <mStatusReg<10>>.
    Found 1-bit register for signal <mStatusReg<11>>.
    Found 1-bit register for signal <mStatusReg<12>>.
    Found 1-bit register for signal <mStatusReg<13>>.
    Found 1-bit register for signal <mStatusReg<14>>.
    Found 1-bit register for signal <mStatusReg<15>>.
    Found 1-bit register for signal <mStatusReg<16>>.
    Found 1-bit register for signal <mStatusReg<17>>.
    Found 1-bit register for signal <mStatusReg<18>>.
    Found 1-bit register for signal <mStatusReg<19>>.
    Found 1-bit register for signal <mStatusReg<20>>.
    Found 1-bit register for signal <mStatusReg<21>>.
    Found 1-bit register for signal <mStatusReg<22>>.
    Found 1-bit register for signal <mStatusReg<23>>.
    Found 1-bit register for signal <mStatusReg<24>>.
    Found 1-bit register for signal <mStatusReg<25>>.
    Found 1-bit register for signal <mStatusReg<26>>.
    Found 1-bit register for signal <mStatusReg<27>>.
    Found 1-bit register for signal <mStatusReg<28>>.
    Found 1-bit register for signal <mStatusReg<29>>.
    Found 1-bit register for signal <mStatusReg<30>>.
    Found 1-bit register for signal <mStatusReg<31>>.
    Found 1-bit register for signal <mIrq>.
    Found 1-bit register for signal <mDiagramReset_ms>.
    Found 32-bit register for signal <mMaskReg>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
Unit <MiteIrq> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_3> synthesized.

Synthesizing Unit <DFlopSlvResetVal_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_7> synthesized.

Synthesizing Unit <FPGAwRegistern18>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/fpgawregistern18.vhd".
WARNING:Xst:647 - Input <clkInPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkOutPortFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clkReg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FPGAwRegistern18> synthesized.

Synthesizing Unit <FPGAwMemoryn19>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/fpgawmemoryn19.vhd".
WARNING:Xst:647 - Input <clkWriteFromReshold<3:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkReadFromReshold<3:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FPGAwMemoryn19> synthesized.

Synthesizing Unit <NiFpgaMemoryInfer>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgamemoryinfer.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaMemoryInfer> synthesized.

Synthesizing Unit <NiFpgaDualPortRamInfer>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgadualportraminfer.vhd".
    Set property "ram_style = distributed" for signal <cRam>.
WARNING:Xst:647 - Input <cReadEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <cRam>, simulation mismatch.
    Found 1000x16-bit dual-port RAM <Mram_cRam> for signal <cRam>.
    Summary:
	inferred   1 RAM(s).
Unit <NiFpgaDualPortRamInfer> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfpgastockdigitaloutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cSyncRegister>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_4> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalInput_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfpgastockdigitalinput.vhd".
    Set property "syn_maxfan = 1000000" for signal <cFirstRegister_ms>.
    Set property "IOB = TRUE" for signal <cFirstRegister_ms>.
    Set property "syn_maxfan = 1000000" for signal <cSecondRegister>.
    Found 16-bit register for signal <cSecondRegister>.
    Found 16-bit register for signal <cFirstRegister_ms>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalInput_2> synthesized.

Synthesizing Unit <ViControl>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/vicontrol.vhd".
    Set property "equivalent_register_removal = no".
    Set property "syn_keep = true" for signal <rDiagramResetAssertionErr>.
    Set property "syn_keep = true" for signal <rEnableIn>.
    Set property "syn_keep = true" for signal <rEnableClear>.
    Set property "syn_keep = true" for signal <EnableInBlk.tEnableIn_ms>.
    Set property "syn_keep = true" for signal <EnableInBlk.bEnableIn_ms>.
    Set property "syn_keep = true" for signal <EnableClearBlk.bEnableClear_ms>.
    Set property "syn_keep = true" for signal <EnableClearBlk.tEnableClear_ms>.
    Set property "syn_keep = true" for signal <DerivedClkLockBlk.bDerivedClkLostLock_ms>.
    Set property "syn_keep = true" for signal <GatedClkStartupErrBlk.bGatedClkStartupErr_ms>.
    Set property "syn_keep = true" for signal <EnableDeassertionErrBlk.bEnableDeassertionErr_ms>.
    Set property "syn_keep = true" for signal <DiagramResetAssertionErrBlk.bDiagramResetAssertionErr_ms>.
WARNING:Xst:647 - Input <bHostReadIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<33:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bTimeout>.
    Found 1-bit register for signal <EnableInBlk.tEnableIn_ms>.
    Found 1-bit register for signal <EnableInBlk.tEnableInLoc>.
    Found 1-bit register for signal <rEnableClear>.
    Found 1-bit register for signal <EnableClearBlk.tEnableClear_ms>.
    Found 1-bit register for signal <EnableClearBlk.tEnableClearLoc>.
    Found 1-bit register for signal <EnableOutBlk.tDiagramEnableOutReg>.
    Found 1-bit register for signal <EnableOutBlk.bEnableOut_ms>.
    Found 1-bit register for signal <bEnableOut>.
    Found 3-bit register for signal <EnableInBlk.rEnableInState>.
    Found 4-bit register for signal <EnableInBlk.rTimerCount>.
    Found 1-bit register for signal <rEnableIn>.
    Found 1-bit register for signal <EnableInBlk.rEnableClksForViRunLoc>.
    Found 1-bit register for signal <EnableInBlk.bEnableIn_ms>.
    Found 1-bit register for signal <bEnableIn>.
    Found 1-bit register for signal <EnableClearBlk.bEnableClear_ms>.
    Found 1-bit register for signal <bEnableClear>.
    Found 1-bit register for signal <DerivedClkLockBlk.rDerivedClkLostLock>.
    Found 1-bit register for signal <DerivedClkLockBlk.bDerivedClkLostLock_ms>.
    Found 1-bit register for signal <bDerivedClkLostLock>.
    Found 1-bit register for signal <GatedClkStartupErrBlk.rGatedClkStartupErr>.
    Found 1-bit register for signal <GatedClkStartupErrBlk.bGatedClkStartupErr_ms>.
    Found 1-bit register for signal <bGatedClkStartupErr>.
    Found 1-bit register for signal <EnableDeassertionErrBlk.rEnableDeassertionErr>.
    Found 1-bit register for signal <EnableDeassertionErrBlk.bEnableDeassertionErr_ms>.
    Found 1-bit register for signal <bEnableDeassertionErr>.
    Found 1-bit register for signal <DiagramResetAssertionErrBlk.bDiagramResetAssertionErr_ms>.
    Found 1-bit register for signal <bDiagramResetAssertionErr>.
INFO:Xst:1799 - State waituntilinternalclocksbecomevalid is never reached in FSM <EnableInBlk.rEnableInState>.
INFO:Xst:1799 - State enableindeassertionnotsupportederr is never reached in FSM <EnableInBlk.rEnableInState>.
    Found finite state machine <FSM_13> for signal <EnableInBlk.rEnableInState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | ReliableClk (rising_edge)                      |
    | Reset              | rDiagramResetStatus (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_7159_o_GND_7159_o_sub_14_OUT<3:0>> created at line 582.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rEnableIn may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ViControl> synthesized.

Synthesizing Unit <SafeBusCrossing_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/safebuscrossing.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/safebuscrossing.vhd" line 280: Output port <iStoredData> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/safebuscrossing.vhd" line 280: Output port <iOResetStatus> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bPushEnDly>.
    Found 1-bit register for signal <bPushDly>.
    Found 1-bit register for signal <bReadyLoc>.
    Found 2-bit register for signal <ClockDomainCrossing.bDataDly>.
    Found 2-bit register for signal <ClockDomainCrossing.bPushEnState>.
    Found finite state machine <FSM_14> for signal <ClockDomainCrossing.bPushEnState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aBusReset (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SafeBusCrossing_1> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_4> synthesized.

Synthesizing Unit <DiagramReset>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/diagramreset.vhd".
    Set property "equivalent_register_removal = no".
    Set property "syn_maxfan = 100000000" for signal <rDiagramReset>.
    Set property "syn_maxfan = 100000000" for signal <aDiagramReset>.
    Set property "syn_keep = true" for signal <bDiagramResetForHost_ms>.
    Set property "syn_keep = true" for signal <rDiagramResetForHost>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDld>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDldDly>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDld_ms>.
    Set property "syn_keep = true" for signal <DiagramResetRegisterBlk.rDiagramResetLoc>.
    Set property "syn_keep = true" for signal <DiagramResetRegisterBlk.aDiagramResetLoc>.
WARNING:Xst:647 - Input <bHostReadIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<3:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/diagramreset.vhd" line 355: Output port <rData> of the instance <HostWtAccessBlk.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDld>.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDldDly>.
    Found 4-bit register for signal <DiagramResetFSM.rDiagramResetState>.
    Found 6-bit register for signal <DiagramResetFSM.rTimerCount>.
    Found 1-bit register for signal <DiagramResetFSM.rDcmPllSourceClksValidLoc>.
    Found 1-bit register for signal <DiagramResetFSM.rInternalClksValidLoc>.
    Found 1-bit register for signal <DiagramResetFSM.rDiagramResetAssertionErrLoc>.
    Found 1-bit register for signal <rDiagramResetForHost>.
    Found 1-bit register for signal <bDiagramResetForHost_ms>.
    Found 1-bit register for signal <bDiagramResetForHost>.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDld_ms>.
INFO:Xst:1799 - State waitforclkenablerequest is never reached in FSM <DiagramResetFSM.rDiagramResetState>.
INFO:Xst:1799 - State diagrstassertionnotsupportederr is never reached in FSM <DiagramResetFSM.rDiagramResetState>.
    Found finite state machine <FSM_15> for signal <DiagramResetFSM.rDiagramResetState>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | ReliableClk (rising_edge)                      |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_7260_o_GND_7260_o_sub_23_OUT<5:0>> created at line 688.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DiagramReset> synthesized.

Synthesizing Unit <SafeBusCrossing_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/safebuscrossing.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/safebuscrossing.vhd" line 280: Output port <iStoredData> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/safebuscrossing.vhd" line 280: Output port <iOResetStatus> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bPushEnDly>.
    Found 1-bit register for signal <bPushDly>.
    Found 1-bit register for signal <bReadyLoc>.
    Found 2-bit register for signal <ClockDomainCrossing.bPushEnState>.
    Found finite state machine <FSM_16> for signal <ClockDomainCrossing.bPushEnState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aBusReset (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <ClockDomainCrossing.bDataDly<0><0:0>> (without init value) have a constant value of 0 in block <SafeBusCrossing_2>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SafeBusCrossing_2> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakebaseresetcross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_5> synthesized.

Synthesizing Unit <DFlopSlvResetVal_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_8> synthesized.

Synthesizing Unit <ViSignature>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/visignature.vhd".
WARNING:Xst:647 - Input <clkHostReadFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ViSignature> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_1> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 16-bit register for signal <cQ>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_1> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_2> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 32-bit register for signal <cQ>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_2> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cFpgaWriteToRes>.
    Found 1-bit register for signal <rFpgaDelayedWriteEnableIn>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiFpgaCtrlIndRegister_3> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 1-bit register for signal <cQ>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_3> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_4> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 32-bit register for signal <cQ>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_4> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_5> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 32-bit register for signal <cQ>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_5> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_6> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 32-bit register for signal <cQ>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_6> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_7> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFpgaWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_8> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rFpgaDelayedReadEnableIn>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiFpgaCtrlIndRegister_9> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 1-bit register for signal <cQ>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_7> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_10> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 64-bit register for signal <cQ>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_8> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_11> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_12>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_12> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 32-bit register for signal <cQ>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_9> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_13>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgactrlindregister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_13> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgahostaccessibleregister.vhd".
    Found 16-bit register for signal <cQ>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_10> synthesized.

Synthesizing Unit <FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInIClk>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/fifolvfpgaiomodclipclock0fpgawfifon16topeniniclk.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInIClk> synthesized.

Synthesizing Unit <NiFpgaArbRW_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaarbrw.vhd".
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <cToResHolders>.
    Found 2-bit register for signal <cArbEnableOut>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <NiFpgaArbRW_1> synthesized.

Synthesizing Unit <NiFpgaArbRW_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgaarbrw.vhd".
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <cToResHolders>.
    Found 3-bit register for signal <cArbEnableOut>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <NiFpgaArbRW_2> synthesized.

Synthesizing Unit <CustomArbForTopEnablesPortOnResTopEnablePassThru>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbfortopenablesportonrestopenablepassthru.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000000<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000001<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000002<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000003<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000004<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000005<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000006<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000007<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000008<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000009<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000010<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000011<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000012<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000013<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000014<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000015<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000016<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000017<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000018<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000019<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000020<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000021<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000022<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000023<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000024<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000025<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000026<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000027<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000028<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000029<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000030<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000031<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000032<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000033<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000034<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000035<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000036<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000037<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000038<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000039<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000003F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000040<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000041<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000042<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000043<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000044<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000045<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000046<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000047<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000048<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000049<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000004F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000050<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000051<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000052<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000053<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000054<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000055<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000056<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000057<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000058<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000059<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000005F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000060<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000061<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000062<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000063<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000064<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000065<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000066<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000067<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000068<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000069<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000006F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000070<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000071<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000072<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000073<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000074<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000075<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000076<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000077<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000078<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000079<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000007F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000080<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000081<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000082<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000083<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000084<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000085<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000086<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000087<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000088<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000089<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000008F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000090<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000091<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000092<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000093<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000094<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000095<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000096<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000097<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000098<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000099<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000009F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A4<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A5<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A6<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A7<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A8<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000A9<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AA<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AB<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AC<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AD<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AE<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000AF<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B4<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B5<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B6<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B7<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B8<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000B9<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BA<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BB<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BC<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BD<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BE<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000BF<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C4<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C5<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C6<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C7<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C8<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000C9<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000CA<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000CB<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000CC<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000CD<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000CE<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000CF<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D4<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D5<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D6<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D7<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D8<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000D9<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000DA<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000DB<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000DC<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000DD<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000DE<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000DF<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E4<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E5<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E6<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E7<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E8<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000E9<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000EA<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000EB<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000EC<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000ED<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000EE<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000EF<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F4<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F5<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F6<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F7<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F8<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000F9<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000FA<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000FB<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000FC<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000FD<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000FE<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000000FF<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000100<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000101<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000102<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000103<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000104<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000105<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000106<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000107<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000108<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000109<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000010A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000010B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000010C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000010D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000010E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000010F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000110<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000111<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000112<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000113<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000114<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000115<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000116<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000117<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000118<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000119<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000011A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000011B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000011C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000011D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000011E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000011F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000120<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000121<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000122<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000123<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000124<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000125<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000126<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000127<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000128<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000129<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000012A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000012B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000012C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000012D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000012E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000012F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000130<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000131<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000132<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000133<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000134<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000135<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000136<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000137<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000138<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000139<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000013A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000013B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000013C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000013D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000013E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000013F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000140<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000141<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000142<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000143<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000144<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000145<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000146<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000147<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000148<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000149<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000014A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000014B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000014C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000014D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000014E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000014F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000150<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000151<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000152<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000153<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000154<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000155<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000156<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000157<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000158<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000159<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000015A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000015B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000015C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000015D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000015E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000015F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000160<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000161<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000162<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000163<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000164<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000165<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000166<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000167<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000168<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000169<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000016A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000016B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000016C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000016D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000016E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000016F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000170<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000171<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000172<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000173<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000174<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000175<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000176<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000177<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000178<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000179<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000017A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000017B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000017C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000017D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000017E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000017F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000180<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000181<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000182<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000183<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000184<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000185<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000186<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000187<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000188<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000189<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000018A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000018B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000018C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000018D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000018E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000018F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000190<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000191<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000192<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000193<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000194<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000195<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000196<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000197<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000198<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000199<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000019A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000019B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000019C<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000019D<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000019E<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000019F<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A4<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A5<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A6<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A7<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A8<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001A9<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001AA<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001AB<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001AC<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001AD<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001AE<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001AF<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001B0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001B1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder000001B2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000001B3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000001B4<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000001B5<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000001B6<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000001B7<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder000001B8<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForTopEnablesPortOnResTopEnablePassThru> synthesized.

Synthesizing Unit <NiFpgaTopEnInSyncForExternalClk>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nifpgatopeninsyncforexternalclk.vhd".
    Set property "syn_keep = true" for signal <eTopEnInLoc>.
    Found 1-bit register for signal <DelayTopEnInExtClk.eStateMachineTrigger_ms>.
    Found 1-bit register for signal <DelayTopEnInExtClk.eStateMachineTrigger>.
    Found 1-bit register for signal <eTopEnInLoc>.
    Found 1-bit register for signal <eClrRstLoc>.
    Found 1-bit register for signal <SyncTopEnInToExtClk.tSyncTopEnState>.
    Found 3-bit register for signal <DelayTopEnInExtClk.eDelayTopEnInState>.
    Found 5-bit register for signal <DelayTopEnInExtClk.eTimerCount>.
    Found finite state machine <FSM_17> for signal <DelayTopEnInExtClk.eDelayTopEnInState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | ExternalClk (rising_edge)                      |
    | Reset              | aDiagramRst (positive)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_7668_o_GND_7668_o_sub_17_OUT<4:0>> created at line 414.
    Found 5-bit 5-to-1 multiplexer for signal <DelayTopEnInExtClk.eTimerSetCount> created at line 350.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaTopEnInSyncForExternalClk> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_1> synthesized.

Synthesizing Unit <CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold_1>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforcircular_buffer_length_ctl_14rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold_1> synthesized.

Synthesizing Unit <CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforcircular_buffer_length_ctl_14rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForcircular_buffer_length_ctl_14RHFpgaReadPortOnResbushold_2> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResFPGAwRegistern32>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforoutportportonresfpgawregistern32.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResFPGAwRegistern32> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResFPGAwRegistern30>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforoutportportonresfpgawregistern30.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResFPGAwRegistern30> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResFPGAwRegistern28>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforoutportportonresfpgawregistern28.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResFPGAwRegistern28> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResFPGAwRegistern26>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforoutportportonresfpgawregistern26.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResFPGAwRegistern26> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResFPGAwRegistern20>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforoutportportonresfpgawregistern20.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResFPGAwRegistern20> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResFPGAwRegistern24>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforoutportportonresfpgawregistern24.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResFPGAwRegistern24> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResFPGAwRegistern22>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforoutportportonresfpgawregistern22.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResFPGAwRegistern22> synthesized.

Synthesizing Unit <CustomArbForOutPortPortOnResFPGAwRegistern18>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforoutportportonresfpgawregistern18.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForOutPortPortOnResFPGAwRegistern18> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_2>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_2> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_3>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_3> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_4>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_4> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_5>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_5> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_6>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_6> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_7>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_7> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_8>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_8> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_9> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_10>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_10> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_11>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_11> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_12>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_12> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_13>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_13> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_14>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_14> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_15>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_15> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_16>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_16> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_17>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_17> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_18>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_18> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_19>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_19> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_20>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_20> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_21>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_21> synthesized.

Synthesizing Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_22>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbforchannel_0_on_slash_off_ctl_20rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForchannel_0_on_slash_off_ctl_20RHFpgaReadPortOnResbushold_22> synthesized.

Synthesizing Unit <CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHFpgaReadPortOnResbushold>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbfordma_fifo_timed_out_ques_ind_17rhfpgareadportonresbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/customarbfordma_fifo_timed_out_ques_ind_17rhfpgareadportonresbushold.vhd" line 38: Output port <oDataValid> of the instance <HandshakeSLVFromLvFpgaIoModClipClock0ToRioClk40> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <HandshakeWithResetValueSLV>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakewithresetvalueslv.vhd".
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/handshakewithresetvalueslv.vhd" line 56: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeWithResetValueSLV> synthesized.

Synthesizing Unit <HandshakeWithResetValueBase>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/handshakewithresetvaluebase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <iLclStoredData>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <HandshakeWithResetValueBase> synthesized.

Synthesizing Unit <DFlopSlvResetVal_9>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/dflopslvresetval.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_9> synthesized.

Synthesizing Unit <CustomArbForMiteIoLikePortOnResInterface>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/customarbformiteiolikeportonresinterface.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CustomArbForMiteIoLikePortOnResInterface> synthesized.

Synthesizing Unit <NiLvFpgaClipContainer>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/nilvfpgaclipcontainer.vhd".
WARNING:Xst:647 - Input <aClockGate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaClipContainer> synthesized.

Synthesizing Unit <NI5751FamClk>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd".
WARNING:Xst:647 - Input <rLvFpgaI2cRdData<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UserGClkLvds> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UserGClkLvds_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rClkToSocket> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaAckI2cBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaI2cAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rLvFpgaI2cDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 197: Output port <aDco> of the instance <Ni5751Basex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<17>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<16>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<15>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<14>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<13>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<12>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<11>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<10>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<9>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<8>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<7>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<6>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<5>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<4>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<3>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<2>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<1>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDataAndFcoIDlyValDbg<0>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<17>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<16>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<15>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<14>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<13>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<12>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<11>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<10>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<9>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<8>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<7>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<6>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<5>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<4>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<3>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<2>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<1>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmEyeWidthArray<0>> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <cDataCaptureStateDebug> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sDpaControllerDebug> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <BitClk> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/nifpga/jobs/r8t46ag_i60q837/ni5751famclk.vhd" line 248: Output port <sCwmCalDoneDbg> of the instance <NI5751Topx> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rLvFpgaI2cWtData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rLvFpgaReqI2cBus> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rLvFpgaI2cGo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rLvFpgaI2cStart> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rLvFpgaI2cStop> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rLvFpgaI2cRd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <sData1>.
    Found 16-bit register for signal <sData2>.
    Found 16-bit register for signal <sData3>.
    Found 16-bit register for signal <sData4>.
    Found 16-bit register for signal <sData5>.
    Found 16-bit register for signal <sData6>.
    Found 16-bit register for signal <sData7>.
    Found 16-bit register for signal <sData8>.
    Found 16-bit register for signal <sData9>.
    Found 16-bit register for signal <sData10>.
    Found 16-bit register for signal <sData11>.
    Found 16-bit register for signal <sData12>.
    Found 16-bit register for signal <sData13>.
    Found 16-bit register for signal <sData14>.
    Found 16-bit register for signal <sData15>.
    Found 16-bit register for signal <sData0>.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <NI5751FamClk> synthesized.

Synthesizing Unit <Ni5751Base>.
    Related source file is "c:/nifpga/jobs/r8t46ag_i60q837/ni5751base.vhd".
    Found 1-bit tristate buffer for signal <aUserGpio<0>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<0>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<1>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<1>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<12>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<12>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<13>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<13>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<14>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<14>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<15>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<15>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<16>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<16>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<17>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<17>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<18>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<18>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<19>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<19>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<20>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<24>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<25>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<25>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<26>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<26>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<27>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<27>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<28>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<28>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<29>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<29>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<30>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<30>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<31>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<31>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<32>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<32>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<33>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<33>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<34>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<34>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<35>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<35>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<36>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<36>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<37>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<37>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<38>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<38>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<39>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<39>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<40>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<40>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<41>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<41>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<42>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<42>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<43>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<43>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<44>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<44>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<45>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<45>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<46>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<46>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<47>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<47>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<48>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<48>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<49>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<49>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<50>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<50>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<51>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<51>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<52>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<52>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<53>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<53>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<64>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<64>> created at line 40
    Found 1-bit tristate buffer for signal <aUserGpio<65>> created at line 39
    Found 1-bit tristate buffer for signal <aUserGpio_n<65>> created at line 40
    Summary:
	inferred  84 Tristate(s).
Unit <Ni5751Base> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 25
 1000x16-bit dual-port RAM                             : 8
 20x16-bit dual-port RAM                               : 8
 20x64-bit dual-port RAM                               : 8
 8192x16-bit dual-port RAM                             : 1
# Multipliers                                          : 40
 16x6-bit multiplier                                   : 8
 17x16-bit multiplier                                  : 16
 32x21-bit multiplier                                  : 16
# Adders/Subtractors                                   : 267
 10-bit subtractor                                     : 2
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 13-bit subtractor                                     : 3
 16-bit adder                                          : 3
 17-bit adder                                          : 18
 18-bit subtractor                                     : 17
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 17
 32-bit adder                                          : 7
 32-bit addsub                                         : 1
 33-bit adder                                          : 67
 34-bit subtractor                                     : 58
 4-bit subtractor                                      : 1
 5-bit adder                                           : 32
 5-bit addsub                                          : 32
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 1
 65-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 1128
 1-bit register                                        : 861
 12-bit register                                       : 1
 13-bit register                                       : 2
 146-bit register                                      : 1
 15-bit register                                       : 1
 16-bit register                                       : 66
 185-bit register                                      : 1
 2-bit register                                        : 7
 3-bit register                                        : 6
 32-bit register                                       : 97
 33-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 66
 6-bit register                                        : 1
 64-bit register                                       : 12
 8-bit register                                        : 2
 96-bit register                                       : 1
# Comparators                                          : 66
 13-bit comparator greater                             : 2
 16-bit comparator equal                               : 2
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 9
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 16
 5-bit comparator greater                              : 32
# Multiplexers                                         : 1256
 1-bit 2-to-1 multiplexer                              : 563
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 96
 16-bit 3-to-1 multiplexer                             : 16
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 1
 16-bit 9-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 128
 2-bit 3-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 25
 32-bit 2-to-1 multiplexer                             : 225
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 32
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 98
 5-bit 5-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 11
 64-bit 2-to-1 multiplexer                             : 23
 64-bit 7-to-1 multiplexer                             : 1
 64-bit 9-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 6
 96-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 133
 1-bit tristate buffer                                 : 133
# FSMs                                                 : 35
# Xors                                                 : 77
 1-bit xor2                                            : 77

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <PumaFixedLogic.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000116_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000117_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000118_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000225_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000226_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000227_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000334_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000335_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000336_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000443_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000444_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000445_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000552_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000553_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000554_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000661_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000662_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000663_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000770_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000771_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000772_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_0000087f_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000880_customnode.ngc>.
Reading core <ipram_lut_lookup_table_1d_nifpgaag_00000881_customnode.ngc>.
Reading core <BuiltinFIFOCoreFPGAwFIFOn16.ngc>.
Reading core <NI5751Top.ngc>.
Loading core <PumaFixedLogic> for timing and area information for instance <PumaFixedLogicx>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000116_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000117_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000118_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000225_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000226_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000227_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000334_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000335_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000336_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000443_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000444_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000445_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000552_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000553_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000554_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000661_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000662_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000663_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000770_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000771_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000772_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_0000087f_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000880_customnode> for timing and area information for instance <LutRom>.
Loading core <ipram_lut_lookup_table_1d_nifpgaag_00000881_customnode> for timing and area information for instance <LutRom>.
Loading core <BuiltinFIFOCoreFPGAwFIFOn16> for timing and area information for instance <BuiltinFifoIP>.
Loading core <NI5751Top> for timing and area information for instance <NI5751Topx>.
WARNING:Xst:1290 - Hierarchical block <NiFpgaFifoCountControlx> is unconnected in block <DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <freeRunner> is unconnected in block <n_SubVI_Wait_32539_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_548_Diagram> is unconnected in block <n_Timed_Loop_Send_Data_To_Host_43_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableChainHandler> is unconnected in block <n_Memory_Read_32154_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableChainHandler> is unconnected in block <n_Memory_Read_4361_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableChainHandler> is unconnected in block <n_Memory_Read_4464_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableChainHandler> is unconnected in block <n_Memory_Read_4568_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableChainHandler> is unconnected in block <n_Memory_Read_11954_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableChainHandler> is unconnected in block <n_Memory_Read_16424_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableChainHandler> is unconnected in block <n_Memory_Read_16781_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableChainHandler> is unconnected in block <n_Memory_Read_17442_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_LED_rand_wait_vi_3073>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_LED_top_vi_20600>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_LED_rand_wait_vi_3073>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_LED_top_vi_20339>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_LED_rand_wait_vi_3073>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_LED_top_vi_20208>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_LED_rand_wait_vi_3073>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_LED_top_vi_20062>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_LED_rand_wait_vi_3073>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_LED_top_vi_19490>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_LED_rand_wait_vi_3073>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_LED_top_vi_19787>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_LED_rand_wait_vi_3073>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_LED_top_vi_19307>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd_3> is unconnected in block <n_SubVI_LED_rand_wait_vi_3073>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1221_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EnableControl> is unconnected in block <n_SubVI_Look_dash_Up_Table_1D_1371_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_LED_top_vi_18818>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Count_Up_vi_1801>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_0000093f_CaseStructureFrame_0000_Diagram> is unconnected in block <n_SubVI_Acquire_wp_nodt_vi_18377>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Count_Up_vi_1801>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000612_CaseStructureFrame_0000_Diagram> is unconnected in block <n_SubVI_Acquire_wp_nodt_vi_18734>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Count_Up_vi_1801>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000830_CaseStructureFrame_0000_Diagram> is unconnected in block <n_SubVI_Acquire_wp_nodt_vi_19163>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Count_Up_vi_1801>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000721_CaseStructureFrame_0000_Diagram> is unconnected in block <n_SubVI_Acquire_wp_nodt_vi_19451>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Count_Up_vi_1801>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000503_CaseStructureFrame_0000_Diagram> is unconnected in block <n_SubVI_Acquire_wp_nodt_vi_19898>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Count_Up_vi_1801>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000003f4_CaseStructureFrame_0000_Diagram> is unconnected in block <n_SubVI_Acquire_wp_nodt_vi_20116>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Count_Up_vi_1801>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000002e5_CaseStructureFrame_0000_Diagram> is unconnected in block <n_SubVI_Acquire_wp_nodt_vi_20482>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Count_Up_vi_1801>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000001d6_CaseStructureFrame_0000_Diagram> is unconnected in block <n_SubVI_Acquire_wp_nodt_vi_20347>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_InvisibleResholder> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Output_Node_2282_Diagram> is unconnected in block <n_SubVI_DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_18482>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <NiLvToIntegerx> is unconnected in block <n_Or_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Output_Node_16006_Diagram> is unconnected in block <n_NiFpgaAG_0000006a_WhileLoop_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Output_Node_78_Diagram> is unconnected in block <n_NiFpgaAG_0000006a_WhileLoop_Diagram>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch rPllGo_ms hinder the constant cleaning in the block PumaTimingEnginex.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rPllRstReg_31 hinder the constant cleaning in the block PumaTimingEnginex.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1290 - Hierarchical block <c2ResetFe_msx> is unconnected in block <BlkOut.SyncIReset>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BlkOut.oPushToggle0_msx> is unconnected in block <HandShakeIrqAck>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BlkRdy.iRdyPushToggle_msx> is unconnected in block <HandShakeIrqNum>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BlkOut.oPushToggleToReadyx> is unconnected in block <HandShakeIrqNum>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_16076_Diagram> is unconnected in block <n_Timed_Loop_Serialize_Commands_15907_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_106_Diagram> is unconnected in block <n_Timed_Loop_43_Diagram>.
   It will be removed from the design.

Synthesizing (advanced) Unit <DiagramReset>.
The following registers are absorbed into counter <DiagramResetFSM.rTimerCount>: 1 register on signal <DiagramResetFSM.rTimerCount>.
Unit <DiagramReset> synthesized (advanced).

Synthesizing (advanced) Unit <DmaMiteReadRegs>.
The following registers are absorbed into accumulator <SampleCntRegBlk.mSampleCount>: 1 register on signal <SampleCntRegBlk.mSampleCount>.
Unit <DmaMiteReadRegs> synthesized (advanced).

Synthesizing (advanced) Unit <MiteDmaInput>.
INFO:Xst:3226 - The RAM <NiFpgaMiteReadInterfacex/BlkAiFifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <NiFpgaMiteReadInterfacex/BlkAiFifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/oDlyAddr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <BrdClk>        | rise     |
    |     weA            | connected to signal <bAiWriteFifo>  | high     |
    |     addrA          | connected to signal <NiFpgaMiteReadInterfacex/BlkAiFifo.BlkFifo.NiFpgaFifox/iAddr> |          |
    |     diA            | connected to signal <bDataIn>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <MiteClk>       | rise     |
    |     addrB          | connected to signal <NiFpgaMiteReadInterfacex/BlkAiFifo.BlkFifo.NiFpgaFifox/oAddr> |          |
    |     doB            | connected to signal <NiFpgaMiteReadInterfacex/mFifoDataOut> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MiteDmaInput> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaDistributedRamFifo_1>.
The following registers are absorbed into counter <cFullCountLoc>: 1 register on signal <cFullCountLoc>.
The following registers are absorbed into counter <cEmptyCountLoc>: 1 register on signal <cEmptyCountLoc>.
Unit <NiFpgaDistributedRamFifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaDistributedRamFifo_2>.
The following registers are absorbed into counter <cFullCountLoc>: 1 register on signal <cFullCountLoc>.
The following registers are absorbed into counter <cEmptyCountLoc>: 1 register on signal <cEmptyCountLoc>.
Unit <NiFpgaDistributedRamFifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaDistributedRam_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 20-word x 64-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <cWriteEnable>  | high     |
    |     addrA          | connected to signal <cWriteAddress> |          |
    |     diA            | connected to signal <cDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 20-word x 64-bit                    |          |
    |     addrB          | connected to signal <cReadAddress>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <NiFpgaDistributedRam_1> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaDistributedRam_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 20-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <cWriteEnable>  | high     |
    |     addrA          | connected to signal <cWriteAddress> |          |
    |     diA            | connected to signal <cDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 20-word x 16-bit                    |          |
    |     addrB          | connected to signal <cReadAddress>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <NiFpgaDistributedRam_2> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaDualPortRamInfer>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_cRam>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1000-word x 16-bit                  |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <cWriteEn>      | high     |
    |     addrA          | connected to signal <cInAddr>       |          |
    |     diA            | connected to signal <cDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1000-word x 16-bit                  |          |
    |     addrB          | connected to signal <cOutAddr>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <NiFpgaDualPortRamInfer> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaSimpleModuloCounter>.
The following registers are absorbed into counter <cModuloCounterCount>: 1 register on signal <cModuloCounterCount>.
Unit <NiFpgaSimpleModuloCounter> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaTopEnInSyncForExternalClk>.
The following registers are absorbed into counter <DelayTopEnInExtClk.eTimerCount>: 1 register on signal <DelayTopEnInExtClk.eTimerCount>.
Unit <NiFpgaTopEnInSyncForExternalClk> synthesized (advanced).

Synthesizing (advanced) Unit <NiLvFpgaStockDigitalInput_2>.
Unit <NiLvFpgaStockDigitalInput_2> synthesized (advanced).

Synthesizing (advanced) Unit <PumaTimingEngine>.
The following registers are absorbed into counter <rLockedFilterCount>: 1 register on signal <rLockedFilterCount>.
Unit <PumaTimingEngine> synthesized (advanced).

Synthesizing (advanced) Unit <RegisterAccess32>.
The following registers are absorbed into counter <TimeoutManager.mCount>: 1 register on signal <TimeoutManager.mCount>.
Unit <RegisterAccess32> synthesized (advanced).

Synthesizing (advanced) Unit <ViControl>.
The following registers are absorbed into counter <EnableInBlk.rTimerCount>: 1 register on signal <EnableInBlk.rTimerCount>.
Unit <ViControl> synthesized (advanced).

Synthesizing (advanced) Unit <whileloop>.
The following registers are absorbed into counter <lp_iteration>: 1 register on signal <lp_iteration>.
Unit <whileloop> synthesized (advanced).

Synthesizing (advanced) Unit <whileloop_init>.
The following registers are absorbed into counter <lp_iteration>: 1 register on signal <lp_iteration>.
Unit <whileloop_init> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 25
 1000x16-bit dual-port distributed RAM                 : 8
 20x16-bit dual-port distributed RAM                   : 8
 20x64-bit dual-port distributed RAM                   : 8
 8192x16-bit dual-port block RAM                       : 1
# Multipliers                                          : 40
 16x6-bit multiplier                                   : 8
 17x16-bit multiplier                                  : 16
 32x21-bit multiplier                                  : 16
# Adders/Subtractors                                   : 222
 13-bit adder                                          : 2
 13-bit subtractor                                     : 1
 13-bit subtractor borrow in                           : 1
 16-bit adder                                          : 2
 17-bit adder                                          : 18
 17-bit subtractor                                     : 17
 2-bit subtractor                                      : 17
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 33-bit adder                                          : 67
 33-bit subtractor                                     : 58
 5-bit adder                                           : 32
 5-bit subtractor                                      : 1
 65-bit adder                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 43
 12-bit down counter                                   : 1
 16-bit up counter                                     : 1
 32-bit up counter                                     : 6
 4-bit down counter                                    : 1
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 32
 6-bit down counter                                    : 1
# Accumulators                                         : 1
 32-bit updown loadable accumulator                    : 1
# Registers                                            : 7892
 Flip-Flops                                            : 7892
# Comparators                                          : 66
 13-bit comparator greater                             : 2
 16-bit comparator equal                               : 2
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 9
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 16
 5-bit comparator greater                              : 32
# Multiplexers                                         : 1088
 1-bit 2-to-1 multiplexer                              : 555
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 95
 16-bit 3-to-1 multiplexer                             : 16
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 1
 16-bit 9-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 18
 2-bit 3-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 25
 32-bit 2-to-1 multiplexer                             : 220
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 32
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 65
 5-bit 5-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 23
 64-bit 7-to-1 multiplexer                             : 1
 64-bit 9-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 35
# Xors                                                 : 77
 1-bit xor2                                            : 77

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <NiFpgaAG_0000006a_WhileLoop>: instances <n_Input_Node_68_Diagram>, <n_Input_Node_15973_Diagram> of unit <XDataNode> are equivalent, second instance is removed
WARNING:Xst:1426 - The value init of the FF/Latch rPllGo_ms hinder the constant cleaning in the block PumaTimingEngine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rPllRstReg_31 hinder the constant cleaning in the block PumaTimingEngine.
   You should achieve better results by setting this init to 0.
WARNING:Xst:638 - in unit bushold Conflict on KEEP property on signal LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0FromInterface/BlkOut.oDataAckClkEnable and RioClk40Crossing.RioClk40FromInterface/BlkOut.oDataAckClkEnable RioClk40Crossing.RioClk40FromInterface/BlkOut.oDataAckClkEnable signal will be lost.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
Optimizing FSM <Puma15Window/theVI/FSM_7> on signal <cDisablerState[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 wait4disabledone   | 001
 wait4resetdone     | 010
 wait4pushresetdone | 011
 wait4popresetdone  | 100
 wait4reenable      | 101
 wait4empty         | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_Interface/MiteInterfacex/RegisterAccessx/RegisterAccess32x/FSM_9> on signal <ReadBlk.mReadState[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 reading | 01
 done    | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_Interface/MiteInterfacex/RegisterAccessx/RegisterAccess32x/FSM_8> on signal <WriteBlk.mWriteState[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 writing     | 01
 writingwait | 10
 done        | 11
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAiFifo.BlkDmaDisabler.DmaDisablerx/FSM_11> on signal <mState[1:3]> with one-hot encoding.
-----------------------
 State     | Encoding
-----------------------
 disabled  | 001
 disabling | 100
 enabled   | 010
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAiFifo.BlkCDRd.CpuDataRdx/FSM_12> on signal <mState[1:4]> with user encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 idle                    | 0000
 burst1                  | 0001
 checkformiteburstdenial | 0010
 burst2                  | 0011
 burst3                  | 0100
 single1                 | 0101
 single2                 | 0110
 single3                 | 0111
 single4                 | 1000
-------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/FSM_10> on signal <cDisablerState[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 wait4disabledone   | 001
 wait4resetdone     | 010
 wait4pushresetdone | 011
 wait4popresetdone  | 100
 wait4reenable      | 101
 wait4empty         | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_whileloop/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_whileloop/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_whileloop/FSM_0> on signal <state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle_st | 00
 calc_st | 01
 test_st | 10
 end_st  | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_NiFpgaAG_0000002e_SequenceFrame_Diagram/n_whileloop/FSM_1> on signal <state[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle_st | 000
 init_st | 001
 calc_st | 010
 test_st | 011
 end_st  | 100
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_NiFpgaAG_0000002e_SequenceFrame_Diagram/n_forloop/FSM_2> on signal <state[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle_st | 000
 init_st | 001
 run_st  | 011
 loop_st | 110
 end_st  | 010
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDomainCrosserx/FSM_6> on signal <iEoState[1:2]> with user encoding.
------------------------------------------------
 State                              | Encoding
------------------------------------------------
 waitingforloopenableoutassertion   | 00
 pushenableouttooutsidedomain       | 01
 waitingforloopenableoutdeassertion | 10
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDomainCrosserx/FSM_5> on signal <EnableInAndClr.IClkIsExternal.iEnableInState[1:3]> with user encoding.
--------------------------------------
 State                    | Encoding
--------------------------------------
 idle                     | 000
 waitfortopenintoassert   | 001
 subdiagenabled           | 010
 waitfortopenintodeassert | 011
 waitforenableclrpulse    | 100
--------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Serialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDomainCrosserx/FSM_4> on signal <iEoState[1:2]> with user encoding.
------------------------------------------------
 State                              | Encoding
------------------------------------------------
 waitingforloopenableoutassertion   | 00
 pushenableouttooutsidedomain       | 01
 waitingforloopenableoutdeassertion | 10
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Serialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDomainCrosserx/FSM_3> on signal <EnableInAndClr.IClkIsExternal.iEnableInState[1:3]> with user encoding.
--------------------------------------
 State                    | Encoding
--------------------------------------
 idle                     | 000
 waitfortopenintoassert   | 001
 subdiagenabled           | 010
 waitfortopenintodeassert | 011
 waitforenableclrpulse    | 100
--------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/ViControlx/FSM_13> on signal <EnableInBlk.rEnableInState[1:2]> with gray encoding.
------------------------------------------------
 State                              | Encoding
------------------------------------------------
 idle                               | 00
 enableindeasserted                 | 01
 waituntilinternalclocksbecomevalid | unreached
 waituntilcomponentsinit            | 11
 enableinasserted                   | 10
 enableindeassertionnotsupportederr | unreached
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/FSM_14> on signal <ClockDomainCrossing.bPushEnState[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 assert1 | 01
 assert2 | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/FSM_17> on signal <DelayTopEnInExtClk.eDelayTopEnInState[1:3]> with gray encoding.
------------------------------------------------
 State                              | Encoding
------------------------------------------------
 idle                               | 000
 waitforasyncresetassertionduration | 001
 waitforasyncrstdeasrtpropdly       | 011
 waitforsyncresetassertionduration  | 010
 topeninassertedtoextclk            | 110
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/DiagramResetx/FSM_15> on signal <DiagramResetFSM.rDiagramResetState[1:3]> with gray encoding.
-----------------------------------------------
 State                             | Encoding
-----------------------------------------------
 idle                              | 000
 waitforexternalcircuittoinit      | 001
 waitforbaseclkstobecomevalid      | 011
 waitforclkenablerequest           | unreached
 waitforgatedbaseclkstobecomevalid | 010
 waitfordervclkstobecomevalid      | 110
 waitforresetassertionduration     | 111
 waitfordiagrstdeasrtpropdly       | 101
 waitforhosttoassertdiagrst        | 100
 diagrstassertionnotsupportederr   | unreached
-----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/FSM_16> on signal <ClockDomainCrossing.bPushEnState[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 assert1 | 01
 assert2 | 10
---------------------
WARNING:Xst:2973 - All outputs of instance <Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/NiFpgaFifoCountControlx> of block <NiFpgaFifoCountControl> are unconnected in block <Puma15Top>. Underlying logic will be removed.

Optimizing unit <DFlopUnsigned> ...

Optimizing unit <DFlop_1> ...

Optimizing unit <DFlopGray> ...

Optimizing unit <DoubleSyncBase> ...

Optimizing unit <DoubleSyncAsyncInBase> ...

Optimizing unit <DFlopSlvResetVal_5> ...

Optimizing unit <NiLvFpgaStockDigitalInput_2> ...

Optimizing unit <DFlopSlvResetVal_3> ...

Optimizing unit <DFlopSlvResetVal_2> ...

Optimizing unit <DFlopSlvResetVal_1> ...

Optimizing unit <DFlopSlvResetVal_4> ...

Optimizing unit <Puma15Top> ...

Optimizing unit <PumaTimingEngine> ...

Optimizing unit <RegisterAccess> ...

Optimizing unit <RegisterAccess32> ...

Optimizing unit <MiteDmaInput> ...

Optimizing unit <DmaMiteReadRegs> ...

Optimizing unit <NiFpgaFifoFlags> ...

Optimizing unit <SyncFifoFlags> ...

Optimizing unit <HandshakeBase_4> ...

Optimizing unit <DmaDisabler> ...

Optimizing unit <CpuDataRd> ...

Optimizing unit <NiFpgaFifoClearControl_2> ...

Optimizing unit <NiFpgaFifoPortReset_2> ...

Optimizing unit <MiteIrq> ...

Optimizing unit <HandshakeBaseResetCross_2> ...

Optimizing unit <HandshakeBaseResetCross_3> ...

Optimizing unit <whileloop> ...

Optimizing unit <NiFpgaAG_00000030_WhileLoop> ...

Optimizing unit <NiLvFxpEnableHandlerSlv_2> ...

Optimizing unit <NiFpgaShiftReg_1> ...

Optimizing unit <NiFpgaAG_0000003a_CaseStructure_75> ...

Optimizing unit <NiFpgaWaitMicroOrMilliSeconds> ...

Optimizing unit <NiFpgaSimpleModuloCounter> ...

Optimizing unit <whileloop_init> ...

Optimizing unit <forloop> ...

Optimizing unit <NiFpgaAG_00000050_WhileLoop> ...

Optimizing unit <NiFpgaAG_00000052_TimedLoopDiagram> ...

Optimizing unit <NiFpgaRegisterCoreBase_2> ...

Optimizing unit <NiFpgaAG_0000006a_WhileLoop> ...

Optimizing unit <NiFpgaAG_0000006d_TimedLoopDiagram> ...

Optimizing unit <NiFpgaShiftReg_2> ...

Optimizing unit <NiFpgaShiftReg_3> ...

Optimizing unit <NiFpgaShiftReg_4> ...

Optimizing unit <NiFpgaShiftReg_5> ...

Optimizing unit <NiFpgaAG_00000070_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_00000070_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_0000008d_CaseStructureFrame_0002> ...

Optimizing unit <NiFpgaAG_0000008d_CaseStructureFrame_0006> ...

Optimizing unit <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone3> ...

Optimizing unit <NiFpgaRegisterCoreBase_6> ...

Optimizing unit <Count_Up_vi_colon_Clone1> ...

Optimizing unit <NiFpgaRegisterCoreBase_5> ...

Optimizing unit <NiFpgaAG_0000008d_CaseStructure_212> ...

Optimizing unit <NiFpgaRegisterCoreBase_4> ...

Optimizing unit <TimedLoopDomainCrosser_2> ...

Optimizing unit <HandshakeBase_3> ...

Optimizing unit <HandshakeBase_2> ...

Optimizing unit <TimedLoopDomainCrosser_1> ...

Optimizing unit <HandshakeBase_1> ...

Optimizing unit <NiFpgaAG_000000e4_TimedLoopDiagram> ...

Optimizing unit <LED_top_vi_colon_Clone5> ...

Optimizing unit <NiFpgaRegisterCoreBase_8> ...

Optimizing unit <LED_rand_wait_vi_colon_Clone8> ...

Optimizing unit <NiFpgaAG_00000131_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000132_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_00000132_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000119_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000119_CaseStructureFrame_0000> ...

Optimizing unit <LED_top_vi_colon_Clone20> ...

Optimizing unit <NiFpgaRegisterCoreBase_9> ...

Optimizing unit <LED_rand_wait_vi_colon_Clone23> ...

Optimizing unit <NiFpgaAG_00000240_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000241_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_00000241_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000228_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000228_CaseStructureFrame_0000> ...

Optimizing unit <LED_top_vi_colon_Clone35> ...

Optimizing unit <NiFpgaRegisterCoreBase_10> ...

Optimizing unit <LED_rand_wait_vi_colon_Clone38> ...

Optimizing unit <NiFpgaAG_0000034f_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000350_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_00000350_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000337_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000337_CaseStructureFrame_0000> ...

Optimizing unit <LED_top_vi_colon_Clone50> ...

Optimizing unit <NiFpgaRegisterCoreBase_11> ...

Optimizing unit <LED_rand_wait_vi_colon_Clone53> ...

Optimizing unit <NiFpgaAG_0000045e_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_0000045f_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_0000045f_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000446_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000446_CaseStructureFrame_0000> ...

Optimizing unit <LED_top_vi_colon_Clone65> ...

Optimizing unit <NiFpgaRegisterCoreBase_12> ...

Optimizing unit <LED_rand_wait_vi_colon_Clone68> ...

Optimizing unit <NiFpgaAG_0000056d_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_0000056e_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_0000056e_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000555_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000555_CaseStructureFrame_0000> ...

Optimizing unit <LED_top_vi_colon_Clone80> ...

Optimizing unit <NiFpgaRegisterCoreBase_13> ...

Optimizing unit <LED_rand_wait_vi_colon_Clone83> ...

Optimizing unit <NiFpgaAG_0000067c_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_0000067d_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_0000067d_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000664_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000664_CaseStructureFrame_0000> ...

Optimizing unit <LED_top_vi_colon_Clone95> ...

Optimizing unit <NiFpgaRegisterCoreBase_14> ...

Optimizing unit <LED_rand_wait_vi_colon_Clone98> ...

Optimizing unit <NiFpgaAG_0000078b_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_0000078c_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_0000078c_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000773_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000773_CaseStructureFrame_0000> ...

Optimizing unit <LED_top_vi_colon_Clone110> ...

Optimizing unit <LED_rand_wait_vi_colon_Clone113> ...

Optimizing unit <NiFpgaAG_0000089a_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_0000089b_CaseStructureFrame_0000> ...

Optimizing unit <NiFpgaAG_0000089b_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000882_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaAG_00000882_CaseStructureFrame_0000> ...

Optimizing unit <Acquire_wp_nodt_vi_colon_Clone115> ...

Optimizing unit <NiFpgaAG_000008ea_CaseStructureFrame_0001> ...

Optimizing unit <Circular_Buffer_Address_try_without_deadtime_vi_colon_Clone18> ...

Optimizing unit <Count_Up_vi_colon_Clone16> ...

Optimizing unit <Acquire_wp_nodt_vi_colon_Clone70> ...

Optimizing unit <NiFpgaAG_000005bd_CaseStructureFrame_0001> ...

Optimizing unit <Acquire_wp_nodt_vi_colon_Clone100> ...

Optimizing unit <NiFpgaAG_000007db_CaseStructureFrame_0001> ...

Optimizing unit <Acquire_wp_nodt_vi_colon_Clone85> ...

Optimizing unit <NiFpgaAG_000006cc_CaseStructureFrame_0001> ...

Optimizing unit <Acquire_wp_nodt_vi_colon_Clone55> ...

Optimizing unit <NiFpgaAG_000004ae_CaseStructureFrame_0001> ...

Optimizing unit <Acquire_wp_nodt_vi_colon_Clone40> ...

Optimizing unit <NiFpgaAG_0000039f_CaseStructureFrame_0001> ...

Optimizing unit <Acquire_wp_nodt_vi_colon_Clone25> ...

Optimizing unit <NiFpgaAG_00000290_CaseStructureFrame_0001> ...

Optimizing unit <Acquire_wp_nodt_vi_colon_Clone10> ...

Optimizing unit <NiFpgaAG_00000181_CaseStructureFrame_0001> ...

Optimizing unit <NiFpgaRegisterCoreBase_7> ...

Optimizing unit <NiFpgaLocalResHolderRead_2> ...

Optimizing unit <bushold> ...

Optimizing unit <NiFpgaRegFrameworkShiftReg_2> ...

Optimizing unit <NiFpgaRegFrameworkShiftReg_1> ...

Optimizing unit <NiFpgaFifoPortReset_1> ...

Optimizing unit <NiFpgaDistributedRamFifo_1> ...

Optimizing unit <NiFpgaDistributedRamFifo_2> ...

Optimizing unit <NiFpgaBuiltInFifoResetControl> ...

Optimizing unit <ViControl> ...

Optimizing unit <SafeBusCrossing_1> ...

Optimizing unit <HandshakeBaseResetCross_4> ...

Optimizing unit <NiFpgaHostAccessibleRegister_1> ...

Optimizing unit <NiFpgaHostAccessibleRegister_2> ...

Optimizing unit <NiFpgaHostAccessibleRegister_4> ...

Optimizing unit <NiFpgaHostAccessibleRegister_5> ...

Optimizing unit <NiFpgaHostAccessibleRegister_6> ...

Optimizing unit <NiFpgaHostAccessibleRegister_8> ...

Optimizing unit <NiFpgaHostAccessibleRegister_9> ...

Optimizing unit <NiFpgaHostAccessibleRegister_10> ...

Optimizing unit <NiFpgaArbRW_1> ...

Optimizing unit <NiFpgaArbRW_2> ...

Optimizing unit <NiFpgaTopEnInSyncForExternalClk> ...

Optimizing unit <HandshakeWithResetValueBase> ...

Optimizing unit <DiagramReset> ...

Optimizing unit <SafeBusCrossing_2> ...

Optimizing unit <HandshakeBaseResetCross_5> ...
WARNING:Xst:638 - in unit Puma15Top Conflict on KEEP property on signal N0_inv and Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqAck/BlkOut.oDataAckClkEnable Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqAck/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit Puma15Top Conflict on KEEP property on signal N0_inv and Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.oDataAckClkEnable Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit Puma15Top Conflict on KEEP property on signal N0_inv and Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0ToInterface/BlkOut.oDataAckClkEnable Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0ToInterface/BlkOut.oDataAckClkEnable signal will be lost.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Puma15Top, actual ratio is 54.

Final Macro Processing ...

Processing Unit <Puma15Top> :
	Found 2-bit shift register for signal <Puma15Window/mBusReset>.
	Found 2-bit shift register for signal <PumaTimingEnginex/rRawPllLocked>.
	Found 2-bit shift register for signal <PumaTimingEnginex/rPllLockedNoRst>.
	Found 32-bit shift register for signal <PumaTimingEnginex/rPllRstReg_0>.
	Found 2-bit shift register for signal <PumaTimingEnginex/rPllGo>.
Unit <Puma15Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5981
 Flip-Flops                                            : 5981
# Shift Registers                                      : 5
 2-bit shift register                                  : 4
 32-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                 | Clock buffer(FF name)                                                                                                                 | Load  |
---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
MiteClkpin                                                                                   | IBUFG+BUFG                                                                                                                            | 1971  |
RioClk40pin                                                                                  | IBUFG+BUFG                                                                                                                            | 1402  |
UserGClkLvttl                                                                                | PLL_ADV:CLKOUT0                                                                                                                       | 6466  |
Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqNum/iPush| NONE(Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqAck/BlkOut.oPushToggleToReadyx/DFlopx/FDCPEx)| 46    |
RioClk40pin                                                                                  | PLL_ADV:CLKOUT2                                                                                                                       | 2     |
RioClk40pin                                                                                  | PLL_ADV:CLKOUT0                                                                                                                       | 57    |
UserGClkLvttl                                                                                | PLL_ADV:CLKOUT1                                                                                                                       | 836   |
---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Puma15Window/theVI/DiagramResetx/DiagramResetRegisterBlk.aDiagramResetLoc(Puma15Window/theVI/DiagramResetx/DiagramResetRegisterBlk.AsyncDiagramRst/FDCPEx:Q)                                                                                                                                                                                                                                                                                                                                                   | BUFG(Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/cDisablerState_FSM_FFd2)                                                                                                                                                                                                  | 7537  |
Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqNum/iPush(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                       | NONE(Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqAck/BlkIn.iStoredDatax/GenFlops[23].DFlopx/FDCPEx)                                                                                                                                                                                                                                    | 1195  |
Puma15Window/theVI/DiagramResetx/DiagramResetRegisterBlk.rDiagramResetLoc(Puma15Window/theVI/DiagramResetx/DiagramResetRegisterBlk.SyncDiagramRst/FDCPEx:Q)                                                                                                                                                                                                                                                                                                                                                    | NONE(PumaFixedLogicx/PumaTbMgrx/TbConnectionMgrx/TbPwrGdFilter/mFiltCount_15)                                                                                                                                                                                                                                                                                                  | 654   |
PumaFixedLogicx/aMiteReset_n_inv(PumaFixedLogicx/aMiteReset_n_inv1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                                                    | NONE(PumaFixedLogicx/FixedRegsClkXingx/mTbStatusToReg_TbMgrState_2)                                                                                                                                                                                                                                                                                                            | 624   |
Puma15Window/aBusReset(Puma15Window/aBusReset1:O)                                                                                                                                                                                                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.oPushToggle2)                                                                                                                                                                                                                                                                                    | 475   |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/enable_out(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/XST_GND:G)                                                                                                                                                                                                        | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCPEx)                                                  | 409   |
PumaFixedLogicx/mFixedRegsReadyOE(PumaFixedLogicx/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(PumaFixedLogicx/FixedRegsClkXingx/mFlatDataToRegHS/BlkIn.iStoredDatax/cLclQ_29)                                                                                                                                                                                                                                                                                           | 91    |
Puma15Window/theCLIPs/IO_Module_CLIP0/NI5751Topx/sDpaControllerDebug<4>(Puma15Window/theCLIPs/IO_Module_CLIP0/NI5751Topx/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theCLIPs/IO_Module_CLIP0/NI5751Topx/Ni5751Samplerx/Ni5751IoDelaysx/DataIoDelayGen[14].MonitorDataIDelay)                                                                                                                                                                                                                                                     | 72    |
Puma15Window/theCLIPs/IO_Module_CLIP0/NI5751Topx/N3(Puma15Window/theCLIPs/IO_Module_CLIP0/NI5751Topx/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                | NONE(Puma15Window/theCLIPs/IO_Module_CLIP0/NI5751Topx/Ni5751Samplerx/Ni5751IoDelaysx/DataIoDelayGen[14].MonitorDataIDelay)                                                                                                                                                                                                                                                     | 36    |
Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/N1(Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gchain.gp1[2].gbldl.inst_prim/gfn72.sngfifo36)                                                                                                                                                                                                  | 24    |
Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rd_rst_i<0>(Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/RD_RST_I<1>1:O)                                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/sbr_as_reg)                                                                                                                                                                                                                                     | 24    |
Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/N0(Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/sbr_as_reg)                                                                                                                                                                                                                                     | 8     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/XST_GND:G)| NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/XST_GND:G)  | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/XST_GND:G)| NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/XST_GND:G)  | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/XST_GND:G)| NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/XST_GND:G)  | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/XST_GND:G)| NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/XST_GND:G)  | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/XST_GND:G)| NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/XST_GND:G)  | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/XST_GND:G)| NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/XST_GND:G)  | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/XST_GND:G)| NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/XST_GND:G)  | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/XST_GND:G)| NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/N0(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/XST_GND:G)  | NONE(Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_Diagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                         | 3     |
Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                          | 3     |
Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                            | 3     |
Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                       | 3     |
Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                        | 3     |
Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                 | 3     |
Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                      | 3     |
Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                               | 3     |
Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                           | 3     |
Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                 | 3     |
Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                         | 3     |
Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                               | 3     |
Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                           | 3     |
Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                 | 3     |
Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                      | 3     |
Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                               | 3     |
Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                        | 3     |
Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                 | 3     |
Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                         | 3     |
Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                               | 3     |
Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                        | 3     |
Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                 | 3     |
Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                      | 3     |
Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                               | 3     |
Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                           | 3     |
Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                | NONE(Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                 | 3     |
Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                        | NONE(Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                         | 3     |
Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                            | NONE(Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                               | 3     |
Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                            | 3     |
Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                          | 3     |
Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                            | 3     |
Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                       | 3     |
Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                         | 3     |
Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                          | 3     |
Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                         | 3     |
Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                          | 3     |
Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                            | 3     |
Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                       | 3     |
Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                            | 3     |
Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                          | 3     |
Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                            | 3     |
Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                                                                                                       | 3     |
Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PopSynchNeeded.FromPopDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                            | 3     |
Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PopSynchNeeded.ToPopDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                  | 3     |
Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                                                                                                                                                          | 3     |
Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                                                                                                              | NONE(Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                                                                                | 3     |
Puma15Window/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/SyncTopEnInToExtClk.DblSyncToExtClk/DoubleSyncBasex/N0(Puma15Window/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/SyncTopEnInToExtClk.DblSyncToExtClk/DoubleSyncBasex/XST_GND:G)                                                                                                                                                | NONE(Puma15Window/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/SyncTopEnInToExtClk.DblSyncToExtClk/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                 | 3     |
Puma15Window/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/SyncTopEnOut.DblSyncTopEnOut/DoubleSyncBasex/N0(Puma15Window/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/SyncTopEnOut.DblSyncTopEnOut/DoubleSyncBasex/XST_GND:G)                                                                                                                                                              | NONE(Puma15Window/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/SyncTopEnOut.DblSyncTopEnOut/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                                                        | 3     |
Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                  | NONE(Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                                                                   | 3     |
Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)                                                                                                      | NONE(Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFpgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                                                            | 3     |
Puma15Window/theVI/FPGAwFIFOn16/GenResetControl.ResetControl/BuiltInFifoRst.iBuiltInFifoRstReg(Puma15Window/theVI/FPGAwFIFOn16/GenResetControl.ResetControl/BuiltInFifoRst.iBuiltInFifoRstReg:Q)                                                                                                                                                                                                                                                                                                               | NONE(Puma15Window/theVI/FPGAwFIFOn16/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg)                                                                                                                                                                                                                                                               | 2     |
aUserGpio<10>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<11>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<2>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<3>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<4>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<54>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<55>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<56>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<57>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<58>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<5>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<60>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<61>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<62>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<63>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<6>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<8>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
aUserGpio<9>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | IBufDS_Diff_Out                                                                                                                                                                                                                                                                                                                                                                | 2     |
Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/iIResetFast(Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                               | NONE(Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                                        | 1     |
Puma15Window/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/iIResetFast(Puma15Window/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                     | NONE(Puma15Window/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                                           | 1     |
Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqAck/iIResetFast(Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqAck/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                                 | NONE(Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                                                                 | 1     |
Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqNum/BlkOut.SyncIReset/c1NxResetFastLcl(Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqNum/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                          | NONE(Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/HandShakeIrqNum/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                                                                 | 1     |
Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0FromInterface/iIResetFast(Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0FromInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                     | NONE(Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0FromInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                                                           | 1     |
Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0ToInterface/iIResetFast(Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0ToInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                         | NONE(Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipClock0ToInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                                                             | 1     |
Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iIResetFast(Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                                                                         | NONE(Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                                                                                     | 1     |
Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/iIResetFast(Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                                                                             | NONE(Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                                                                                                                                       | 1     |
PumaFixedLogicx/FixedRegsClkXingx/I2cCrosser/BlkOut.SyncIReset/c1ResetFastLclx/cQ(PumaFixedLogicx/FixedRegsClkXingx/I2cCrosser/BlkOut.SyncIReset/c1ResetFastLclx/cLclQ:Q)                                                                                                                                                                                                                                                                                                                                      | NONE(PumaFixedLogicx/FixedRegsClkXingx/I2cCrosser/BlkIn.iPushTogglex/cLclQ)                                                                                                                                                                                                                                                                                                    | 1     |
PumaFixedLogicx/FixedRegsClkXingx/mFlatDataToRegHS/BlkOut.SyncIReset/c1ResetFastLclx/cQ(PumaFixedLogicx/FixedRegsClkXingx/mFlatDataToRegHS/BlkOut.SyncIReset/c1ResetFastLclx/cLclQ:Q)                                                                                                                                                                                                                                                                                                                          | NONE(PumaFixedLogicx/FixedRegsClkXingx/mFlatDataToRegHS/BlkIn.iPushTogglex/cLclQ)                                                                                                                                                                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 20.160ns (Maximum Frequency: 49.603MHz)
   Minimum input arrival time before clock: 4.794ns
   Maximum output required time after clock: 4.860ns
   Maximum combinational path delay: 0.000ns

=========================================================================
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.

Process "Synthesize - XST" completed successfully
INFO:TclTasksC:1850 - process run : Synthesize - XST is done.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone10.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone100.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone115.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone25.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone40.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone55.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone70.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone85.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Adapter16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/BuiltinFIFOCoreFPGAwFIFOn16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_try_without_deadtime_vi_colon
   _Clone17.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataRd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataWr.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHF
   pgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern18.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern20.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern22.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern24.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern26.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern28.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern30.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern32.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForchannel_0_on_slash_off_ctl_20RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForcircular_buffer_length_ctl_14RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_
   colon_Clone0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaDisabler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteReadRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteWriteRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM_Inferred.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/EnableChainWithErrorStatus.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwFIFOn16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwMemoryn19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwRegistern18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInI
   Clk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoReadAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoWriteAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultWithInOutReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiplierWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpThreeWireToFourWire.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_143.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_144.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/IsFirstCallPrimitive_2135.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone113.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone23.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone38.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone53.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone68.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone8.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone83.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone98.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone110.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone20.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone35.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone50.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone65.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone80.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone95.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_1_colon_Clone
   112.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_7_colon_Clone
   111.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Latch_vi_colon_Clone19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponent.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponentEnableChain.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterfaceOutputEnables.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteReadInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteWriteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751Base.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751FamClk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000000_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000008_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000009_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000002e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000030_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructure_56.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000039_ForLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructure_75.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000004f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000050_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000052_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructure_96.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006a_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006d_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructure_222.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructure_226.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructure_125.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructure_212.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000c1_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000e4_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000131_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000182_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000185_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000190_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001bc_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000240_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000290_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007db_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructure_2251.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000088e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000984_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000985_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_101.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2430.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2431.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbReadOnly.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamSingleClkFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRamInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoResource.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoTypeSelector.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLvSplitNumber.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMemoryInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteReadInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteWriteInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaNumToBoolArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSimpleModuloCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaTopEnInSyncForExternalClk.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaWaitMicroOrMilliSeconds.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiplyCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtractCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpBoolArrayToNum.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpShiftBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Multiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Subtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathMultiplies.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNi5751.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaCoresFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifoGenericValue.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20ClkDetect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20TimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaMiteGlue.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaTimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess32.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Rising_Edge_Detect_vi_colon_Clone11.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Timing_just64bitnumbercounting_vi_colon_Clone
   4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone103.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone104.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone118.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone119.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone13.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone14.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone28.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone29.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone43.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone44.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone58.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone59.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone73.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone74.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone88.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone89.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/enable_controller_SCTL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000116_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000117_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000118_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000225_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000226_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000227_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000334_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000335_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000336_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000443_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000444_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000445_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000552_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000553_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000554_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000661_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000662_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000663_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000770_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000771_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000772_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_0000087f_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000880_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000881_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/rvi_linear_interp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop_init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -aul -nt timestamp -u -uc Puma15Top.ucf -p xc5vlx30-ff676-1 Puma15Top.ngc Puma15Top.ngd

Command Line: C:\NIFPGA\programs\Xilinx13_4\ISE\bin\nt\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -aul -nt timestamp -u -uc Puma15Top.ucf -p
xc5vlx30-ff676-1 Puma15Top.ngc Puma15Top.ngd

Reading NGO file "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.ngc" ...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000116_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000117_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000118_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000225_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000226_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000227_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000334_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000335_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000336_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000443_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000444_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000445_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000552_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000553_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000554_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000661_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000662_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000663_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000770_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000771_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000772_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_0000087f_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000880_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000881_cust
omnode.ngc"...
Loading design module "C:\NIFPGA\jobs\R8t46AG_I60Q837/PumaFixedLogic.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/BuiltinFIFOCoreFPGAwFIFOn16.ngc"...
Loading design module "C:\NIFPGA\jobs\R8t46AG_I60Q837/Ni5751Top.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Puma15Top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:58 - Constraint <INST
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoolx/*oSigReturn
   *" TNM =
   TNM_oSigReturn_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBool
   x;> [Puma15Top.ucf(511)]: INST
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoolx/*oSigReturn
   *" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iLclStoredD
   ata*" TNM =
   TNM_iLclStoredData_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*Handshake
   SLVx;> [Puma15Top.ucf(514)]: INST
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iLclStoredD
   ata*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iReset*"
   TNM =
   TNM_iReset_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx;>
   [Puma15Top.ucf(517)]: INST
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iReset*"
   does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*n_bushold/*ShiftRegister/SyncBusReset/*oSigReturn*" TNM =
   TNM_oSigReturn_n_bushold/*ShiftRegister/SyncBusReset;> [Puma15Top.ucf(528)]:
   INST "*n_bushold/*ShiftRegister/SyncBusReset/*oSigReturn*" does not match any
   design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(543)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(548)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(553)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(560)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(567)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(567)]: INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(568)]: INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(569)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(569)]: INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(570)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(570)]: INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(571)]: INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(572)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(572)]: INST
   "*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(575)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(580)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(585)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(592)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(599)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(599)]: INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(600)]: INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(601)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(601)]: INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(602)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(602)]: INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(603)]: INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(604)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(604)]: INST
   "*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(607)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(612)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(617)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(624)]: INST
   "*FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(631)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(631)]: INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(632)]: INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(633)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(633)]: INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(634)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(634)]: INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(635)]: INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(636)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(636)]: INST
   "*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(639)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(644)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(649)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(656)]: INST
   "*FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(663)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(663)]: INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(664)]: INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(665)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(665)]: INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(666)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(666)]: INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(667)]: INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(668)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(668)]: INST
   "*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(671)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(676)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(681)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(688)]: INST
   "*FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(695)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(695)]: INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(696)]: INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(697)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(697)]: INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(698)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(698)]: INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(699)]: INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(700)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(700)]: INST
   "*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(703)]: INST
   "*FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(708)]: INST
   "*FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(713)]: INST
   "*FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(720)]: INST
   "*FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(727)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(727)]: INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(728)]: INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(729)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(729)]: INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(730)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(730)]: INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(731)]: INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(732)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(732)]: INST
   "*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(735)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(740)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(745)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(752)]: INST
   "*FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(759)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(759)]: INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(760)]: INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(761)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(761)]: INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(762)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(762)]: INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(763)]: INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(764)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(764)]: INST
   "*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(767)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(772)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(777)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(784)]: INST
   "*FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(791)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(791)]: INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(792)]: INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(793)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(793)]: INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(794)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(794)]: INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(795)]: INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(796)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(796)]: INST
   "*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(799)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(804)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(809)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(816)]: INST
   "*FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(823)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(823)]: INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(824)]: INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(825)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(825)]: INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(826)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(826)]: INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(827)]: INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(828)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(828)]: INST
   "*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*PulseSyncB...> [Puma15Top.ucf(831)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*PulseSyncB...> [Puma15Top.ucf(836)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyn...> [Puma15Top.ucf(841)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseS...> [Puma15Top.ucf(848)]: INST
   "*FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(855)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddGr
   ay;> [Puma15Top.ucf(855)]: INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay_ms;> [Puma15Top.ucf(856)]: INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(857)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddGr
   ay;> [Puma15Top.ucf(857)]: INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(858)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGra
   y;> [Puma15Top.ucf(858)]: INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y_ms;> [Puma15Top.ucf(859)]: INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_msx
   /GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(860)]' contains 7 wildcards. A name matching was attempted
   since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGra
   y;> [Puma15Top.ucf(860)]: INST
   "*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/Ge
   nFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyn...> [Puma15Top.ucf(863)]: INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyn...> [Puma15Top.ucf(868)]: INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseS...> [Puma15Top.ucf(873)]: INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*Puls...> [Puma15Top.ucf(880)]: INST
   "*FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(887)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(887)]: INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray...> [Puma15Top.ucf(888)]: INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(889)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(889)]: INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(890)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(890)]: INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms;> [Puma15Top.ucf(891)]: INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(892)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(892)]: INST
   "*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyn...> [Puma15Top.ucf(895)]: INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyn...> [Puma15Top.ucf(900)]: INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseS...> [Puma15Top.ucf(905)]: INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*Puls...> [Puma15Top.ucf(912)]: INST
   "*FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(919)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(919)]: INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray...> [Puma15Top.ucf(920)]: INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(921)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(921)]: INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(922)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(922)]: INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms;> [Puma15Top.ucf(923)]: INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(924)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(924)]: INST
   "*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyn...> [Puma15Top.ucf(927)]: INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyn...> [Puma15Top.ucf(932)]: INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseS...> [Puma15Top.ucf(937)]: INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*Puls...> [Puma15Top.ucf(944)]: INST
   "*FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(951)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(951)]: INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray...> [Puma15Top.ucf(952)]: INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(953)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(953)]: INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(954)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(954)]: INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms;> [Puma15Top.ucf(955)]: INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(956)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(956)]: INST
   "*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyn...> [Puma15Top.ucf(959)]: INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyn...> [Puma15Top.ucf(964)]: INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseS...> [Puma15Top.ucf(969)]: INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*Puls...> [Puma15Top.ucf(976)]: INST
   "*FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(983)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(983)]: INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray...> [Puma15Top.ucf(984)]: INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(985)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(985)]: INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(986)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(986)]: INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms;> [Puma15Top.ucf(987)]: INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(988)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(988)]: INST
   "*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyn...> [Puma15Top.ucf(991)]: INST
   "*FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyn...> [Puma15Top.ucf(996)]: INST
   "*FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseS...> [Puma15Top.ucf(1001)]: INST
   "*FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*Puls...> [Puma15Top.ucf(1008)]: INST
   "*FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(1015)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(1015)]: INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray...> [Puma15Top.ucf(1016)]: INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(1017)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(1017)]: INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(1018)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(1018)]: INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms;> [Puma15Top.ucf(1019)]: INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(1020)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(1020)]: INST
   "*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyn...> [Puma15Top.ucf(1023)]: INST
   "*FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyn...> [Puma15Top.ucf(1028)]: INST
   "*FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseS...> [Puma15Top.ucf(1033)]: INST
   "*FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPop*PulseSyn
   cBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*Puls...> [Puma15Top.ucf(1040)]: INST
   "*FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearToPush*PulseSy
   ncBasex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(1047)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray;> [Puma15Top.ucf(1047)]: INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray...> [Puma15Top.ucf(1048)]: INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(1049)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray;> [Puma15Top.ucf(1049)]: INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(1050)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay;> [Puma15Top.ucf(1050)]: INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/cAddrAGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms;> [Puma15Top.ucf(1051)]: INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGray_ms
   x/GenFlops[*].Dflopx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem - The string
   '*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*' found in the constraint '<INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(1052)]' contains 7 wildcards. A name matching was
   attempted since the env variable XIL_CS_WILDCARD_OVERRIDE_ERROR was set.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" TNM =
   TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay;> [Puma15Top.ucf(1052)]: INST
   "*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/cAddrBGrayx/G
   enFlops[*].Dflopx/FDCPEx*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM =
   TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*P...> [Puma15Top.ucf(1053)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM =
   TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Push
   To...> [Puma15Top.ucf(1054)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyn...> [Puma15Top.ucf(1055)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM =
   TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToP
   op*Pu...> [Puma15Top.ucf(1056)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM =
   TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Pu
   s...> [Puma15Top.ucf(1057)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" TNM =
   TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*P...> [Puma15Top.ucf(1058)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" TNM =
   TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopT
   oP...> [Puma15Top.ucf(1059)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" TNM =
   TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyn...> [Puma15Top.ucf(1060)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" TNM =
   TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPu
   sh*Pu...> [Puma15Top.ucf(1061)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" TNM =
   TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Po
   p...> [Puma15Top.ucf(1062)]: INST
   "*FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSync
   Basex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig;> [Puma15Top.ucf(1063)]:
   INST "*FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not
   match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" TNM = TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms;>
   [Puma15Top.ucf(1064)]: INST
   "*FPGAwFIFOn16*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/F
   DCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*FIFOCounter*iDlySigx/FDCPEx" TNM =
   TNM_FPGAwFIFOn16*FIFOCounter*iSig;> [Puma15Top.ucf(1065)]: INST
   "*FPGAwFIFOn16*FIFOCounter*iDlySigx/FDCPEx" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn16*FIFOCounter*DoubleSyncAsyncInBasex/oSig_msx/FDCPEx" TNM =
   TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms;> [Puma15Top.ucf(1066)]: INST
   "*FPGAwFIFOn16*FIFOCounter*DoubleSyncAsyncInBasex/oSig_msx/FDCPEx" does not
   match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo7"= FROM
   "TNM_oSigReturn_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoo
   lx" TO
   "TNM_iSigOut_msTimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBool
   x"...> [Puma15Top.ucf(1090)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoo
   lx'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo9"= FROM
   "TNM_iLclStoredData_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*Handshak
   eSLVx" TO
   "TNM_ODataFlop_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLV.
   ..> [Puma15Top.ucf(1092)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iLclStoredData_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*Handshak
   eSLVx'.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo10"= FROM
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iPushTog
   gle*) TO
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushTo.
   ..> [Puma15Top.ucf(1093)]: FFS
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iPushToggle
   *" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo10"= FROM
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iPushTog
   gle*) TO
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushTo.
   ..> [Puma15Top.ucf(1093)]: FFS
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushToggle
   0_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo11"= FROM
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushTog
   gleToReady*) TO
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*...>
   [Puma15Top.ucf(1094)]: FFS
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushToggle
   ToReady*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo11"= FROM
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushTog
   gleToReady*) TO
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*...>
   [Puma15Top.ucf(1094)]: FFS
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iRdyPushTog
   gle_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo12"= FROM
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushTog
   gle0_ms*) TO
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPu...>
   [Puma15Top.ucf(1095)]: FFS
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushToggle
   0_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo12"= FROM
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushTog
   gle0_ms*) TO
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPu...>
   [Puma15Top.ucf(1095)]: FFS
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*oPushToggle
   1*" does not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo13"= FROM
   "TNM_iReset_ms_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx
   " TO
   "TNM_iReset_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx"
   9.87...> [Puma15Top.ucf(1096)]: Unable to find an active 'TimeGrp' or 'TNM'
   or 'TPSync' constraint named
   'TNM_iReset_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx'.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo14"= FROM
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iRdyPush
   Toggle_ms*) TO
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*i...>
   [Puma15Top.ucf(1097)]: FFS
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iRdyPushTog
   gle_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo14"= FROM
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iRdyPush
   Toggle_ms*) TO
   FFS(*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*i...>
   [Puma15Top.ucf(1097)]: FFS
   "*TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx/*iRdyPushTog
   gle*" does not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo52"= FROM
   "TNM_oSigReturn_n_bushold/*ShiftRegister/SyncBusReset" TO
   "TNM_iSigOut_msn_bushold/*ShiftRegister/SyncBusReset" 74.2425007499 ns
   DATAPATHONLY;> [Puma15Top.ucf(1135)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named
   'TNM_oSigReturn_n_bushold/*ShiftRegister/SyncBusReset'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo64"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1147)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo67"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1150)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo70"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1153)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo74"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1157)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo78"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1161)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo78"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1161)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo79"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1162)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo79"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1162)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo80"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1163)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo80"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1163)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo81"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd..
   .> [Puma15Top.ucf(1164)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo81"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd..
   .> [Puma15Top.ucf(1164)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo102"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1185)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo105"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1188)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo108"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1191)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo112"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1195)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo116"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1199)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo116"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1199)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo117"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1200)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo117"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1200)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo118"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1201)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo118"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1201)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo119"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1202)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo119"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1202)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo121"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1204)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo124"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1207)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo127"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1210)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo131"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1214)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo135"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1218)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo135"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1218)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo136"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1219)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo136"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1219)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo137"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1220)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo137"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1220)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo138"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1221)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo138"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1221)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo140"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1223)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo143"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1226)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo146"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1229)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo150"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1233)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo154"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1237)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo154"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1237)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo155"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1238)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo155"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1238)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo156"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1239)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo156"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1239)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1240)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1240)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo159"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1242)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo162"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1245)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo165"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1248)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo169"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1252)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1256)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1256)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo174"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1257)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo174"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1257)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo175"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1258)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo175"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1258)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo176"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1259)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo176"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1259)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo178"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1261)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo181"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1264)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo184"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1267)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo188"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1271)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo192"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1275)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo192"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1275)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo193"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1276)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo193"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1276)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo194"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1277)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo194"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1277)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo195"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1278)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo195"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1278)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo197"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1280)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo200"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1283)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo203"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1286)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo207"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1290)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo211"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1294)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo211"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1294)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo212"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1295)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo212"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1295)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo213"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1296)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo213"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1296)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo214"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1297)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo214"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1297)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo216"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1299)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo219"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1302)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo222"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1305)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo226"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1309)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo230"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1313)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo230"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1313)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo231"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1314)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo231"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1314)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo232"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1315)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo232"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1315)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo233"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1316)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo233"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1316)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo235"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1318)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo238"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1321)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo241"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1324)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo245"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1328)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo249"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1332)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo249"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1332)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo250"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1333)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo250"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1333)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo251"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1334)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo251"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1334)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo252"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1335)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo252"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1335)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo254"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1337)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo257"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1340)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo260"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1343)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo264"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo268"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1351)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo268"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1351)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo269"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1352)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo269"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1352)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo270"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1353)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo270"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1353)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo271"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1354)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo271"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1354)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo273"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1356)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo276"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1359)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo279"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1362)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo283"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1366)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo287"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1370)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo287"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1370)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo288"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1371)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo288"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1371)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo289"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1372)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo289"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1372)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo290"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1373)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo290"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1373)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo292"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1375)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo295"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1378)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo298"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1381)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo302"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1385)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo306"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo306"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo307"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo307"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo308"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo308"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo309"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo309"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo311"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1394)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo314"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1397)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo317"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1400)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo321"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1404)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo325"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1408)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo325"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1408)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo326"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1409)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo326"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1409)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo327"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1410)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo327"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1410)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo328"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1411)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo328"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1411)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo330"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1413)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo333"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1416)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo336"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1419)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo340"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1423)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo344"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1427)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo344"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1427)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo345"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1428)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo345"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1428)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo346"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1429)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo346"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1429)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo347"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1430)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo347"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1430)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo349"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1432)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo352"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1435)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo355"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1438)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo359"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1442)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo363"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1446)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo363"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1446)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo364"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1447)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo364"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1447)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo365"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1448)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo365"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1448)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo366"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1449)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo366"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1449)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo367"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1450)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo367"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1450)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Pus
   hToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo368"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1451)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo368"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1451)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo369"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1452)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo369"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1452)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo370"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1453)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo370"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1453)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Pop
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo371"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1454)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo371"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1454)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo372"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1455)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo372"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1455)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo373"= FROM
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig" TO
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms" 1000.0000000000 ns
   DATAPATHONLY;> [Puma15Top.ucf(1456)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named
   'TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo373"= FROM
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig" TO
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms" 1000.0000000000 ns
   DATAPATHONLY;> [Puma15Top.ucf(1456)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named
   'TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo374"= FROM
   "TNM_FPGAwFIFOn16*FIFOCounter*iSig" TO "TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms"
   1000.0000000000 ns DATAPATHONLY;> [Puma15Top.ucf(1457)]: Unable to find an
   active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_FPGAwFIFOn16*FIFOCounter*iSig'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo374"= FROM
   "TNM_FPGAwFIFOn16*FIFOCounter*iSig" TO "TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms"
   1000.0000000000 ns DATAPATHONLY;> [Puma15Top.ucf(1457)]: Unable to find an
   active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms'.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo394"= FROM
   FFS(*ViControlx*rDerivedClkLostLock) TO
   FFS(*ViControlx*bDerivedClkLostLock_ms) 180.3000018180 ns DATAPATHONLY;>
   [Puma15Top.ucf(1477)]: FFS "*ViControlx*rDerivedClkLostLock" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo395"= FROM
   FFS(*ViControlx*rGatedClkStartupErr) TO
   FFS(*ViControlx*bGatedClkStartupErr_ms) 180.3000018180 ns DATAPATHONLY;>
   [Puma15Top.ucf(1478)]: FFS "*ViControlx*rGatedClkStartupErr" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo396"= FROM
   FFS(*ViControlx*rEnableDeassertionErr) TO
   FFS(*ViControlx*bEnableDeassertionErr_ms) 180.3000018180 ns DATAPATHONLY;>
   [Puma15Top.ucf(1479)]: FFS "*ViControlx*rEnableDeassertionErr" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TS_CustomFromTo397"= FROM
   FFS(*ViControlx*rDiagramResetAssertionErr) TO
   FFS(*ViControlx*bDiagramResetAssertionErr_ms) 180.3000018180 ns
   DATAPATHONLY;> [Puma15Top.ucf(1480)]: FFS
   "*ViControlx*rDiagramResetAssertionErr" does not match any design objects.



WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoo
   lx', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo7'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo7"= FROM
   "TNM_oSigReturn_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoo
   lx" TO
   "TNM_iSigOut_msTimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBool
   x"...> [Puma15Top.ucf(1090)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo7"= FROM
   "TNM_oSigReturn_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoo
   lx" TO
   "TNM_iSigOut_msTimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBool
   x"...> [Puma15Top.ucf(1090)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_iLclStoredData_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*Handshak
   eSLVx', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo9'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo9"= FROM
   "TNM_iLclStoredData_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*Handshak
   eSLVx" TO
   "TNM_ODataFlop_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLV.
   ..> [Puma15Top.ucf(1092)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo9"= FROM
   "TNM_iLclStoredData_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*Handshak
   eSLVx" TO
   "TNM_ODataFlop_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLV.
   ..> [Puma15Top.ucf(1092)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_iReset_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo13'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo13"= FROM
   "TNM_iReset_ms_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx
   " TO
   "TNM_iReset_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx"
   9.87...> [Puma15Top.ucf(1096)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo13"= FROM
   "TNM_iReset_ms_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx
   " TO
   "TNM_iReset_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx"
   9.87...> [Puma15Top.ucf(1096)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_n_bushold/*ShiftRegister/SyncBusReset', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo52'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo52"= FROM
   "TNM_oSigReturn_n_bushold/*ShiftRegister/SyncBusReset" TO
   "TNM_iSigOut_msn_bushold/*ShiftRegister/SyncBusReset" 74.2425007499 ns
   DATAPATHONLY;> [Puma15Top.ucf(1135)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo52"= FROM
   "TNM_oSigReturn_n_bushold/*ShiftRegister/SyncBusReset" TO
   "TNM_iSigOut_msn_bushold/*ShiftRegister/SyncBusReset" 74.2425007499 ns
   DATAPATHONLY;> [Puma15Top.ucf(1135)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo64'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo64"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1147)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo64"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1147)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo67'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo67"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1150)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo67"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1150)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo70'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo70"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1153)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo70"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1153)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo74'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo74"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1157)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo74"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1157)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo78'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo78"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1161)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo78"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1161)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo78'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo78"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1161)]
   <TIMESPEC "TS_CustomFromTo79"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1162)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo78"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1161)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo79"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1162)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo79'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo79"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1162)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo79"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1162)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo80'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo80"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1163)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo80"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1163)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo80'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo80"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1163)]
   <TIMESPEC "TS_CustomFromTo81"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd..
   .> [Puma15Top.ucf(1164)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo80"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1163)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo81"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd..
   .> [Puma15Top.ucf(1164)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo81'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo81"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd..
   .> [Puma15Top.ucf(1164)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo81"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd..
   .> [Puma15Top.ucf(1164)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo83'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo86'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo89'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo93'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo97'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo97'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo98'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo100'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo102'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo102"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1185)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo102"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1185)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo105'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo105"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1188)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo105"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1188)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo108'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo108"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1191)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo108"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1191)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo112'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo112"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1195)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo112"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1195)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo116'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo116"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1199)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo116"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1199)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo116'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo116"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1199)]
   <TIMESPEC "TS_CustomFromTo117"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1200)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo116"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1199)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo117"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1200)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo117'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo117"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1200)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo117"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1200)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo118'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo118"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1201)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo118"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1201)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo118'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo118"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1201)]
   <TIMESPEC "TS_CustomFromTo119"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1202)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo118"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1201)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo119"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1202)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo119'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo119"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1202)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo119"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1202)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo121'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo121"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1204)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo121"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1204)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo124'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo124"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1207)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo124"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1207)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo127'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo127"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1210)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo127"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1210)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo131'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo131"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1214)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo131"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1214)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo135'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo135"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1218)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo135"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1218)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo135'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo135"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1218)]
   <TIMESPEC "TS_CustomFromTo136"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1219)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo135"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1218)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo136"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1219)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo136'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo136"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1219)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo136"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1219)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo137'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo137"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1220)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo137"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1220)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo137'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo137"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1220)]
   <TIMESPEC "TS_CustomFromTo138"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1221)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo137"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1220)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo138"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1221)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo138'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo138"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1221)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo138"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1221)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo140'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo140"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1223)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo140"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1223)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo143'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo143"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1226)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo143"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1226)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo146'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo146"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1229)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo146"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1229)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo150'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo150"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1233)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo150"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1233)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo154'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo154"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1237)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo154"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1237)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo154'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo154"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1237)]
   <TIMESPEC "TS_CustomFromTo155"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1238)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo154"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1237)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo155"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1238)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo155'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo155"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1238)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo155"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1238)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo156'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo156"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1239)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo156"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1239)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo156'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo156"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1239)]
   <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1240)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo156"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1239)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1240)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo157'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1240)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1240)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo159'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo159"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1242)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo159"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1242)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo162'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo162"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1245)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo162"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1245)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo165'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo165"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1248)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo165"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1248)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo169'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo169"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1252)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo169"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1252)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo173'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1256)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1256)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo173'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1256)]
   <TIMESPEC "TS_CustomFromTo174"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1257)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1256)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo174"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1257)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo174'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo174"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1257)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo174"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1257)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo175'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo175"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1258)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo175"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1258)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo175'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo175"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1258)]
   <TIMESPEC "TS_CustomFromTo176"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1259)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo175"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1258)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo176"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1259)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo176'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo176"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1259)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo176"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1259)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo178'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo178"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1261)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo178"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1261)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo181'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo181"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1264)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo181"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1264)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo184'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo184"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1267)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo184"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1267)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo188'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo188"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1271)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo188"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1271)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo192'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo192"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1275)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo192"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1275)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo192'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo192"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1275)]
   <TIMESPEC "TS_CustomFromTo193"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1276)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo192"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1275)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo193"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1276)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo193'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo193"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1276)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo193"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1276)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo194'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo194"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1277)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo194"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1277)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo194'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo194"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1277)]
   <TIMESPEC "TS_CustomFromTo195"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1278)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo194"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1277)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo195"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1278)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo195'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo195"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1278)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo195"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1278)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo197'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo197"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1280)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo197"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1280)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo200'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo200"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1283)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo200"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1283)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo203'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo203"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1286)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo203"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1286)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo207'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo207"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1290)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo207"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1290)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo211'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo211"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1294)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo211"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1294)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo211'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo211"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1294)]
   <TIMESPEC "TS_CustomFromTo212"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1295)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo211"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1294)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo212"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1295)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo212'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo212"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1295)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo212"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1295)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo213'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo213"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1296)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo213"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1296)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo213'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo213"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1296)]
   <TIMESPEC "TS_CustomFromTo214"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1297)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo213"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1296)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo214"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1297)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo214'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo214"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1297)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo214"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1297)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo216'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo216"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1299)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo216"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1299)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo219'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo219"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1302)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo219"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1302)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo222'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo222"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1305)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo222"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1305)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo226'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo226"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1309)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo226"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1309)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo230'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo230"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1313)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo230"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1313)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo230'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo230"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1313)]
   <TIMESPEC "TS_CustomFromTo231"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1314)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo230"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1313)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo231"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1314)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo231'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo231"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1314)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo231"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1314)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo232'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo232"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1315)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo232"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1315)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo232'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo232"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1315)]
   <TIMESPEC "TS_CustomFromTo233"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1316)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo232"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1315)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo233"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1316)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo233'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo233"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1316)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo233"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1316)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo235'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo235"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1318)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo235"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1318)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo238'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo238"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1321)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo238"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1321)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo241'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo241"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1324)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo241"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1324)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo245'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo245"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1328)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo245"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1328)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo249'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo249"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1332)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo249"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1332)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo249'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo249"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1332)]
   <TIMESPEC "TS_CustomFromTo250"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1333)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo249"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1332)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo250"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1333)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo250'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo250"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1333)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo250"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1333)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo251'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo251"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1334)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo251"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1334)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo251'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo251"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1334)]
   <TIMESPEC "TS_CustomFromTo252"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1335)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo251"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1334)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo252"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1335)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay', does not directly or indirectly drive any flip-flops, latches and/or
   RAMs and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo252'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo252"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1335)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo252"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1335)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo83'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]
   <TIMESPEC "TS_CustomFromTo254"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1337)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo254"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1337)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo86'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]
   <TIMESPEC "TS_CustomFromTo257"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1340)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo257"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1340)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo89'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]
   <TIMESPEC "TS_CustomFromTo260"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1343)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo260"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1343)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo93'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]
   <TIMESPEC "TS_CustomFromTo264"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1347)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo264"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1347)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo97'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo268"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1351)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo268"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1351)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms', does not directly or indirectly drive any flip-flops, latches
   and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo97'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo268"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1351)]
   <TIMESPEC "TS_CustomFromTo269"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1352)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo268"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1351)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo269"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1352)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo98'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo269"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1352)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo269"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1352)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo270"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1353)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo270"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1353)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo270"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1353)]
   <TIMESPEC "TS_CustomFromTo271"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1354)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo270"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1353)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo271"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1354)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo100'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo271"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1354)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo271"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1354)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo83'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]
   <TIMESPEC "TS_CustomFromTo273"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1356)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo273"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1356)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo86'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]
   <TIMESPEC "TS_CustomFromTo276"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1359)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo276"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1359)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo89'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]
   <TIMESPEC "TS_CustomFromTo279"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1362)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo279"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1362)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo93'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]
   <TIMESPEC "TS_CustomFromTo283"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1366)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo283"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1366)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo97'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo287"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1370)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo287"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1370)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms', does not directly or indirectly drive any flip-flops, latches
   and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo97'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo287"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1370)]
   <TIMESPEC "TS_CustomFromTo288"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1371)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo287"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1370)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo288"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1371)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo98'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo288"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1371)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo288"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1371)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo289"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1372)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo289"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1372)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo289"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1372)]
   <TIMESPEC "TS_CustomFromTo290"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1373)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo289"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1372)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo290"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1373)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo100'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo290"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1373)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo290"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1373)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo83'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]
   <TIMESPEC "TS_CustomFromTo292"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1375)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo292"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1375)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo86'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]
   <TIMESPEC "TS_CustomFromTo295"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1378)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo295"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1378)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo89'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]
   <TIMESPEC "TS_CustomFromTo298"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1381)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo298"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1381)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo93'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]
   <TIMESPEC "TS_CustomFromTo302"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1385)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo302"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1385)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo97'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo306"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1389)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo306"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1389)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms', does not directly or indirectly drive any flip-flops, latches
   and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo97'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo306"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1389)]
   <TIMESPEC "TS_CustomFromTo307"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1390)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo306"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1389)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo307"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1390)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo98'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo307"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1390)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo307"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1390)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo308"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1391)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo308"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1391)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo308"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1391)]
   <TIMESPEC "TS_CustomFromTo309"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1392)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo308"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1391)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo309"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1392)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo100'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo309"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1392)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo309"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1392)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo83'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]
   <TIMESPEC "TS_CustomFromTo311"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1394)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo311"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1394)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo86'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]
   <TIMESPEC "TS_CustomFromTo314"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1397)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo314"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1397)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo89'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]
   <TIMESPEC "TS_CustomFromTo317"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1400)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo317"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1400)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo93'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]
   <TIMESPEC "TS_CustomFromTo321"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1404)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo321"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1404)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo97'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo325"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1408)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo325"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1408)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms', does not directly or indirectly drive any flip-flops, latches
   and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo97'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo325"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1408)]
   <TIMESPEC "TS_CustomFromTo326"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1409)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo325"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1408)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo326"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1409)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo98'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo326"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1409)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo326"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1409)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo327"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1410)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo327"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1410)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo327"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1410)]
   <TIMESPEC "TS_CustomFromTo328"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1411)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo327"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1410)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo328"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1411)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo100'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo328"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1411)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo328"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1411)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo83'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]
   <TIMESPEC "TS_CustomFromTo330"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1413)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo330"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1413)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo86'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]
   <TIMESPEC "TS_CustomFromTo333"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1416)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo333"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1416)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo89'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]
   <TIMESPEC "TS_CustomFromTo336"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1419)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo336"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1419)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo93'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]
   <TIMESPEC "TS_CustomFromTo340"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1423)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo340"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1423)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo97'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo344"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1427)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo344"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1427)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms', does not directly or indirectly drive any flip-flops, latches
   and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo97'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo344"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1427)]
   <TIMESPEC "TS_CustomFromTo345"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1428)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo344"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1427)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo345"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1428)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo98'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo345"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1428)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo345"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1428)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo346"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1429)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo346"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1429)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo346"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1429)]
   <TIMESPEC "TS_CustomFromTo347"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1430)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo346"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1429)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo347"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1430)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo100'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo347"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1430)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo347"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1430)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo83'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]
   <TIMESPEC "TS_CustomFromTo349"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1432)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo349"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1432)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo86'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]
   <TIMESPEC "TS_CustomFromTo352"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1435)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo352"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1435)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo89'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]
   <TIMESPEC "TS_CustomFromTo355"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1438)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo355"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1438)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo93'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]
   <TIMESPEC "TS_CustomFromTo359"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1442)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo359"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1442)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo97'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo363"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1446)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo363"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1446)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms', does not directly or indirectly drive any flip-flops, latches
   and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo97'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo363"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1446)]
   <TIMESPEC "TS_CustomFromTo364"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1447)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo363"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1446)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo364"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1447)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo98'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]
   <TIMESPEC "TS_CustomFromTo364"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1447)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo364"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1447)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo365"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1448)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo365"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1448)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo99'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo365"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1448)]
   <TIMESPEC "TS_CustomFromTo366"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1449)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo365"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1448)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo366"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1449)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray', does not directly or indirectly drive any flip-flops, latches and/or
   RAMS and cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo100'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the none of the
   referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]
   <TIMESPEC "TS_CustomFromTo366"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1449)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo366"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1449)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo367'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo367"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1450)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo367"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1450)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Pus
   hToPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo367'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo367"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1450)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo367"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1450)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo83'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]
   <TIMESPEC "TS_CustomFromTo368"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1451)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo368"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1451)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo368'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo368"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1451)]
   <TIMESPEC "TS_CustomFromTo369"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1452)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo368"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1451)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo369"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1452)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex', does not directly or indirectly drive any
   flip-flops, latches and/or RAMs and cannot be actively used by the
   referencing MaxDelay constraint 'TS_CustomFromTo369'. If clock manager blocks
   are directly or indirectly driven, a new TNM constraint will not be derived
   since the referencing constraint is not a PERIOD constraint. This TNM is used
   in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo369"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1452)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo369"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1452)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo370'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo370"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1453)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo370"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1453)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Pop
   ToPush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMs and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo370'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC "TS_CustomFromTo370"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1453)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo370"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1453)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo86'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]
   <TIMESPEC "TS_CustomFromTo371"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1454)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo371"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1454)]

WARNING:ConstraintSystem:192 - The TNM
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex', does not directly or indirectly drive any flip-flops,
   latches and/or RAMS and cannot be actively used by the referencing MaxDelay
   constraint 'TS_CustomFromTo371'. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC "TS_CustomFromTo371"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1454)]
   <TIMESPEC "TS_CustomFromTo372"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1455)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo371"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1454)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo372"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1455)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex', does not directly or indirectly drive any
   flip-flops, latches and/or RAMs and cannot be actively used by the
   referencing MaxDelay constraint 'TS_CustomFromTo372'. If clock manager blocks
   are directly or indirectly driven, a new TNM constraint will not be derived
   since the referencing constraint is not a PERIOD constraint. This TNM is used
   in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo372"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1455)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo372"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1455)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo373'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo373"= FROM
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig" TO
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms" 1000.0000000000 ns
   DATAPATHONLY;> [Puma15Top.ucf(1456)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo373"= FROM
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig" TO
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms" 1000.0000000000 ns
   DATAPATHONLY;> [Puma15Top.ucf(1456)]

WARNING:ConstraintSystem:193 - The TNM
   'TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo373'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo373"= FROM
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig" TO
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms" 1000.0000000000 ns
   DATAPATHONLY;> [Puma15Top.ucf(1456)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo373"= FROM
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig" TO
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms" 1000.0000000000 ns
   DATAPATHONLY;> [Puma15Top.ucf(1456)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_FPGAwFIFOn16*FIFOCounter*iSig', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo374'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo374"= FROM "TNM_FPGAwFIFOn16*FIFOCounter*iSig" TO
   "TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms" 1000.0000000000 ns DATAPATHONLY;>
   [Puma15Top.ucf(1457)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo374"= FROM "TNM_FPGAwFIFOn16*FIFOCounter*iSig" TO
   "TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms" 1000.0000000000 ns DATAPATHONLY;>
   [Puma15Top.ucf(1457)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing MaxDelay constraint
   'TS_CustomFromTo374'. If clock manager blocks are directly or indirectly
   driven, a new TNM constraint will not be derived since the referencing
   constraint is not a PERIOD constraint. This TNM is used in the following user
   group or specification:
   <TIMESPEC "TS_CustomFromTo374"= FROM "TNM_FPGAwFIFOn16*FIFOCounter*iSig" TO
   "TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms" 1000.0000000000 ns DATAPATHONLY;>
   [Puma15Top.ucf(1457)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo374"= FROM "TNM_FPGAwFIFOn16*FIFOCounter*iSig" TO
   "TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms" 1000.0000000000 ns DATAPATHONLY;>
   [Puma15Top.ucf(1457)]

Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkA
   iFifo.BlkFifo.NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopBoolVecx/DFlopS
   LVx/GenFlops[2].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkA
   iFifo.BlkOverflow.HandshakeBoolx/HandshakeBasex/BlkOut.ODataFlop/GenFlops[0].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkA
   iFifo.BlkOverflow.HandshakeBoolx/HandshakeBasex/BlkOut.ODataFlop/GenFlops[1].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/NiFpgaFif
   oPortResetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/NiFpgaFif
   oPortResetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oPushToggle0_msx/DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[2].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[3].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[4].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[5].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[6].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[7].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[8].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[9].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[10].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[14].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[15].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[16].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[17].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[18].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[19].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[20].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[21].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[22].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[23].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[24].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[25].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[26].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[27].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[28].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[29].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[30].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[31].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqNum/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[32].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[31].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[30].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[29].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[28].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[27].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[26].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[25].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[24].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[23].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[22].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[21].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[20].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[19].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[18].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[17].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[16].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[15].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[14].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[13].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[12].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[11].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[10].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[9].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[8].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[7].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[6].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[5].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[3].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[2].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex
   /oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[2].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[3].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[5].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[6].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[7].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[8].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[9].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[10].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[11].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[12].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[13].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[14].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[15].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[16].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[17].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[18].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[19].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[20].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[21].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[22].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[23].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[24].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[25].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[26].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[27].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[28].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[29].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[30].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[31].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[80].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[81].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[82].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[83].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[84].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[85].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[86].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[87].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[88].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[89].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[90].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[91].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[92].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[93].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[94].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[95].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[100].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[101].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[102].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[103].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[120].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[121].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[122].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[123].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[124].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[125].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[126].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[127].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[128].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[129].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[130].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[131].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[132].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[133].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[134].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[135].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[137].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[138].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[139].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[140].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[141].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[142].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[143].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[144].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[145].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[146].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[147].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[148].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[149].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[150].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[152].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[153].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[154].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[155].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[156].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[157].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[158].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[159].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[160].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[161].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[162].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[163].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[164].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[165].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[166].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[167].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[168].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[169].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[170].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[171].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[172].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[173].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[174].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[175].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[176].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[177].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[178].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[179].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[180].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[181].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[182].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[183].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[184].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.Syn
   cOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0ToInterface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkOut.S
   yncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/MiteClkShifter.ShiftRegister/SyncBusReset/Pulse
   SyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Shifter.ShiftRegister/Sync
   BusReset/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn16/GenResetControl.ResetControl/BuiltInFifoInpu
   tEn.TopEnInFromOClkSyncToIClk/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSi
   gx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDom
   ainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallin
   gEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/Clock
   DomainCrossing.BusClkToReliableClkHS/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/Clock
   DomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFal
   lingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000152<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000143<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000134<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000125<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000116<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000107<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb000000f8<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb000000e9<0>' has no driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000d0_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000cc_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000c8_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000c4_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000c0_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000bc_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000b8_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000b4_wi<0>' has no
   driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.SyncOReset/c1NxResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.Syn
   cOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0ToInterface/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<38>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<37>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<36>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<35>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<34>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<33>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<32>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<31>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<30>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<29>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<28>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<27>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<26>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<25>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<24>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<23>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<22>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<21>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<20>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<19>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<18>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<17>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<16>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<15>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<14>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<13>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<12>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<11>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<10>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<9>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<8>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<7>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<6>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<5>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<4>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<3>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<2>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<1>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<0>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<38>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<37>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<36>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<35>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<34>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<33>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<32>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<31>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<30>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<29>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<28>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<27>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<26>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<25>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<24>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<23>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<22>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<21>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<20>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<19>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<18>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<17>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<16>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<15>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<14>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<13>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<12>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<11>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<10>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<9>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<8>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<7>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<6>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<5>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<4>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<3>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<2>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<1>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<0>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/BlkOut.SyncOReset/c2ResetLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDom
   ainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/Clock
   DomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000037f<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000381<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000383<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000385<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000387<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000389<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000038b<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000038d<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003c5<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003c7<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003d1<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003d3<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003dd<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003df<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003e9<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003eb<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003f5<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003f7<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000401<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000403<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000040d<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000040f<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000419<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000041b<1>' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "PumaFixedLogicx/FixedRegsClkXingx/mFlatDataToRegHS/BlkOut.SyncOReset/c1Reset
   FastLcl" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "PumaFixedLogicx/FixedRegsClkXingx/I2cCrosser/BlkOut.SyncOReset/c1ResetFastLc
   l" is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio<24>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio<23>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio<22>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio<21>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio_n<23>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio_n<22>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio_n<21>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio_n<20>' has no legal driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:   254
  Number of warnings: 1076

Total REAL time to NGDBUILD completion: 15 min  19 sec
Total CPU time to NGDBUILD completion:  10 min  21 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "Puma15Top.bld"...

Process "Translate" failed
INFO:TclTasksC:1850 - process run : Translate is done.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone10.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone100.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone115.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone25.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone40.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone55.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone70.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone85.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Adapter16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/BuiltinFIFOCoreFPGAwFIFOn16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_try_without_deadtime_vi_colon
   _Clone17.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataRd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataWr.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHF
   pgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern18.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern20.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern22.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern24.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern26.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern28.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern30.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern32.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForchannel_0_on_slash_off_ctl_20RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForcircular_buffer_length_ctl_14RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_
   colon_Clone0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaDisabler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteReadRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteWriteRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM_Inferred.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/EnableChainWithErrorStatus.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwFIFOn16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwMemoryn19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwRegistern18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInI
   Clk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoReadAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoWriteAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultWithInOutReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiplierWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpThreeWireToFourWire.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_143.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_144.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/IsFirstCallPrimitive_2135.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone113.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone23.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone38.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone53.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone68.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone8.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone83.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone98.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone110.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone20.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone35.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone50.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone65.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone80.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone95.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_1_colon_Clone
   112.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_7_colon_Clone
   111.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Latch_vi_colon_Clone19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponent.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponentEnableChain.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterfaceOutputEnables.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteReadInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteWriteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751Base.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751FamClk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000000_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000008_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000009_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000002e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000030_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructure_56.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000039_ForLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructure_75.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000004f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000050_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000052_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructure_96.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006a_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006d_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructure_222.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructure_226.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructure_125.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructure_212.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000c1_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000e4_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000131_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000182_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000185_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000190_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001bc_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000240_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000290_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007db_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructure_2251.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000088e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000984_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000985_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_101.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2430.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2431.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbReadOnly.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamSingleClkFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRamInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoResource.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoTypeSelector.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLvSplitNumber.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMemoryInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteReadInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteWriteInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaNumToBoolArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSimpleModuloCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaTopEnInSyncForExternalClk.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaWaitMicroOrMilliSeconds.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiplyCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtractCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpBoolArrayToNum.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpShiftBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Multiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Subtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathMultiplies.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNi5751.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaCoresFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifoGenericValue.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20ClkDetect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20TimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaMiteGlue.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaTimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess32.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Rising_Edge_Detect_vi_colon_Clone11.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Timing_just64bitnumbercounting_vi_colon_Clone
   4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone103.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone104.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone118.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone119.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone13.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone14.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone28.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone29.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone43.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone44.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone58.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone59.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone73.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone74.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone88.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone89.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/enable_controller_SCTL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000116_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000117_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000118_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000225_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000226_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000227_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000334_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000335_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000336_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000443_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000444_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000445_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000552_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000553_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000554_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000661_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000662_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000663_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000770_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000771_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000772_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_0000087f_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000880_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000881_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/rvi_linear_interp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop_init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone10.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone100.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone115.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone25.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone40.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone55.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone70.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone85.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Adapter16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/BuiltinFIFOCoreFPGAwFIFOn16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_try_without_deadtime_vi_colon
   _Clone17.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataRd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataWr.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHF
   pgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern18.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern20.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern22.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern24.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern26.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern28.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern30.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern32.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForchannel_0_on_slash_off_ctl_20RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForcircular_buffer_length_ctl_14RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_
   colon_Clone0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaDisabler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteReadRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteWriteRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM_Inferred.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/EnableChainWithErrorStatus.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwFIFOn16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwMemoryn19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwRegistern18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInI
   Clk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoReadAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoWriteAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultWithInOutReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiplierWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpThreeWireToFourWire.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_143.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_144.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/IsFirstCallPrimitive_2135.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone113.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone23.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone38.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone53.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone68.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone8.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone83.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone98.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone110.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone20.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone35.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone50.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone65.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone80.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone95.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_1_colon_Clone
   112.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_7_colon_Clone
   111.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Latch_vi_colon_Clone19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponent.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponentEnableChain.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterfaceOutputEnables.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteReadInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteWriteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751Base.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751FamClk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000000_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000008_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000009_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000002e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000030_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructure_56.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000039_ForLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructure_75.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000004f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000050_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000052_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructure_96.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006a_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006d_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructure_222.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructure_226.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructure_125.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructure_212.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000c1_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000e4_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000131_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000182_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000185_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000190_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001bc_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000240_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000290_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007db_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructure_2251.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000088e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000984_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000985_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_101.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2430.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2431.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbReadOnly.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamSingleClkFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRamInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoResource.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoTypeSelector.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLvSplitNumber.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMemoryInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteReadInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteWriteInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaNumToBoolArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSimpleModuloCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaTopEnInSyncForExternalClk.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaWaitMicroOrMilliSeconds.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiplyCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtractCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpBoolArrayToNum.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpShiftBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Multiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Subtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathMultiplies.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNi5751.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaCoresFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifoGenericValue.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20ClkDetect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20TimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaMiteGlue.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaTimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess32.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Rising_Edge_Detect_vi_colon_Clone11.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Timing_just64bitnumbercounting_vi_colon_Clone
   4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone103.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone104.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone118.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone119.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone13.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone14.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone28.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone29.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone43.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone44.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone58.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone59.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone73.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone74.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone88.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone89.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/enable_controller_SCTL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000116_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000117_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000118_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000225_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000226_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000227_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000334_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000335_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000336_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000443_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000444_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000445_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000552_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000553_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000554_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000661_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000662_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000663_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000770_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000771_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000772_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_0000087f_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000880_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000881_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/rvi_linear_interp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop_init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone10.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone100.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone115.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone25.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone40.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone55.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone70.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone85.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Adapter16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/BuiltinFIFOCoreFPGAwFIFOn16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_try_without_deadtime_vi_colon
   _Clone17.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataRd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataWr.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHF
   pgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern18.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern20.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern22.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern24.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern26.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern28.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern30.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern32.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForchannel_0_on_slash_off_ctl_20RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForcircular_buffer_length_ctl_14RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_
   colon_Clone0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaDisabler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteReadRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteWriteRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM_Inferred.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/EnableChainWithErrorStatus.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwFIFOn16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwMemoryn19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwRegistern18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInI
   Clk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoReadAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoWriteAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultWithInOutReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiplierWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpThreeWireToFourWire.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_143.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_144.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/IsFirstCallPrimitive_2135.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone113.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone23.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone38.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone53.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone68.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone8.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone83.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone98.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone110.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone20.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone35.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone50.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone65.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone80.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone95.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_1_colon_Clone
   112.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_7_colon_Clone
   111.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Latch_vi_colon_Clone19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponent.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponentEnableChain.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterfaceOutputEnables.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteReadInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteWriteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751Base.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751FamClk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000000_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000008_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000009_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000002e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000030_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructure_56.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000039_ForLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructure_75.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000004f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000050_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000052_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructure_96.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006a_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006d_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructure_222.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructure_226.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructure_125.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructure_212.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000c1_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000e4_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000131_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000182_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000185_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000190_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001bc_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000240_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000290_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007db_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructure_2251.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000088e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000984_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000985_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_101.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2430.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2431.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbReadOnly.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamSingleClkFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRamInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoResource.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoTypeSelector.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLvSplitNumber.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMemoryInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteReadInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteWriteInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaNumToBoolArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSimpleModuloCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaTopEnInSyncForExternalClk.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaWaitMicroOrMilliSeconds.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiplyCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtractCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpBoolArrayToNum.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpShiftBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Multiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Subtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathMultiplies.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNi5751.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaCoresFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifoGenericValue.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20ClkDetect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20TimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaMiteGlue.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaTimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess32.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Rising_Edge_Detect_vi_colon_Clone11.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Timing_just64bitnumbercounting_vi_colon_Clone
   4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone103.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone104.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone118.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone119.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone13.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone14.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone28.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone29.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone43.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone44.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone58.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone59.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone73.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone74.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone88.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone89.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/enable_controller_SCTL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000116_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000117_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000118_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000225_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000226_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000227_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000334_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000335_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000336_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000443_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000444_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000445_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000552_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000553_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000554_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000661_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000662_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000663_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000770_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000771_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000772_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_0000087f_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000880_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000881_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/rvi_linear_interp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop_init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -aul -nt timestamp -u -uc Puma15Top.ucf -p xc5vlx30-ff676-1 Puma15Top.ngc Puma15Top.ngd

Command Line: C:\NIFPGA\programs\Xilinx13_4\ISE\bin\nt\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -aul -nt timestamp -u -uc Puma15Top.ucf -p
xc5vlx30-ff676-1 Puma15Top.ngc Puma15Top.ngd

Reading NGO file "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.ngc" ...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000116_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000117_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000118_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000225_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000226_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000227_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000334_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000335_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000336_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000443_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000444_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000445_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000552_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000553_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000554_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000661_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000662_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000663_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000770_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000771_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000772_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_0000087f_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000880_cust
omnode.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000881_cust
omnode.ngc"...
Loading design module "C:\NIFPGA\jobs\R8t46AG_I60Q837/PumaFixedLogic.ngc"...
Loading design module
"C:\NIFPGA\jobs\R8t46AG_I60Q837/BuiltinFIFOCoreFPGAwFIFOn16.ngc"...
Loading design module "C:\NIFPGA\jobs\R8t46AG_I60Q837/Ni5751Top.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Puma15Top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo7"= FROM
   "TNM_oSigReturn_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoo
   lx" TO
   "TNM_iSigOut_msTimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBool
   x"...> [Puma15Top.ucf(1090)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*PulseSyncBoo
   lx'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo9"= FROM
   "TNM_iLclStoredData_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*Handshak
   eSLVx" TO
   "TNM_ODataFlop_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLV.
   ..> [Puma15Top.ucf(1092)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iLclStoredData_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*Handshak
   eSLVx'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo13"= FROM
   "TNM_iReset_ms_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx
   " TO
   "TNM_iReset_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx"
   9.87...> [Puma15Top.ucf(1096)]: Unable to find an active 'TimeGrp' or 'TNM'
   or 'TPSync' constraint named
   'TNM_iReset_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo52"= FROM
   "TNM_oSigReturn_n_bushold/*ShiftRegister/SyncBusReset" TO
   "TNM_iSigOut_msn_bushold/*ShiftRegister/SyncBusReset" 74.2425007499 ns
   DATAPATHONLY;> [Puma15Top.ucf(1135)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named
   'TNM_oSigReturn_n_bushold/*ShiftRegister/SyncBusReset'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo64"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1147)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo67"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1150)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo70"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1153)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo74"= FROM
   "TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1157)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo78"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1161)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo78"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1161)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo79"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1162)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo79"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1162)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo80"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1163)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo80"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1163)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo81"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd..
   .> [Puma15Top.ucf(1164)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo81"= FROM
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd..
   .> [Puma15Top.ucf(1164)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn0*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo83"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1166)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo86"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/C...>
   [Puma15Top.ucf(1169)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo89"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1172)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo93"= FROM
   "TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1176)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo97"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ...> [Puma15Top.ucf(1180)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo98"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA...
   > [Puma15Top.ucf(1181)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo99"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   a...> [Puma15Top.ucf(1182)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo100"= FROM
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1183)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn1*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo102"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1185)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo105"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1188)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo108"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1191)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo112"= FROM
   "TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1195)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo116"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1199)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo116"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1199)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo117"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1200)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo117"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1200)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo118"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1201)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo118"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1201)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo119"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1202)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo119"= FROM
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1202)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn2*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo121"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1204)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo124"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1207)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo127"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1210)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo131"= FROM
   "TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1214)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo135"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1218)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo135"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1218)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo136"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1219)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo136"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1219)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo137"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1220)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo137"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1220)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo138"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1221)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo138"= FROM
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1221)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn3*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo140"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1223)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo143"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1226)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo146"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1229)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo150"= FROM
   "TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1233)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo154"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1237)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo154"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1237)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo155"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1238)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo155"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1238)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo156"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1239)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo156"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1239)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1240)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1240)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn4*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo159"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1242)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo162"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1245)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo165"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1248)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo169"= FROM
   "TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1252)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1256)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1256)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo174"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1257)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo174"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1257)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo175"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1258)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo175"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1258)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo176"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1259)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo176"= FROM
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1259)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn5*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo178"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1261)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo181"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1264)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo184"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1267)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo188"= FROM
   "TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1271)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo192"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1275)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo192"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1275)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo193"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1276)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo193"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1276)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo194"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1277)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo194"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1277)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo195"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1278)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo195"= FROM
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1278)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn6*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo197"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1280)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo200"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1283)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo203"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1286)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo207"= FROM
   "TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1290)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo211"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1294)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo211"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1294)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo212"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1295)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo212"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1295)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo213"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1296)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo213"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1296)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo214"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1297)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo214"= FROM
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1297)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn7*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo216"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1299)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo219"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1302)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo222"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1305)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo226"= FROM
   "TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1309)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo230"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1313)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo230"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1313)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo231"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1314)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo231"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1314)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo232"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1315)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo232"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1315)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo233"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1316)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo233"= FROM
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1316)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn8*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo235"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1318)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo238"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/...>
   [Puma15Top.ucf(1321)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo241"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx...>
   [Puma15Top.ucf(1324)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo245"= FROM
   "TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1328)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo249"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1332)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo249"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAddG
   ray" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd.
   ..> [Puma15Top.ucf(1332)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo250"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1333)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo250"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWrite...>
   [Puma15Top.ucf(1333)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo251"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1334)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo251"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddGr
   ay" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ...> [Puma15Top.ucf(1334)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo252"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1335)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo252"= FROM
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay_ms" TO
   "TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAd...
   > [Puma15Top.ucf(1335)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn9*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddGr
   ay'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo254"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1337)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo257"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1340)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo260"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1343)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo264"= FROM
   "TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo268"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1351)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo268"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1351)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo269"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1352)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo269"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1352)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo270"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1353)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo270"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1353)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo271"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1354)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo271"= FROM
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1354)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn10*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo273"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1356)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo276"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1359)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo279"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1362)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo283"= FROM
   "TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1366)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo287"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1370)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo287"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1370)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo288"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1371)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo288"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1371)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo289"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1372)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo289"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1372)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo290"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1373)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo290"= FROM
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1373)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn11*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo292"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1375)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo295"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1378)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo298"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1381)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo302"= FROM
   "TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1385)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo306"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo306"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo307"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo307"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo308"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo308"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo309"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo309"= FROM
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn12*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo311"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1394)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo314"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1397)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo317"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1400)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo321"= FROM
   "TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1404)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo325"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1408)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo325"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1408)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo326"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1409)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo326"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1409)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo327"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1410)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo327"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1410)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo328"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1411)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo328"= FROM
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1411)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn13*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo330"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1413)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo333"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1416)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo336"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1419)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo340"= FROM
   "TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1423)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo344"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1427)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo344"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1427)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo345"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1428)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo345"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1428)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo346"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1429)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo346"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1429)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo347"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1430)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo347"= FROM
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1430)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn14*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo349"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1432)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo352"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1435)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo355"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortRese...>
   [Puma15Top.ucf(1438)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo359"= FROM
   "TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortRes...>
   [Puma15Top.ucf(1442)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.Clear
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo363"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1446)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo363"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iWriteAdd
   Gray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteA..
   .> [Puma15Top.ucf(1446)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo364"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1447)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo364"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWri...>
   [Puma15Top.ucf(1447)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oWriteAdd
   Gray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo365"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1448)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo365"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToOClkx/oReadAddG
   ray" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAdd.
   ..> [Puma15Top.ucf(1448)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo366"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1449)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo366"= FROM
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray_ms" TO
   "TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iRead...>
   [Puma15Top.ucf(1449)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_*FPGAwFIFOn15*TypeSelector*BlockRamFifo*FifoFlagsx*SyncToIClkx/iReadAddG
   ray'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo367"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1450)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo367"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1450)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Pus
   hToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo368"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1451)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo368"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushT
   oPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1451)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo369"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1452)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo369"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   ushToPop*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1452)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PushTo
   Pop*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo370"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1453)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo370"= FROM
   "TNM_iHoldSigIn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortRe...>
   [Puma15Top.ucf(1453)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oHoldSigIn_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.Pop
   ToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo371"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1454)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo371"= FROM
   "TNM_oSigReturn_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopTo
   Push*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortReset...>
   [Puma15Top.ucf(1454)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo372"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1455)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo372"= FROM
   "TNM_oLocalSigOutCE_FPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.P
   opToPush*PulseSyncBasex" TO
   "TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortR...>
   [Puma15Top.ucf(1455)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named
   'TNM_iSigOut_msFPGAwFIFOn16*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToP
   ush*PulseSyncBasex'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo373"= FROM
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig" TO
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms" 1000.0000000000 ns
   DATAPATHONLY;> [Puma15Top.ucf(1456)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named
   'TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo373"= FROM
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*iSig" TO
   "TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms" 1000.0000000000 ns
   DATAPATHONLY;> [Puma15Top.ucf(1456)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named
   'TNM_FPGAwFIFOn16*ClearControl*DoubleSyncBasex*oSig_ms'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo374"= FROM
   "TNM_FPGAwFIFOn16*FIFOCounter*iSig" TO "TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms"
   1000.0000000000 ns DATAPATHONLY;> [Puma15Top.ucf(1457)]: Unable to find an
   active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_FPGAwFIFOn16*FIFOCounter*iSig'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo374"= FROM
   "TNM_FPGAwFIFOn16*FIFOCounter*iSig" TO "TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms"
   1000.0000000000 ns DATAPATHONLY;> [Puma15Top.ucf(1457)]: Unable to find an
   active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_FPGAwFIFOn16*FIFOCounter*oSig_ms'.



Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkA
   iFifo.BlkFifo.NiFpgaFifox/NiFpgaFifoFlagsx/GenDataValidx/DFlopBoolVecx/DFlopS
   LVx/GenFlops[2].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkA
   iFifo.BlkOverflow.HandshakeBoolx/HandshakeBasex/BlkOut.ODataFlop/GenFlops[0].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkA
   iFifo.BlkOverflow.HandshakeBoolx/HandshakeBasex/BlkOut.ODataFlop/GenFlops[1].
   DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/NiFpgaFif
   oPortResetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiF
   pgaChannel.MiteDmaComponentx/EnableChains/Input.FifoClearController/NiFpgaFif
   oPortResetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oPushToggle0_msx/DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[2].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[3].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[4].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[5].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[6].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[7].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[8].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[9].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[10].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[14].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[15].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[16].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[17].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[18].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[19].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[20].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[21].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[22].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[23].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[24].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[25].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[26].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[27].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[28].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[29].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[30].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.oDataFlopx/GenFlops[31].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqNum/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FD
   CPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43/
   TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/PersistEnableIn.TimedLoopDoma
   inCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[32].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[31].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[30].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[29].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[28].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[27].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[26].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[25].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[24].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[23].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[22].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[21].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[20].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[19].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[18].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[17].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[16].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[15].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[14].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[13].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[12].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[11].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[10].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[9].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[8].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[7].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[6].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[5].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[3].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[2].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop
   /GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex
   /oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[2].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[3].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[4].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[5].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[6].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[7].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[8].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[9].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[10].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[11].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[12].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[13].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[14].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[15].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[16].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[17].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[18].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[19].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[20].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[21].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[22].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[23].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[24].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[25].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[26].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[27].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[28].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[29].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[30].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[31].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[80].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[81].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[82].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[83].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[84].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[85].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[86].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[87].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[88].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[89].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[90].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[91].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[92].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[93].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[94].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[95].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[100].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[101].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[102].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[103].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[120].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[121].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[122].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[123].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[124].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[125].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[126].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[127].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[128].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[129].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[130].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[131].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[132].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[133].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[134].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[135].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[137].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[138].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[139].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[140].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[141].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[142].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[143].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[144].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[145].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[146].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[147].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[148].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[149].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[150].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[152].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[153].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[154].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[155].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[156].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[157].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[158].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[159].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[160].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[161].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[162].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[163].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[164].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[165].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[166].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[167].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[168].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[169].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[170].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[171].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[172].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[173].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[174].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[175].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[176].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[177].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[178].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[179].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[180].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[181].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[182].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[183].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_Ser
   ialize_Commands_15907/TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/Persist
   EnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.
   ODataFlop/GenFlops[184].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.Syn
   cOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0ToInterface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkOut.S
   yncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/MiteClkShifter.ShiftRegister/SyncBusReset/Pulse
   SyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Shifter.ShiftRegister/Sync
   BusReset/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn1/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn3/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn4/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn6/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn8/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn10/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn13/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn15/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn14/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn12/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn11/GenClearControl.ClearControl/NiFpgaFifoPortR
   esetx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn9/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn7/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn5/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn2/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PopToPush/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn0/GenClearControl.ClearControl/NiFpgaFifoPortRe
   setx/Crossing.PushToPop/PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/FPGAwFIFOn16/GenResetControl.ResetControl/BuiltInFifoInpu
   tEn.TopEnInFromOClkSyncToIClk/DoubleSyncSlAsyncInx/DoubleSyncAsyncInBasex/oSi
   gx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDom
   ainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallin
   gEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/Clock
   DomainCrossing.BusClkToReliableClkHS/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/Clock
   DomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFal
   lingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000152<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000143<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000134<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000125<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000116<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb00000107<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb000000f8<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/resholder00000000ToArb000000e9<0>' has no driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000d0_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000cc_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000c8_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000c4_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000c0_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000bc_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000b8_wi<0>' has no
   driver
WARNING:NgdBuild:452 - logical net 'Puma15Window/theVI/res000000b4_wi<0>' has no
   driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_Interface/MiteInterfacex/IrqComponents[0].MiteIrqx/Hand
   ShakeIrqAck/BlkOut.SyncOReset/c1NxResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.Syn
   cOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0ToInterface/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<38>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<37>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<36>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<35>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<34>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<33>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<32>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<31>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<30>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<29>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<28>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<27>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<26>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<25>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<24>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<23>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<22>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<21>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<20>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<19>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<18>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<17>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<16>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<15>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<14>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<13>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<12>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<11>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<10>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<9>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<8>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<7>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<6>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<5>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<4>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<3>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<2>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<1>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLclStor
   edData<0>" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<38>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<37>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<36>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<35>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<34>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<33>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<32>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<31>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<30>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<29>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<28>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<27>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<26>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<25>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<24>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<23>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<22>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<21>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<20>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<19>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<18>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<17>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<16>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<15>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<14>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<13>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<12>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<11>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<10>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<9>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<8>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<7>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<6>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<5>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<4>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<3>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<2>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<1>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/iLclStoredData<0>" is on the wrong type of object.  Please
   see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/n_bushold/LvFpgaIoModClipClock0Crossing.LvFpgaIoModClipCl
   ock0FromInterface/BlkOut.SyncOReset/c2ResetLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDom
   ainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "Puma15Window/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/Clock
   DomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000037f<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000381<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000383<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000385<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000387<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000389<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000038b<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000038d<65>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003c5<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003c7<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003d1<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003d3<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003dd<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003df<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003e9<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003eb<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003f5<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_800003f7<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000401<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000403<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000040d<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000040f<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_80000419<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_0000
   0050_WhileLoop_Diagram/res_8000041b<1>' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "PumaFixedLogicx/FixedRegsClkXingx/mFlatDataToRegHS/BlkOut.SyncOReset/c1Reset
   FastLcl" is on the wrong type of object.  Please see the Constraints Guide
   for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "PumaFixedLogicx/FixedRegsClkXingx/I2cCrosser/BlkOut.SyncOReset/c1ResetFastLc
   l" is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio<24>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio<23>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio<22>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio<21>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio_n<23>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio_n<22>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio_n<21>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'aUserGpio_n<20>' has no legal driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 612

Writing NGD file "Puma15Top.ngd" ...
Total REAL time to NGDBUILD completion: 3 min  43 sec
Total CPU time to NGDBUILD completion:  1 min  59 sec

Writing NGDBUILD log file "Puma15Top.bld"...

NGDBUILD done.

Process "Translate" completed successfully
INFO:TclTasksC:1850 - process run : Translate is done.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone10.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone100.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone115.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone25.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone40.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone55.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone70.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Acquire_wp_nodt_vi_colon_Clone85.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Adapter16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/BuiltinFIFOCoreFPGAwFIFOn16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_Address_try_without_deadtime_
   vi_colon_Clone3.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Circular_Buffer_try_without_deadtime_vi_colon
   _Clone17.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Count_Up_vi_colon_Clone16.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataRd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CpuDataWr.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForDMA_FIFO_Timed_Out_ques_ind_17RHF
   pgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern18.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern20.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern22.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern24.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern26.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern28.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern30.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForOutPortPortOnResFPGAwRegistern32.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForchannel_0_on_slash_off_ctl_20RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/CustomArbForcircular_buffer_length_ctl_14RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopBoolVec.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DFlopUnsigned.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DMA_Transfer_Process_w_Circ_Buff_Overflow_vi_
   colon_Clone0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaDisabler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteReadRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DmaMiteWriteRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/DualPortRAM_Inferred.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/EnableChainWithErrorStatus.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwFIFOn16.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwMemoryn19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FPGAwRegistern18.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoLvFpgaIoModClipClock0FPGAwFIFOn16TopEnInI
   Clk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoReadAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FifoWriteAdapter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpHandShaker.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultWithInOutReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiCycleEnableChainCtrl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpMultiplierWrap.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpRegStage.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/FxpThreeWireToFourWire.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/GenDataValid.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/HandshakeWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_143.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InsertArrayNode_144.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/IsFirstCallPrimitive_2135.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone113.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone23.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone38.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone53.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone68.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone8.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone83.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_rand_wait_vi_colon_Clone98.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone110.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone20.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone35.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone5.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone50.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone65.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone80.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Clone95.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_1_colon_Clone
   112.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LED_top_vi_colon_Instance_colon_7_colon_Clone
   111.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000116_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000117_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000118_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000225_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000226_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000227_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000334_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000335_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000336_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000443_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000444_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000445_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000552_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000553_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000554_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000661_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000662_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000663_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000770_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000771_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000772_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_0000087f_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000880_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LUT_LookUp_Table_1D_NiFpgaAG_00000881_CustomN
   ode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Latch_vi_colon_Clone19.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000116_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000117_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000118_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000225_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000226_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000227_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000334_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000335_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000336_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000443_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000444_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000445_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000552_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000553_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000554_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000661_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000662_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000663_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000770_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000771_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000772_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_0000087f_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000880_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/LookUp_Table_1D_NiFpgaAG_00000881_CustomNode.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponent.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaComponentEnableChain.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteInterfaceOutputEnables.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteReadInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/MiteWriteInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751Base.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NI5751FamClk.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000000_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000008_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000009_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000002e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000030_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000033_CaseStructure_56.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000039_ForLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000003a_CaseStructure_75.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000004f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000050_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000052_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000054_CaseStructure_96.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000059_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006a_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006d_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000006f_CaseStructure_222.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000070_CaseStructure_226.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000071_CaseStructure_125.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008d_CaseStructure_212.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000008e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000009c_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0004.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0005.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0006.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0007.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000bf_CaseStructureFrame_0008.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000c1_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000000e4_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000119_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000131_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000132_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000016f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000181_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000182_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000184_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000185_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000190_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000019b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001bc_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d4_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000001d6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000228_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000240_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000241_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000290_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000293_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000337_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000034f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000350_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000039f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000003a2_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000446_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000045f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004ae_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000004b1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000555_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000056e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005bd_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000005c0_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000664_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000067d_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cc_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000006cf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000773_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000078c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007db_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000007de_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000087e_CaseStructure_2251.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000882_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000883_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000888_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000088e_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089a_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_0000089c_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008a1_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ea_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_000008ed_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000984_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_00000985_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_101.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2430.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_TimedLoopControllerContainer_2431.vh
   d" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaAG_Top_Level_FPGA_w8randLED.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbReadOnly.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBlockRamSingleClkFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDistributedRamFifo.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRamInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaDualPortRam_Inferred.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoResource.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFifoTypeSelector.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaGlobalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaLvSplitNumber.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMemoryInfer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteReadInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaMiteWriteInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaNumToBoolArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaShiftReg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaSimpleModuloCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaTopEnInSyncForExternalClk.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiFpgaWaitMicroOrMilliSeconds.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatMultiplyCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatSubtractCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpBoolArrayToNum.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpDecrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpShiftBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvFxpSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvMultiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvScaleByPower2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvSubtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Multiply.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/NiLvXipFloat32Subtract.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathMultiplies.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgFxpMathUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNi5751.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaCoresFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaFifoGenericValue.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PkgShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma15Top.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20ClkDetect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Puma20TimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaMiteGlue.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/PumaTimingEngine.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/RegisterAccess32.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Rising_Edge_Detect_vi_colon_Clone11.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SingleClkFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/SyncFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/Timing_just64bitnumbercounting_vi_colon_Clone
   4.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone103.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone104.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone118.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone119.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone13.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone14.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone2.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone28.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone29.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone43.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone44.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone58.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone59.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone73.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone74.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone88.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bitmanip_vi_colon_Clone89.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/enable_controller_SCTL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/forloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000116_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000117_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000118_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000225_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000226_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000227_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000334_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000335_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000336_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000443_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000444_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000445_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000552_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000553_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000554_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000661_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000662_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000663_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000770_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000771_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000772_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_0000087f_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000880_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/ipram_lut_lookup_table_1d_nifpgaag_00000881_c
   ustomnode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_r_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/rvi_linear_interp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/R8t46AG_I60Q837/whileloop_init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc5vlx30-ff676-1 -w -logic_opt off -ol high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr b -lc off -power off -o Puma15Top_map.ncd Puma15Top.ngd Puma15Top.pcf
Using target part "5vlx30ff676-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'C:\NIFPGA\programs\Xilinx13_4\ISE\data\lvfpgalicense.lic'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'C:\NIFPGA\programs\Xilinx13_4\ISE\data\lvfpgalicense.lic'.
INFO:Security:54 - 'xc5vlx30' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal aUserGpio<7> connected to top level port
   aUserGpio<7> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<7> connected to top level port
   aUserGpio_n<7> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<59> connected to top level port
   aUserGpio<59> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<59> connected to top level port
   aUserGpio_n<59> has been removed.
WARNING:MapLib:701 - Signal mIoAddr<21> connected to top level port mIoAddr<21>
   has been removed.
WARNING:MapLib:701 - Signal mIoAddr<20> connected to top level port mIoAddr<20>
   has been removed.
WARNING:MapLib:701 - Signal mIoAddr<19> connected to top level port mIoAddr<19>
   has been removed.
WARNING:MapLib:701 - Signal mIoAddr<18> connected to top level port mIoAddr<18>
   has been removed.
WARNING:MapLib:701 - Signal mIoAddr<17> connected to top level port mIoAddr<17>
   has been removed.
WARNING:MapLib:701 - Signal mIoAddr<1> connected to top level port mIoAddr<1>
   has been removed.
WARNING:MapLib:701 - Signal mIoAddr<0> connected to top level port mIoAddr<0>
   has been removed.
WARNING:MapLib:701 - Signal aVccoAmon connected to top level port aVccoAmon has
   been removed.
WARNING:MapLib:701 - Signal aVccoAmon_n connected to top level port aVccoAmon_n
   has been removed.
WARNING:MapLib:701 - Signal aVccoBmon connected to top level port aVccoBmon has
   been removed.
WARNING:MapLib:701 - Signal aVccoBmon_n connected to top level port aVccoBmon_n
   has been removed.
WARNING:MapLib:701 - Signal aSysMonVn connected to top level port aSysMonVn has
   been removed.
WARNING:MapLib:701 - Signal aSysMonVp connected to top level port aSysMonVp has
   been removed.
WARNING:MapLib:701 - Signal aLvTrig<7> connected to top level port aLvTrig<7>
   has been removed.
WARNING:MapLib:701 - Signal aLvTrig<6> connected to top level port aLvTrig<6>
   has been removed.
WARNING:MapLib:701 - Signal aLvTrig<5> connected to top level port aLvTrig<5>
   has been removed.
WARNING:MapLib:701 - Signal aLvTrig<4> connected to top level port aLvTrig<4>
   has been removed.
WARNING:MapLib:701 - Signal aLvTrig<3> connected to top level port aLvTrig<3>
   has been removed.
WARNING:MapLib:701 - Signal aLvTrig<2> connected to top level port aLvTrig<2>
   has been removed.
WARNING:MapLib:701 - Signal aLvTrig<1> connected to top level port aLvTrig<1>
   has been removed.
WARNING:MapLib:701 - Signal aLvTrig<0> connected to top level port aLvTrig<0>
   has been removed.
WARNING:MapLib:701 - Signal aUserGpio<65> connected to top level port
   aUserGpio<65> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<64> connected to top level port
   aUserGpio<64> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<53> connected to top level port
   aUserGpio<53> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<52> connected to top level port
   aUserGpio<52> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<51> connected to top level port
   aUserGpio<51> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<50> connected to top level port
   aUserGpio<50> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<49> connected to top level port
   aUserGpio<49> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<48> connected to top level port
   aUserGpio<48> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<47> connected to top level port
   aUserGpio<47> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<46> connected to top level port
   aUserGpio<46> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<45> connected to top level port
   aUserGpio<45> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<44> connected to top level port
   aUserGpio<44> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<43> connected to top level port
   aUserGpio<43> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<42> connected to top level port
   aUserGpio<42> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<41> connected to top level port
   aUserGpio<41> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<40> connected to top level port
   aUserGpio<40> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<39> connected to top level port
   aUserGpio<39> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<38> connected to top level port
   aUserGpio<38> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<37> connected to top level port
   aUserGpio<37> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<36> connected to top level port
   aUserGpio<36> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<35> connected to top level port
   aUserGpio<35> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<34> connected to top level port
   aUserGpio<34> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<33> connected to top level port
   aUserGpio<33> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<29> connected to top level port
   aUserGpio<29> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<28> connected to top level port
   aUserGpio<28> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<27> connected to top level port
   aUserGpio<27> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<26> connected to top level port
   aUserGpio<26> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<25> connected to top level port
   aUserGpio<25> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<15> connected to top level port
   aUserGpio<15> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<13> connected to top level port
   aUserGpio<13> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<12> connected to top level port
   aUserGpio<12> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<1> connected to top level port
   aUserGpio<1> has been removed.
WARNING:MapLib:701 - Signal aUserGpio<0> connected to top level port
   aUserGpio<0> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<65> connected to top level port
   aUserGpio_n<65> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<64> connected to top level port
   aUserGpio_n<64> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<53> connected to top level port
   aUserGpio_n<53> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<52> connected to top level port
   aUserGpio_n<52> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<51> connected to top level port
   aUserGpio_n<51> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<50> connected to top level port
   aUserGpio_n<50> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<49> connected to top level port
   aUserGpio_n<49> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<48> connected to top level port
   aUserGpio_n<48> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<47> connected to top level port
   aUserGpio_n<47> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<46> connected to top level port
   aUserGpio_n<46> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<45> connected to top level port
   aUserGpio_n<45> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<44> connected to top level port
   aUserGpio_n<44> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<43> connected to top level port
   aUserGpio_n<43> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<42> connected to top level port
   aUserGpio_n<42> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<41> connected to top level port
   aUserGpio_n<41> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<40> connected to top level port
   aUserGpio_n<40> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<39> connected to top level port
   aUserGpio_n<39> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<38> connected to top level port
   aUserGpio_n<38> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<37> connected to top level port
   aUserGpio_n<37> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<36> connected to top level port
   aUserGpio_n<36> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<35> connected to top level port
   aUserGpio_n<35> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<34> connected to top level port
   aUserGpio_n<34> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<33> connected to top level port
   aUserGpio_n<33> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<29> connected to top level port
   aUserGpio_n<29> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<28> connected to top level port
   aUserGpio_n<28> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<27> connected to top level port
   aUserGpio_n<27> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<26> connected to top level port
   aUserGpio_n<26> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<25> connected to top level port
   aUserGpio_n<25> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<15> connected to top level port
   aUserGpio_n<15> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<13> connected to top level port
   aUserGpio_n<13> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<12> connected to top level port
   aUserGpio_n<12> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<1> connected to top level port
   aUserGpio_n<1> has been removed.
WARNING:MapLib:701 - Signal aUserGpio_n<0> connected to top level port
   aUserGpio_n<0> has been removed.
WARNING:MapLib:701 - Signal aRsvd<3> connected to top level port aRsvd<3> has
   been removed.
WARNING:MapLib:701 - Signal aRsvd<2> connected to top level port aRsvd<2> has
   been removed.
WARNING:MapLib:701 - Signal aRsvd<1> connected to top level port aRsvd<1> has
   been removed.
WARNING:MapLib:701 - Signal aRsvd<0> connected to top level port aRsvd<0> has
   been removed.
WARNING:MapLib:701 - Signal mIoCs16_n connected to top level port mIoCs16_n has
   been removed.
WARNING:MapLib:701 - Signal aRsvdCtrl connected to top level port aRsvdCtrl has
   been removed.
WARNING:MapLib:41 - All members of TNM group "TNM_DramClk200s90" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group
   "TNM_FPGAwFIFOn16*ResetControl/*TopEnInFromOClkSyncToIClk*oSig_ms" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group
   "TNM_FPGAwFIFOn16*ResetControl/*TopEnInFromOClkSyncToIClk*iSig" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group
   "TNM_SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/*DblSyncTopEnOut*iSig"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group
   "TNM_SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/*DblSyncTopEnOut*oSig_ms"
   have been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group
   "TNM_ODataFlop_TimeLoopCoreFromRioClk40ToLvFpgaIoModClipClock0/*HandshakeSLVx
   " have been optimized out of the design.
WARNING:MapLib:40 - The offset specification "OFFSET=IN 12000 pS VALID 12000 pS
   BEFORE MiteClkpin" on net "mIoAddr<21>" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:40 - The offset specification "OFFSET=IN 12000 pS VALID 12000 pS
   BEFORE MiteClkpin" on net "mIoAddr<20>" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:40 - The offset specification "OFFSET=IN 12000 pS VALID 12000 pS
   BEFORE MiteClkpin" on net "mIoAddr<19>" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:40 - The offset specification "OFFSET=IN 12000 pS VALID 12000 pS
   BEFORE MiteClkpin" on net "mIoAddr<18>" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:40 - The offset specification "OFFSET=IN 12000 pS VALID 12000 pS
   BEFORE MiteClkpin" on net "mIoAddr<17>" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:40 - The offset specification "OFFSET=IN 12000 pS VALID 12000 pS
   BEFORE MiteClkpin" on net "mIoAddr<1>" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:40 - The offset specification "OFFSET=IN 12000 pS VALID 12000 pS
   BEFORE MiteClkpin" on net "mIoAddr<0>" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:50 - The period specification "TS_DramClk200s90" has been
   discarded because the group "TNM_DramClk200s90" has been optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo55" has been
   discarded because both its FROM group
   (TNM_SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/*DblSyncTopEnOut*iSig)
   and TO group
   (TNM_SyncTopEnInFromRioClk40ToLvFpgaIoModClipClock0/*DblSyncTopEnOut*oSig_ms)
   were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo376" has been
   discarded because both its FROM group
   (TNM_FPGAwFIFOn16*ResetControl/*TopEnInFromOClkSyncToIClk*iSig) and TO group
   (TNM_FPGAwFIFOn16*ResetControl/*TopEnInFromOClkSyncToIClk*oSig_ms) were
   optimized away.
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM1
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM1
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM1
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM1
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM2
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM2_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM2
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM2_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM2
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM2_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM2
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM2_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM3
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM3_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM3
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM3_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM3
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM3_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM3
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM3_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM4
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM4_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM4
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM4_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM4
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM4_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM4
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_Interface/MiteInterfacex/DmaBlk.DmaComponents[0].GenNiFp
   gaChannel.MiteDmaComponentx/GenInput.DmaInputx/NiFpgaMiteReadInterfacex/BlkAi
   Fifo.BlkFifo.NiFpgaFifox/NiFpgaDualPortRamx/InferredRamx/Mram_iRAM4_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_18818/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19307/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19490/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_19787/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20062/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20208/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20339/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D2_2842_Diagram/u
   ut/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/r
   amloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Puma15Window/theVI/n_NiFpgaAG_0000004f_SequenceFrame_Diagram/n_NiFpgaAG_00000
   050_WhileLoop_Diagram/n_NiFpgaAG_0000006a_WhileLoop_Diagram/n_Timed_Loop_43_D
   iagram/n_SubVI_LED_top_vi_20600/n_SubVI_Look_dash_Up_Table_1D_1221_Diagram/uu
   t/LutRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ra
   mloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_20_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_14_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_30_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_31_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_16_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_32_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_17_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_18_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer "aUserGpio_19_OBUFT".
    This may result in suboptimal timing.  The LUT-1 inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_14_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_30_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_31_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_16_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_24_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_32_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_17_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_18_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0"
   failed to join the OLOGIC comp matched to output buffer
   "aUserGpio_n_19_OBUFT".  This may result in suboptimal timing.  The LUT-1
   inverter
   Puma15Window/theCLIPs/IO_Module_CLIP0/Ni5751Basex/rIoModGpioEn_inv1_INV_0
   drives multiple loads.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData5_din/cFirstRegister_ms_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData7_din/cFirstRegister_ms_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData4_din/cFirstRegister_ms_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData6_din/cFirstRegister_ms_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData0_din/cFirstRegister_ms_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_aDigitalOutputEnable_dout/cSyncRegister_0" has
   the property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData2_din/cFirstRegister_ms_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData1_din/cFirstRegister_ms_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Puma15Window/theVI/IO_Module_sData3_din/cFirstRegister_ms_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo71 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo75 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo90 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo94 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo109 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo113 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn2*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo128 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo132 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn3*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo147 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo151 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn4*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo166 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo170 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn5*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo185 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo189 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn6*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo204 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo208 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn7*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo223 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo227 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn8*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo242 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Pop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo246 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.Cl
   earToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn9*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearTo
   Push*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo261 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo265 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn10*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo280 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo284 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn11*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo299 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo303 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn12*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo318 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo322 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn13*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo337 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo341 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn14*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo356 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPop*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPop*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_CustomFromTo360 = MAXDELAY FROM
   TIMEGRP
   "TNM_oLocalSigOutCE_FPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.C
   learToPush*PulseSyncBasex" TO TIMEGRP
   "TNM_iSigOut_msFPGAwFIFOn15*ClearControl/NiFpgaFifoPortResetx/Crossing.ClearT
   oPush*PulseSyncBasex" 74.2425007 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3175 - MiteClkpin does not clock data to mIoDmaReq<3>
WARNING:Timing:3225 - Timing constraint COMP "mIoDmaReq<3>" OFFSET = OUT 15.46
   ns AFTER COMP "MiteClkpin" ignored during timing analysis
WARNING:Timing:3175 - MiteClkpin does not clock data to mIoDmaReq<2>
WARNING:Timing:3225 - Timing constraint COMP "mIoDmaReq<2>" OFFSET = OUT 15.46
   ns AFTER COMP "MiteClkpin" ignored during timing analysis
WARNING:Timing:3175 - MiteClkpin does not clock data to mIoDmaReq<1>
WARNING:Timing:3225 - Timing constraint COMP "mIoDmaReq<1>" OFFSET = OUT 15.46
   ns AFTER COMP "MiteClkpin" ignored during timing analysis
WARNING:Timing:3175 - MiteClkpin does not clock data from mIoDmaAck_n<3>
WARNING:Timing:3225 - Timing constraint COMP "mIoDmaAck_n<3>" OFFSET = IN 12 ns
   VALID 12 ns BEFORE COMP "MiteClkpin" ignored during timing analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 59 secs 
Total CPU  time at the beginning of Placer: 1 mins 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7fa0a9dc) REAL time: 2 mins 2 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: aUserGpio<2>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<3>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<4>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<5>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<6>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<8>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<9>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<10>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<11>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<14>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<16>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<17>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<18>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<19>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<20>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<21>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<22>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<23>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<24>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<30>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<31>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<32>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio<54>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<55>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<56>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<57>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<58>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<60>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<61>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<62>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio<63>   IOSTANDARD = LVDS_25


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: aUserGpio_n<2>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<3>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<4>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<5>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<6>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<8>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<9>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<10>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<11>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<14>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<16>   IOSTANDARD = LVDCI_25
INFO:TclTasksC:1850 - process run : Map is done.
   	 Comp: aUserGpio_n<17>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<18>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<19>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<20>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<21>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<22>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<23>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<24>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<30>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<31>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<32>   IOSTANDARD = LVDCI_25
   	 Comp: aUserGpio_n<54>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<55>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<56>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<57>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<58>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<60>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<61>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<62>   IOSTANDARD = LVDS_25
   	 Comp: aUserGpio_n<63>   IOSTANDARD = LVDS_25


Phase 2.7  Design Feasibility Check (Checksum:7fa0a9dc) REAL time: 2 mins 2 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5f11077) REAL time: 2 mins 2 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5f11077) REAL time: 2 mins 2 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5f11077) REAL time: 2 mins 17 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5f11077) REAL time: 2 mins 18 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:e2937067) REAL time: 2 mins 22 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:e2937067) REAL time: 2 mins 22 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:e2937067) REAL time: 2 mins 22 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:e2937067) REAL time: 2 mins 22 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e2937067) REAL time: 2 mins 23 secs 

Phase 12.8  Global Placement
........................
...........................................................................................................................................
..........................................................................................
Fitter failed. Exiting placer.
Phase 12.8  Global Placement (Checksum:28f92a8a) REAL time: 5 mins 13 secs 

Total REAL time to Placer completion: 5 mins 13 secs 
Total CPU  time to Placer completion: 4 mins 19 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "Puma15Top_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings : 366

Process "Map" failed
