
---------- Begin Simulation Statistics ----------
simSeconds                                   0.074034                       # Number of seconds simulated (Second)
simTicks                                  74033848000                       # Number of ticks simulated (Tick)
finalTick                                 74033848000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    216.36                       # Real time elapsed on the host (Second)
hostTickRate                                342180791                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639680                       # Number of bytes of host memory used (Byte)
simInsts                                     46698355                       # Number of instructions simulated (Count)
simOps                                       83201955                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   215837                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     384555                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         2014978                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.391246                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.507140                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     2011185     99.81%     99.81% |        2682      0.13%     99.94% |         748      0.04%     99.98% |         277      0.01%    100.00% |          61      0.00%    100.00% |          19      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           2014978                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     27820873                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.662044                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.468554                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.968543                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    15514821     55.77%     55.77% |    10971921     39.44%     95.20% |     1205263      4.33%     99.54% |       79322      0.29%     99.82% |       22633      0.08%     99.90% |       15323      0.06%     99.96% |        6892      0.02%     99.98% |        3061      0.01%     99.99% |        1637      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     27820873                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28124305                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        2.719275                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.161475                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      10.950580                       (Unspecified)
system.caches.m_latencyHistSeqr          |    27978817     99.48%     99.48% |      103075      0.37%     99.85% |       30422      0.11%     99.96% |        7874      0.03%     99.99% |        2287      0.01%     99.99% |        1271      0.00%    100.00% |         284      0.00%    100.00% |         222      0.00%    100.00% |          52      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28124305                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27116800                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.083556                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.018339                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     1.534692                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27115042     99.99%     99.99% |        1274      0.00%    100.00% |         415      0.00%    100.00% |          25      0.00%    100.00% |          28      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27116800                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1007505                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    46.744331                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    40.022935                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    35.690340                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      863775     85.73%     85.73% |      101801     10.10%     95.84% |       30007      2.98%     98.82% |        7849      0.78%     99.60% |        2259      0.22%     99.82% |        1265      0.13%     99.95% |         279      0.03%     99.97% |         217      0.02%     99.99% |          52      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1007505                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      1007505                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.026350                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.392935                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     1003310     99.58%     99.58% |        3479      0.35%     99.93% |         687      0.07%    100.00% |          21      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1007505                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      1007473                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.756153                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.030345                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     1004396     99.69%     99.69% |        1974      0.20%     99.89% |         740      0.07%     99.96% |         277      0.03%     99.99% |          61      0.01%    100.00% |          19      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1007473                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         8872453      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8289390      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       10962463      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1007505      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1007474      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1007473      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        367699      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       502165      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       137642      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8504754      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      7787225      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10824821      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1007474      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1007473      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       869863      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       137642      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1007505      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1007473      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1007505      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1007473      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1007505      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1007473      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1007505      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1007473      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1007505                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    46.744331                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    40.022935                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    35.690340                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      863775     85.73%     85.73% |      101801     10.10%     95.84% |       30007      2.98%     98.82% |        7849      0.78%     99.60% |        2259      0.22%     99.82% |        1265      0.13%     99.95% |         279      0.03%     99.97% |         217      0.02%     99.99% |          52      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1007505                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1007504                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8872453                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.442197                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.190892                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    14.268797                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8791387     99.09%     99.09% |       56324      0.63%     99.72% |       16376      0.18%     99.91% |        5921      0.07%     99.97% |        1381      0.02%     99.99% |         718      0.01%    100.00% |         162      0.00%    100.00% |         138      0.00%    100.00% |          45      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8872453                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8504754                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.100582                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.014076                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     1.880239                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8503828     99.99%     99.99% |         681      0.01%    100.00% |         206      0.00%    100.00% |          13      0.00%    100.00% |          18      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8504754                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       367699                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    57.602966                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    49.019764                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    42.080711                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      287559     78.20%     78.20% |       55643     15.13%     93.34% |       16170      4.40%     97.74% |        5908      1.61%     99.34% |        1363      0.37%     99.71% |         716      0.19%     99.91% |         159      0.04%     99.95% |         135      0.04%     99.99% |          45      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       367699                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10485017                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.680003                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.075540                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     6.499248                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10455102     99.71%     99.71% |       25321      0.24%     99.96% |        3561      0.03%     99.99% |         534      0.01%    100.00% |         307      0.00%    100.00% |         143      0.00%    100.00% |          34      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10485017                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10350183                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.113241                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.026559                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     1.667761                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10349591     99.99%     99.99% |         399      0.00%    100.00% |         172      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10350183                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       134834                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    45.186029                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    38.504370                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    33.967179                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      105511     78.25%     78.25% |       24922     18.48%     96.74% |        3389      2.51%     99.25% |         527      0.39%     99.64% |         300      0.22%     99.86% |         139      0.10%     99.97% |          32      0.02%     99.99% |          14      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       134834                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8289389                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.319822                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.242211                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.441753                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8256309     99.60%     99.60% |       20245      0.24%     99.85% |       10299      0.12%     99.97% |        1382      0.02%     99.99% |         588      0.01%     99.99% |         403      0.00%    100.00% |          87      0.00%    100.00% |          69      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8289389                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      7787225                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.012762                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.001990                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.733444                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     7787012    100.00%    100.00% |         170      0.00%    100.00% |          35      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      7787225                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       502164                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    39.096186                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    34.795245                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    28.110662                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      469297     93.45%     93.45% |       20075      4.00%     97.45% |       10264      2.04%     99.50% |        1378      0.27%     99.77% |         585      0.12%     99.89% |         403      0.08%     99.97% |          87      0.02%     99.99% |          68      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       502164                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       477446                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.681499                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.228982                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     6.235451                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      476019     99.70%     99.70% |        1185      0.25%     99.95% |         186      0.04%     99.99% |          37      0.01%    100.00% |          11      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       477446                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       474638                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.292650                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.201519                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.258773                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      474357     99.94%     99.94% |         254      0.05%     99.99% |          17      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       474638                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2808                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    67.408832                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    56.050147                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    44.700805                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1408     50.14%     50.14% |        1161     41.35%     91.49% |         184      6.55%     98.04% |          36      1.28%     99.32% |          11      0.39%     99.72% |           7      0.25%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         2808                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       367699                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    57.602966                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    49.019764                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    42.080711                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      287559     78.20%     78.20% |       55643     15.13%     93.34% |       16170      4.40%     97.74% |        5908      1.61%     99.34% |        1363      0.37%     99.71% |         716      0.19%     99.91% |         159      0.04%     99.95% |         135      0.04%     99.99% |          45      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       367699                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       134834                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    45.186029                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    38.504370                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    33.967179                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      105511     78.25%     78.25% |       24922     18.48%     96.74% |        3389      2.51%     99.25% |         527      0.39%     99.64% |         300      0.22%     99.86% |         139      0.10%     99.97% |          32      0.02%     99.99% |          14      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       134834                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       502164                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    39.096186                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    34.795245                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    28.110662                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      469297     93.45%     93.45% |       20075      4.00%     97.45% |       10264      2.04%     99.50% |        1378      0.27%     99.77% |         585      0.12%     99.89% |         403      0.08%     99.97% |          87      0.02%     99.99% |          68      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       502164                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         2808                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    67.408832                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    56.050147                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    44.700805                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1408     50.14%     50.14% |        1161     41.35%     91.49% |         184      6.55%     98.04% |          36      1.28%     99.32% |          11      0.39%     99.72% |           7      0.25%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         2808                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2014978                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.391246                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.507140                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      2011185     99.81%     99.81% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         2682      0.13%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          748      0.04%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          277      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           61      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           19      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2014978                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27116800                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1007506                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28124306                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013608                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5278.869619                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.436105                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1140.379952                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.054434                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999919                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013609                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5016.785755                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013608                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988316                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027217                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9670.058025                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027244                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.180701                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013609                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999068                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.028808                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999082                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2015010                       (Unspecified)
system.caches.network.msg_byte.Control       16120080                       (Unspecified)
system.caches.network.msg_count.Data          2014947                       (Unspecified)
system.caches.network.msg_byte.Data         145076184                       (Unspecified)
system.caches.network.msg_count.Response_Data      2015010                       (Unspecified)
system.caches.network.msg_byte.Response_Data    145080720                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2014946                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     16119568                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.027217                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7670.058431                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013608                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3278.893176                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.013609                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3016.787808                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.804246                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1007505                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      8060040                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1007474                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     72538128                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1007505                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     72540360                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1007473                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      8059784                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013608                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4278.881411                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013609                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4016.786795                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.092528                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6670.058593                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.804332                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1007505                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     72540360                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1007473                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      8059784                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.804161                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1007505                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      8060040                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1007474                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     72538128                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.804246                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1007505                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      8060040                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1007473                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     72538056                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1007505                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     72540360                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1007473                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      8059784                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027217                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8670.058241                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.018753                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2278.904914                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013788                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2016.788794                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.804159                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1007505                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      8060040                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1007473                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     72538056                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.804332                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1007505                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     72540360                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1007473                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      8059784                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         74033849                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        95712034                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   918294                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       92514527                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1455                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             13428353                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          16018653                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 654                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            69859874                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.324287                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.830370                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  36586114     52.37%     52.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10642605     15.23%     67.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6898433      9.87%     77.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5265430      7.54%     85.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3789319      5.42%     90.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3925387      5.62%     96.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1950817      2.79%     98.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    624499      0.89%     99.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    177270      0.25%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              69859874                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   40862     18.73%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     36      0.02%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    124      0.06%     18.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     18.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   29      0.01%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 172191     78.93%     97.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4547      2.08%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               243      0.11%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              116      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1594960      1.72%      1.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      53884465     58.24%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1914      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         39892      0.04%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1843003      1.99%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262384      0.28%     62.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6716      0.01%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       274281      0.30%     62.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        13939      0.02%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       405797      0.44%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1008      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       524408      0.57%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393533      0.43%     64.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       393314      0.43%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19169168     20.72%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9610906     10.39%     96.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2379154      2.57%     98.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1322454      1.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       92514527                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.249625                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              218152                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002358                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                236576171                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               100758512                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        82612083                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  18532359                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9303348                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9262500                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    81871295                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      9266424                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        154031                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2039890                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       589613                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   96630328                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     1186                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22361504                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11346291                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    918286                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         23901                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       547436                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3551                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72657                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75527                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148184                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          92095251                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21445304                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    419271                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           32240826                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6921452                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10795522                       # Number of stores executed (Count)
system.cpu.numRate                           1.243961                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     91949841                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    91874583                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      65265168                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     104443196                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.240981                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.624887                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                          207677                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         4173975                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    46698355                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83201955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.585363                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.585363                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.630770                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.630770                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  145199890                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  64631209                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9165893                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7408630                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19412387                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19723474                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  47260400                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835143                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22361504                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11346291                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      8668864                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2149024                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7565998                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2815543                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146447                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4301232                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4299211                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999530                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592864                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            5467                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3881                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1586                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          535                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        13398528                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146355                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     68113799                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.221514                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.159353                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        40059141     58.81%     58.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        12079906     17.73%     76.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4439299      6.52%     83.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4160850      6.11%     89.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          897370      1.32%     90.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1093047      1.60%     92.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          593246      0.87%     92.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1180810      1.73%     94.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3610130      5.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     68113799                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46698355                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83201955                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    28946256                       # Number of memory references committed (Count)
system.cpu.commit.loads                      18461107                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6243781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9250214                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    76581597                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585495                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587115      1.91%      1.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48127630     57.84%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1898      0.00%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34952      0.04%     59.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1839841      2.21%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262384      0.32%     62.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.32%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6468      0.01%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273245      0.33%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13122      0.02%     62.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404683      0.49%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          419      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       524288      0.63%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393216      0.47%     64.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.16%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       393216      0.47%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16087725     19.34%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9163534     11.01%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2373382      2.85%     98.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1321615      1.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83201955                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3610130                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                 19995922                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              35208699                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13418698                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1082524                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 154031                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4221248                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   648                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               98486496                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2922                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           23079198                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58892257                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7565998                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5895956                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      46605407                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  309326                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  681                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4097                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           34                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        15794                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8293998                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 42847                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           69859874                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.447668                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.827341                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 53271234     76.25%     76.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   802228      1.15%     77.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   944033      1.35%     78.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1426314      2.04%     80.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1347779      1.93%     82.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1182332      1.69%     84.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1502717      2.15%     86.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1220324      1.75%     88.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8162913     11.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             69859874                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.102196                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.795477                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    10679151                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3900392                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10757                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3551                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 861141                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1366                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.960605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.158101                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               17899006     96.96%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                85574      0.46%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                57143      0.31%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               157205      0.85%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                59246      0.32%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                78146      0.42%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                19942      0.11%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                29031      0.16%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                21171      0.11%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                10577      0.06%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               3456      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3774      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3353      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4109      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4673      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               4353      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4105      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3202      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2680      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2312      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1883      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1439      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                539      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                426      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                357      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                268      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                256      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                280      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                306      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                335      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1960      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              552                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                21441705                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10795525                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7127                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       736                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8294587                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       807                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 154031                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 20703326                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2758412                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       28469818                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13720181                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4054106                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               97808171                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  5335                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 308678                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2271113                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  22744                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              53                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           102881550                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   239421908                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                157307639                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9190506                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              84401427                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 18480105                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  918436                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              918505                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8440417                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        161043338                       # The number of ROB reads (Count)
system.cpu.rob.writes                       194947269                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46698355                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83201955                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    726706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000193861750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         24542                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         24542                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1576725                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              377767                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1007505                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1007473                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1007505                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1007473                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  682457                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 605815                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1007505                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1007473                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   226259                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    64952                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    21692                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     8913                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     2067                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      910                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      246                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    3248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    3685                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   13307                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   20209                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   24060                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   24913                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   25711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   26288                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   26195                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   26115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   26266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   29699                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   26973                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   25263                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   24853                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   24910                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   24634                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   24673                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     413                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     129                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      52                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        24542                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       13.244234                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      12.761167                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       3.318547                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-3               38      0.15%      0.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4-7             1448      5.90%      6.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8-11            5161     21.03%     27.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12-15          11742     47.84%     74.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-19           5803     23.65%     98.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20-23            170      0.69%     99.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-27            118      0.48%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28-31             60      0.24%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-35              1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-67              1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          24542                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        24542                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.364885                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.343117                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.879280                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             20458     83.36%     83.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               507      2.07%     85.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2621     10.68%     96.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               713      2.91%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               180      0.73%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                41      0.17%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                14      0.06%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 7      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          24542                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 43677248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 64480320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              64478272                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               870957295.10101926                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               870929632.07855952                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    74033787000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       36741.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     20803072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     25704128                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 280994066.389741063118                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 347194272.544093608856                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1007505                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1007473                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  13100817500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1885795672500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     13003.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1871807.65                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     64480320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        64480320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     64478272                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     64478272                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1007505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1007505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1007473                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1007473                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    870957295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          870957295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    870929632                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         870929632                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1741886927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1741886927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                325048                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               401627                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4734                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3627                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         20747                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         24666                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          8746                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         12129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3001                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       158077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        43662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        26305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2957                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          5225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4002                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         26828                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         55745                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         11395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         12581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          5446                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       166243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        57845                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        37076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2495                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               7006167500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1625240000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         13100817500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21554.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40304.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               226535                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              349621                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             69.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       150517                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   308.981338                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   186.588407                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   316.363250                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        53858     35.78%     35.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        34171     22.70%     58.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        17968     11.94%     70.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        10210      6.78%     77.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         6644      4.41%     81.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         5449      3.62%     85.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4515      3.00%     88.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3220      2.14%     90.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        14482      9.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       150517                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               20803072                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            25704128                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               280.994066                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               347.194273                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.91                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.71                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.29                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        421974000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        224280705                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       590613660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      649743840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5843997120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  20966600700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  10772913120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    39470123145                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    533.136183                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  27759967000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2472080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  43801801000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        652731660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        346931310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1730229060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1446749100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5843997120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  31894062150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1570840320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    43485540720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    587.373774                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3743480500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2472080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  67818287500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  74033848000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001560                       # Number of seconds simulated (Second)
simTicks                                   1560170000                       # Number of ticks simulated (Tick)
finalTick                                 75594018000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.77                       # Real time elapsed on the host (Second)
hostTickRate                                413817832                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639680                       # Number of bytes of host memory used (Byte)
simInsts                                     47746939                       # Number of instructions simulated (Count)
simOps                                       85102518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 12664050                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   22571935                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         4064100                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.387959                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.501220                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     4056514     99.81%     99.81% |        5364      0.13%     99.95% |        1496      0.04%     99.98% |         554      0.01%    100.00% |         122      0.00%    100.00% |          38      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           4064100                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28262597                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.670857                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.473676                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.980845                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    15705958     55.57%     55.57% |    11144679     39.43%     95.00% |     1261245      4.46%     99.47% |      101166      0.36%     99.82% |       22636      0.08%     99.90% |       15323      0.05%     99.96% |        6892      0.02%     99.98% |        3061      0.01%     99.99% |        1637      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28262597                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28566719                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        2.768810                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.162454                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      11.345225                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28403736     99.43%     99.43% |      117045      0.41%     99.84% |       31843      0.11%     99.95% |        9562      0.03%     99.98% |        2552      0.01%     99.99% |        1360      0.00%    100.00% |         308      0.00%    100.00% |         234      0.00%    100.00% |          77      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28566719                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27542142                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.087061                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.018423                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     1.658984                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27539039     99.99%     99.99% |        2547      0.01%    100.00% |         419      0.00%    100.00% |          65      0.00%    100.00% |          50      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27542142                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1024577                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    47.976684                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    40.705428                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    37.349392                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      864697     84.40%     84.40% |      114498     11.18%     95.57% |       31424      3.07%     98.64% |        9497      0.93%     99.56% |        2502      0.24%     99.81% |        1350      0.13%     99.94% |         303      0.03%     99.97% |         229      0.02%     99.99% |          75      0.01%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1024577                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      2032082                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.026129                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.391288                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     2023692     99.59%     99.59% |        6958      0.34%     99.93% |        1374      0.07%    100.00% |          42      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       2032082                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      2032018                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.749800                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.022975                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     2025864     99.70%     99.70% |        3948      0.19%     99.89% |        1480      0.07%     99.96% |         554      0.03%     99.99% |         122      0.01%    100.00% |          38      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       2032018                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9043810      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8428685      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11094225      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1024577      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1024546      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1024545      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        384766      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       502169      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       137643      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8659044      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      7926516      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10956582      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1024546      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1024545      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       886934      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       137643      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1024578      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1024546      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1024577      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1024545      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1024578      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1024546      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1024577      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1024545      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1024577                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    47.976684                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    40.705428                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    37.349392                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      864697     84.40%     84.40% |      114498     11.18%     95.57% |       31424      3.07%     98.64% |        9497      0.93%     99.56% |        2502      0.24%     99.81% |        1350      0.13%     99.94% |         303      0.03%     99.97% |         229      0.02%     99.99% |          75      0.01%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1024577                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      2032080                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9043810                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.622829                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.197780                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    15.223304                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8946596     98.93%     98.93% |       69020      0.76%     99.69% |       17792      0.20%     99.88% |        7569      0.08%     99.97% |        1624      0.02%     99.99% |         803      0.01%    100.00% |         186      0.00%    100.00% |         150      0.00%    100.00% |          68      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9043810                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8659044                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.099823                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.014035                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     1.867186                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8658117     99.99%     99.99% |         682      0.01%    100.00% |         206      0.00%    100.00% |          13      0.00%    100.00% |          18      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8659044                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       384766                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    60.402307                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    50.817727                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.738926                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      288479     74.98%     74.98% |       68338     17.76%     92.74% |       17586      4.57%     97.31% |        7556      1.96%     99.27% |        1606      0.42%     99.69% |         801      0.21%     99.90% |         183      0.05%     99.94% |         147      0.04%     99.98% |          68      0.02%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       384766                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10616091                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.677162                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.074928                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     6.502486                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10585502     99.71%     99.71% |       25959      0.24%     99.96% |        3563      0.03%     99.99% |         554      0.01%    100.00% |         318      0.00%    100.00% |         145      0.00%    100.00% |          34      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10616091                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10481256                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.117440                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.026564                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     1.821265                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10479991     99.99%     99.99% |        1036      0.01%    100.00% |         174      0.00%    100.00% |          27      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10481256                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       134835                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    45.186554                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    38.504685                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    33.967600                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      105511     78.25%     78.25% |       24923     18.48%     96.74% |        3389      2.51%     99.25% |         527      0.39%     99.64% |         300      0.22%     99.86% |         139      0.10%     99.97% |          32      0.02%     99.99% |          14      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       134835                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8428684                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.289151                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.238458                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.379806                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8394931     99.60%     99.60% |       20881      0.25%     99.85% |       10302      0.12%     99.97% |        1402      0.02%     99.99% |         599      0.01%     99.99% |         405      0.00%    100.00% |          87      0.00%    100.00% |          69      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8428684                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      7926516                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.020647                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.002549                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     1.124832                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     7925632     99.99%     99.99% |         805      0.01%    100.00% |          37      0.00%    100.00% |          24      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      7926516                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       502168                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    39.096557                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    34.795468                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    28.111110                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      469299     93.45%     93.45% |       20076      4.00%     97.45% |       10265      2.04%     99.50% |        1378      0.27%     99.77% |         585      0.12%     99.89% |         403      0.08%     99.97% |          87      0.02%     99.99% |          68      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       502168                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       478134                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.680525                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.228623                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     6.231016                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      476707     99.70%     99.70% |        1185      0.25%     99.95% |         186      0.04%     99.99% |          37      0.01%    100.00% |          11      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       478134                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       475326                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.292233                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.201205                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.257912                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      475045     99.94%     99.94% |         254      0.05%     99.99% |          17      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       475326                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2808                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    67.408832                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    56.050147                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    44.700805                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1408     50.14%     50.14% |        1161     41.35%     91.49% |         184      6.55%     98.04% |          36      1.28%     99.32% |          11      0.39%     99.72% |           7      0.25%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         2808                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       384766                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    60.402307                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    50.817727                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.738926                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      288479     74.98%     74.98% |       68338     17.76%     92.74% |       17586      4.57%     97.31% |        7556      1.96%     99.27% |        1606      0.42%     99.69% |         801      0.21%     99.90% |         183      0.05%     99.94% |         147      0.04%     99.98% |          68      0.02%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       384766                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       134835                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    45.186554                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    38.504685                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    33.967600                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      105511     78.25%     78.25% |       24923     18.48%     96.74% |        3389      2.51%     99.25% |         527      0.39%     99.64% |         300      0.22%     99.86% |         139      0.10%     99.97% |          32      0.02%     99.99% |          14      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       134835                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       502168                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    39.096557                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    34.795468                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    28.111110                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      469299     93.45%     93.45% |       20076      4.00%     97.45% |       10265      2.04%     99.50% |        1378      0.27%     99.77% |         585      0.12%     99.89% |         403      0.08%     99.97% |          87      0.02%     99.99% |          68      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       502168                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         2808                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    67.408832                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    56.050147                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    44.700805                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1408     50.14%     50.14% |        1161     41.35%     91.49% |         184      6.55%     98.04% |          36      1.28%     99.32% |          11      0.39%     99.72% |           7      0.25%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         2808                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2049122                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.384727                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.495369                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      2045329     99.81%     99.81% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         2682      0.13%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          748      0.04%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          277      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           61      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           19      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2049122                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27542142                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1024578                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28566720                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013553                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5273.114084                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.435581                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1139.282582                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  75594018000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.054214                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999921                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013554                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5016.439317                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013553                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988557                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  75594018000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027107                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9672.296332                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027134                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.176972                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013554                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999087                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.028760                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999100                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2049156                       (Unspecified)
system.caches.network.msg_byte.Control       16393248                       (Unspecified)
system.caches.network.msg_count.Data          2049092                       (Unspecified)
system.caches.network.msg_byte.Data         147534624                       (Unspecified)
system.caches.network.msg_count.Response_Data      2049154                       (Unspecified)
system.caches.network.msg_byte.Response_Data    147539088                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2049090                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     16392720                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.021886                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7778.509393                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.010942                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.010942                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1560170000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.471327                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1024578                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      8196624                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1024546                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     73767312                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1024577                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     73769544                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1024545                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      8196360                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013553                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4273.125633                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013554                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4016.440335                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.091992                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6672.296887                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  75594018000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.471199                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1024577                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     73769544                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1024545                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      8196360                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.471455                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1024578                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      8196624                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1024546                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     73767312                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.471359                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1024578                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      8196624                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1024546                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     73767312                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1024577                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     73769544                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1024545                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      8196360                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027107                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8672.296543                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.018592                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2273.148650                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013729                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2016.442293                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  75594018000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.471519                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1024578                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      8196624                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1024546                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     73767312                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.471199                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1024577                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     73769544                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1024545                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      8196360                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  75594018000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  75594018000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  75594018000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1560170                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1981940                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1968244                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                81376                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             48676                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1560059                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.261647                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.199714                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1039266     66.62%     66.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    112870      7.23%     73.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     81499      5.22%     79.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     52393      3.36%     82.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     83249      5.34%     87.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     48113      3.08%     90.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     75831      4.86%     95.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     28054      1.80%     97.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     38784      2.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1560059                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   15636     30.92%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     30.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  34248     67.73%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               681      1.35%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1022015     51.93%     51.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     51.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     51.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       136546      6.94%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65537      3.33%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        65537      3.33%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       341354     17.34%     82.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        68269      3.47%     86.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       203446     10.34%     96.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65538      3.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1968244                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.261557                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50565                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.025690                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  4204242                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1349146                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1297143                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1342874                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   714178                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           668349                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1347032                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       671777                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           690                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           9570                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        62491                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1981941                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       546860                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      136544                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        63173                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1968235                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        544796                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        13                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             678603                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         136542                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133807                       # Number of stores executed (Count)
system.cpu.numRate                           1.261552                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1968223                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1965492                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1557838                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1815211                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.259793                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.858213                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             111                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1048584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1900563                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.487883                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.487883                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.672096                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.672096                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2176447                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1092332                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      727741                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     602814                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      341350                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     273076                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    951689                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         546860                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        136544                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       226752                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        70302                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  139287                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             69643                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                69644                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   69640                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999943                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           81364                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1549799                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.226329                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.618911                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1186041     76.53%     76.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           42160      2.72%     79.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           46478      3.00%     82.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           75095      4.85%     87.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            8818      0.57%     87.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            8255      0.53%     88.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     88.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.00%     88.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          182951     11.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1549799                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1048584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1900563                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      655364                       # Number of memory references committed (Count)
system.cpu.commit.loads                        524290                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     131075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     655360                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1507346                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       983055     51.72%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131072      6.90%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      3.45%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      3.45%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       327682     17.24%     82.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        65538      3.45%     86.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       196608     10.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65536      3.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1900563                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        182951                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   130647                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1161761                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    217817                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 49144                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    690                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                68274                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1990207                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             203683                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1112920                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      139287                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              69641                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1355684                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1384                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    139297                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     5                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1560059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.293284                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.777235                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1272608     81.57%     81.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        1      0.00%     81.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      688      0.04%     81.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    15702      1.01%     82.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      683      0.04%     82.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1364      0.09%     82.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    62132      3.98%     86.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    68275      4.38%     91.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   138606      8.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1560059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.089277                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.713333                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      339283                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   22570                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   5469                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.367178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.186898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 477867     91.15%     91.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    1      0.00%     91.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    2      0.00%     91.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  152      0.03%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  308      0.06%     91.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  526      0.10%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 6932      1.32%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                11992      2.29%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                13152      2.51%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   14      0.00%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 23      0.00%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 96      0.02%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               5631      1.07%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                615      0.12%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                114      0.02%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                131      0.02%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                749      0.14%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                177      0.03%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                283      0.05%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1405      0.27%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1443      0.28%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                725      0.14%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                123      0.02%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                123      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                719      0.14%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 83      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                180      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                204      0.04%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 50      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 68      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              402      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              601                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  544796                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133807                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       256                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1560170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  139297                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1560170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1560170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    690                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   154477                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   72061                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    241764                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1091067                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1983353                       # Number of instructions processed by rename (Count)
system.cpu.rename.LQFullEvents                1074685                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             1983350                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4241844                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2187493                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    755782                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1900559                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    82790                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    264684                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3339909                       # The number of ROB reads (Count)
system.cpu.rob.writes                         3974128                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1048584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1900563                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     32881.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000027716250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1029                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1029                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                40564                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               15497                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        17073                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       17073                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      17073                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     17073                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     680                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    585                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.85                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  17073                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 17073                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8880                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     7513                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1018                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1018                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1028                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1030                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1038                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1038                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1901                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1028                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1046                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1028                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.935860                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.927530                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.521677                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.10%      0.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                13      1.26%      1.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                89      8.65%     10.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               895     86.98%     96.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                14      1.36%     98.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                16      1.55%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::23                 1      0.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1029                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.034985                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.032705                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.283702                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1012     98.35%     98.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      0.29%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 9      0.87%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.49%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1029                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    43520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1092672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1092672                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               700354448.55368328                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               700354448.55368328                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1560219000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       45692.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      1049152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      1056000                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 672460052.430183887482                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 676849317.702558040619                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        17073                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        17073                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   1345257000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  39605519500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     78794.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2319775.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      1092608                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1092608                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      1092672                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1092672                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        17072                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            17072                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        17073                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           17073                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    700313427                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          700313427                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    700354449                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         700354449                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1400667876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1400667876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 16393                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                16500                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1060                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1034                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          923                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1034                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1057                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1097                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1037888250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               81965000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1345257000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 63312.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            82062.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1046                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               15435                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              6.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.55                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        16411                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   128.269088                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    83.454158                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   184.495694                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        14328     87.31%     87.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          199      1.21%     88.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           49      0.30%     88.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          102      0.62%     89.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          764      4.66%     94.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          724      4.41%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           37      0.23%     98.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           27      0.16%     98.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          181      1.10%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        16411                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1049152                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             1056000                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               672.460052                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               676.849318                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    10.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.25                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                50.10                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1560170000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         59340540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         31540245                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        58548000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       43179840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 122928000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    354959520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    300192000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      970688145                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    622.168190                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    701662750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     52000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    806507250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         57841140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         30739500                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        58498020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       42950160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 122928000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    345576180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    308093760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      966626760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    619.565022                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    724657750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     52000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    783512250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1560170000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000790                       # Number of seconds simulated (Second)
simTicks                                    789872000                       # Number of ticks simulated (Tick)
finalTick                                 76383890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.38                       # Real time elapsed on the host (Second)
hostTickRate                                332168292                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648896                       # Number of bytes of host memory used (Byte)
simInsts                                     48412043                       # Number of instructions simulated (Count)
simOps                                       86497559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 20358178                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   36373766                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            8                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           79                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         6132802                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.385820                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.497516                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     6121397     99.81%     99.81% |        8063      0.13%     99.95% |        2248      0.04%     99.98% |         836      0.01%    100.00% |         183      0.00%    100.00% |          57      0.00%    100.00% |          15      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           6132802                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28548328                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.687886                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.482297                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.014988                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    15789737     55.31%     55.31% |    11238257     39.37%     94.67% |     1311464      4.59%     99.27% |      142523      0.50%     99.77% |       39211      0.14%     99.90% |       15447      0.05%     99.96% |        6950      0.02%     99.98% |        3086      0.01%     99.99% |        1653      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28548328                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28852484                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        2.775169                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.162380                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      11.390095                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28687700     99.43%     99.43% |      118008      0.41%     99.84% |       32233      0.11%     99.95% |        9894      0.03%     99.98% |        2625      0.01%     99.99% |        1385      0.00%    100.00% |         315      0.00%    100.00% |         242      0.00%    100.00% |          80      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28852484                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27818117                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.086355                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.018253                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     1.654344                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27814996     99.99%     99.99% |        2559      0.01%    100.00% |         425      0.00%    100.00% |          65      0.00%    100.00% |          50      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27818117                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1034367                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    48.193888                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    40.882507                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    37.491623                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      872704     84.37%     84.37% |      115449     11.16%     95.53% |       31808      3.08%     98.61% |        9829      0.95%     99.56% |        2575      0.25%     99.81% |        1375      0.13%     99.94% |         310      0.03%     99.97% |         237      0.02%     99.99% |          78      0.01%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1034367                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      3066449                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.026003                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.390381                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     3053851     99.59%     99.59% |       10442      0.34%     99.93% |        2069      0.07%    100.00% |          63      0.00%    100.00% |          21      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       3066449                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      3066353                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.745649                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.018372                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     3057104     99.70%     99.70% |        5931      0.19%     99.89% |        2224      0.07%     99.96% |         836      0.03%     99.99% |         183      0.01%    100.00% |          57      0.00%    100.00% |          15      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       3066353                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9063159      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8562388      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11226938      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1034367      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1034336      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1034335      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        393616      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       502943      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       137809      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8669543      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8059445      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11089129      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1034336      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1034335      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       896558      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       137809      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1034368      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1034336      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1034367      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1034336      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1034368      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1034336      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1034367      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1034336      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1034367                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    48.193888                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    40.882507                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    37.491623                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      872704     84.37%     84.37% |      115449     11.16%     95.53% |       31808      3.08%     98.61% |        9829      0.95%     99.56% |        2575      0.25%     99.81% |        1375      0.13%     99.94% |         310      0.03%     99.97% |         237      0.02%     99.99% |          78      0.01%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1034367                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      3066446                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9063159                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.685399                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.202219                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    15.415210                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8964505     98.91%     98.91% |       69725      0.77%     99.68% |       18097      0.20%     99.88% |        7890      0.09%     99.97% |        1693      0.02%     99.99% |         826      0.01%    100.00% |         192      0.00%    100.00% |         158      0.00%    100.00% |          71      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9063159                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8669543                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.099937                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.014040                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     1.870330                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8668608     99.99%     99.99% |         688      0.01%    100.00% |         208      0.00%    100.00% |          13      0.00%    100.00% |          18      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8669543                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       393616                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    60.631171                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    51.084760                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.770487                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      295897     75.17%     75.17% |       69037     17.54%     92.71% |       17889      4.54%     97.26% |        7877      2.00%     99.26% |        1675      0.43%     99.68% |         824      0.21%     99.89% |         189      0.05%     99.94% |         155      0.04%     99.98% |          71      0.02%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       393616                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748678                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.669711                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.074029                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     6.468631                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10718025     99.71%     99.71% |       26012      0.24%     99.96% |        3574      0.03%     99.99% |         554      0.01%    100.00% |         318      0.00%    100.00% |         145      0.00%    100.00% |          34      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748678                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10613712                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.116004                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.026233                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     1.810347                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10612446     99.99%     99.99% |        1037      0.01%    100.00% |         174      0.00%    100.00% |          27      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10613712                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       134966                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    45.213187                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    38.524648                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    33.978223                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      105579     78.23%     78.23% |       24975     18.50%     96.73% |        3400      2.52%     99.25% |         527      0.39%     99.64% |         300      0.22%     99.86% |         139      0.10%     99.97% |          32      0.02%     99.99% |          14      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       134966                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8562387                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.260119                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.234813                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.321389                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8528366     99.60%     99.60% |       21065      0.25%     99.85% |       10372      0.12%     99.97% |        1409      0.02%     99.99% |         603      0.01%     99.99% |         407      0.00%    100.00% |          88      0.00%    100.00% |          69      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8562387                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8059445                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.020474                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.002520                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     1.121873                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8058556     99.99%     99.99% |         807      0.01%    100.00% |          40      0.00%    100.00% |          24      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8059445                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       502942                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    39.149540                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    34.829950                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    28.169331                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      469810     93.41%     93.41% |       20258      4.03%     97.44% |       10332      2.05%     99.49% |        1385      0.28%     99.77% |         589      0.12%     99.89% |         405      0.08%     99.97% |          88      0.02%     99.99% |          68      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       502942                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       478260                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.688571                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.229077                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     6.308569                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      476804     99.70%     99.70% |        1206      0.25%     99.95% |         190      0.04%     99.99% |          41      0.01%    100.00% |          11      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       478260                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       475417                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.293599                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.201286                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.306936                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      475128     99.94%     99.94% |         258      0.05%     99.99% |          20      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       475417                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2843                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    67.737249                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    56.302966                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    44.961375                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1418     49.88%     49.88% |        1179     41.47%     91.35% |         187      6.58%     97.92% |          40      1.41%     99.33% |          11      0.39%     99.72% |           7      0.25%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         2843                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       393616                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    60.631171                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    51.084760                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.770487                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      295897     75.17%     75.17% |       69037     17.54%     92.71% |       17889      4.54%     97.26% |        7877      2.00%     99.26% |        1675      0.43%     99.68% |         824      0.21%     99.89% |         189      0.05%     99.94% |         155      0.04%     99.98% |          71      0.02%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       393616                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       134966                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    45.213187                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    38.524648                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    33.978223                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      105579     78.23%     78.23% |       24975     18.50%     96.73% |        3400      2.52%     99.25% |         527      0.39%     99.64% |         300      0.22%     99.86% |         139      0.10%     99.97% |          32      0.02%     99.99% |          14      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       134966                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       502942                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    39.149540                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    34.829950                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    28.169331                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      469810     93.41%     93.41% |       20258      4.03%     97.44% |       10332      2.05%     99.49% |        1385      0.28%     99.77% |         589      0.12%     99.89% |         405      0.08%     99.97% |          88      0.02%     99.99% |          68      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       502942                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         2843                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    67.737249                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    56.302966                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    44.961375                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1418     49.88%     49.88% |        1179     41.47%     91.35% |         187      6.58%     97.92% |          40      1.41%     99.33% |          11      0.39%     99.72% |           7      0.25%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         2843                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2068702                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.381619                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.490203                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-7      2064883     99.82%     99.82% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-15         2699      0.13%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-23          752      0.04%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-31          282      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-39           61      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::40-47           19      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-55            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2068702                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27818117                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1034368                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28852485                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013541                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5270.442773                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.434962                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1138.867057                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  76383890000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.054166                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999921                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013542                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5016.285293                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013541                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988676                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  76383890000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027083                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9674.781174                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027109                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.176582                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013542                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999097                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.028756                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999110                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2068736                       (Unspecified)
system.caches.network.msg_byte.Control       16549888                       (Unspecified)
system.caches.network.msg_count.Data          2068672                       (Unspecified)
system.caches.network.msg_byte.Data         148944384                       (Unspecified)
system.caches.network.msg_count.Response_Data      2068734                       (Unspecified)
system.caches.network.msg_byte.Response_Data    148948848                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2068671                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     16549368                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.024789                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7912.590901                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012394                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3014.787206                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012394                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3001.544554                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    789872000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.197207                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1034368                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      8274944                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1034336                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     74472192                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1034367                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     74474424                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1034335                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      8274680                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013541                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4270.454202                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013542                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4016.286301                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.091876                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6674.781724                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  76383890000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.197207                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1034367                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     74474424                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1034335                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      8274680                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.197207                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1034368                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      8274944                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1034336                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     74472192                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.197238                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1034368                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      8274944                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1034336                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     74472192                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1034367                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     74474424                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1034336                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      8274688                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027083                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8674.781384                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.018535                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2270.476981                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013716                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2016.288238                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  76383890000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.197207                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1034368                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      8274944                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1034336                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     74472192                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.197270                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1034367                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     74474424                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1034336                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      8274688                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  76383890000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  76383890000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  76383890000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           789872                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1408795                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       32                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1405755                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     72                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                13793                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             15592                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              765260                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.836964                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.379114                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    403722     52.76%     52.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     68093      8.90%     61.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     42749      5.59%     67.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     33988      4.44%     71.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     66791      8.73%     80.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     50181      6.56%     86.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     74459      9.73%     96.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     16839      2.20%     98.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8438      1.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                765260                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     219     60.66%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     60.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.55%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     61.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     77     21.33%     82.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    11      3.05%     85.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                42     11.63%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      2.77%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1037      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        741985     52.78%     52.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           17      0.00%     52.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           150      0.01%     52.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       131161      9.33%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           48      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           69      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          126      0.01%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           18      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65537      4.66%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       200925     14.29%     81.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        67447      4.80%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       131424      9.35%     95.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65745      4.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1405755                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.779725                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 361                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000257                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2788708                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1028172                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1010026                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    788496                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   394490                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           394023                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1010806                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       394273                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           777                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           3376                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          777                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1408827                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       80                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       332480                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      133483                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        30                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            56                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          696                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 45                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 89                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             708                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      797                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1405244                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        332234                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       512                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             465369                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         133991                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133135                       # Number of stores executed (Count)
system.cpu.numRate                           1.779078                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1404582                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1404049                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        993884                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1135973                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.777565                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.874919                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             627                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           24612                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      665104                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1395041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.187592                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.187592                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.842040                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.842040                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1612619                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    808417                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      263013                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     328210                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      340946                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     270427                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    734341                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       27                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         332480                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        133483                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       204937                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        73786                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  135507                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             68721                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               558                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                67380                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   66857                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992238                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     225                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             415                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              400                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           13641                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               695                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       762843                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.828739                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.029073                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          486969     63.84%     63.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           75344      9.88%     73.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             955      0.13%     73.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9252      1.21%     75.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           57801      7.58%     82.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             292      0.04%     82.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             143      0.02%     82.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             187      0.02%     82.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          131900     17.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       762843                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               665104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1395041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      462975                       # Number of memory references committed (Count)
system.cpu.commit.loads                        330386                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     133169                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     393860                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1197959                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          228      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       734773     52.67%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          139      0.01%     52.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131124      9.40%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           14      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           45      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           97      0.01%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            5      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      4.70%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       199157     14.28%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        66890      4.79%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       131229      9.41%     95.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65699      4.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1395041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        131900                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                    96374                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                473977                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    177357                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 16775                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    777                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                66923                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   160                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1411081                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   750                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             153885                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         675117                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      135507                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              67097                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        607811                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1872                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  352                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2228                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    133832                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   384                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             765260                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.847419                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.148605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   554563     72.47%     72.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      309      0.04%     72.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8480      1.11%     73.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     8563      1.12%     74.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      436      0.06%     74.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    57792      7.55%     82.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      213      0.03%     82.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      416      0.05%     82.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   134488     17.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               765260                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.171556                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.854717                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      262393                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2099                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  45                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    896                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     31                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.099835                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            28.493859                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 272264     82.41%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   14      0.00%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   11      0.00%     82.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14402      4.36%     86.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14775      4.47%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                22426      6.79%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1402      0.42%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  523      0.16%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  101      0.03%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   82      0.02%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 31      0.01%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 21      0.01%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 28      0.01%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                256      0.08%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                437      0.13%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                422      0.13%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                198      0.06%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                159      0.05%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                394      0.12%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                643      0.19%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                852      0.26%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                262      0.08%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  9      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 30      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 54      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 79      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 87      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                106      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              315      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  332016                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133135                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       202                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    789872000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  134167                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       374                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    789872000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    789872000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    777                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   104896                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    5124                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            774                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    185535                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                468154                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1410226                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    78                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    519                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 458665                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    752                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1414005                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     2967752                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1621845                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    263234                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1397598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    16412                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  28                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    132775                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2039014                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2819783                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   665104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1395041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     19247.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000014204250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           605                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           605                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                27957                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9097                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         9790                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        9790                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       9790                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      9790                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     242                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     91                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.20                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   9790                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  9790                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8877                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      395                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      173                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       73                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     536                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     568                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     593                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     605                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     609                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     621                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     619                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     629                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     647                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     626                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          605                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.761983                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.712077                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.117090                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  1      0.17%      0.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  4      0.66%      0.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 3      0.50%      1.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 6      0.99%      2.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 5      0.83%      3.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 9      1.49%      4.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                11      1.82%      6.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                16      2.64%      9.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               534     88.26%     97.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                10      1.65%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 3      0.50%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 3      0.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            605                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          605                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.009917                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.009439                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.128288                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               601     99.34%     99.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      0.33%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      0.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            605                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    15488                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   626560                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                626560                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               793242449.40952468                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               793242449.40952468                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      789867000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       40340.50                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       611072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       619904                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 773634209.087041974068                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 784815767.618044495583                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         9790                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         9790                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    311979250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  19508913000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     31867.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1992738.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       626560                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          626560                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       626560                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       626560                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         9790                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             9790                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         9790                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            9790                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    793242449                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          793242449                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    793242449                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         793242449                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1586484899                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1586484899                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9548                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9686                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           639                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           599                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           628                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           586                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          586                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          727                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          687                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                132954250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               47740000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           311979250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13924.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32674.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8534                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                8945                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1752                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   702.429224                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   503.990611                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   396.598050                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          191     10.90%     10.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          225     12.84%     23.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          107      6.11%     29.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           70      4.00%     33.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           66      3.77%     37.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           49      2.80%     40.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           41      2.34%     42.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           33      1.88%     44.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          970     55.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1752                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 611072                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              619904                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               773.634209                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               784.815768                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                90.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    789872000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6183240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3275085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        33779340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       24899400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 62693280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    216397080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    121081440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      468308865                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    592.892095                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    310906250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     26520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    452445750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6347460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3373755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        34393380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       25661520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 62693280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    209524590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    126868800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      468862785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    593.593373                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    325809500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     26520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    437542500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    789872000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
