# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\Administrador\Documents\ufv\ISL\Trabalho-Pratico-01-Circuitos-Combinacionais\Codigos (FPGA)\FPGA.csv
# Generated on: Fri Dec 20 23:10:23 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
A,Output,PIN_G18,7,B7_N2,PIN_AC2,,,,,,
B,Output,PIN_F22,7,B7_N0,PIN_U5,,,,,,
C,Output,PIN_E17,7,B7_N2,PIN_Y4,,,,,,
D,Output,PIN_L26,6,B6_N1,PIN_AD3,,,,,,
E,Output,PIN_L25,6,B6_N1,PIN_Y3,,,,,,
F,Output,PIN_J22,6,B6_N0,PIN_W1,,,,,,
G,Output,PIN_H22,6,B6_N0,PIN_W2,,,,,,
b1,Input,PIN_AC26,5,B5_N2,PIN_AC3,,,,,,
b2,Input,PIN_AB27,5,B5_N1,PIN_AB1,,,,,,
b3,Input,PIN_AD27,5,B5_N2,PIN_AB2,,,,,,
b4,Input,PIN_AC27,5,B5_N2,PIN_AC1,,,,,,
b5,Input,PIN_AC28,5,B5_N2,PIN_V1,,,,,,
b_par,Input,PIN_AB28,5,B5_N1,PIN_U6,,,,,,
