
VideoStm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .screen       00002760  20000000  20000000  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000065f4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000004e4  080067d4  080067d4  000077d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08006cb8  08006cb8  0005ac00  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08006cb8  08006cb8  00007cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08006cc0  08006cc0  0005ac00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08006cc0  08006cc0  00007cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08006cc4  08006cc4  00007cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         000000ac  20002760  08006cc8  00008760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000003d0  2000280c  08006d74  0000880c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002bdc  08006d74  00008bdc  2**0
                  ALLOC
 12 .screenBB     0004ec00  22000000  22000000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .ARM.attributes 00000030  00000000  00000000  0005ac00  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000eddf  00000000  00000000  0005ac30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002737  00000000  00000000  00069a0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000fc8  00000000  00000000  0006c148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000277ca  00000000  00000000  0006d110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010d5a  00000000  00000000  000948da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f9cf9  00000000  00000000  000a5634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0019f32d  2**0
                  CONTENTS, READONLY
 21 .debug_rnglists 00000c04  00000000  00000000  0019f370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00004a28  00000000  00000000  0019ff74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000061  00000000  00000000  001a499c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000280c 	.word	0x2000280c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080067bc 	.word	0x080067bc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20002810 	.word	0x20002810
 800021c:	080067bc 	.word	0x080067bc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <gdiBitBlt>:
		h			Bitmap height, in pixels
		bm			Pointer to the bitmap start position

	return			none
*/
void gdiBitBlt(PGDI_RECT prc, int16_t x, int16_t y, int16_t w, int16_t h, pBMP bm) {
 80002c0:	b490      	push	{r4, r7}
 80002c2:	b086      	sub	sp, #24
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	60f8      	str	r0, [r7, #12]
 80002c8:	4608      	mov	r0, r1
 80002ca:	4611      	mov	r1, r2
 80002cc:	461a      	mov	r2, r3
 80002ce:	4603      	mov	r3, r0
 80002d0:	817b      	strh	r3, [r7, #10]
 80002d2:	460b      	mov	r3, r1
 80002d4:	813b      	strh	r3, [r7, #8]
 80002d6:	4613      	mov	r3, r2
 80002d8:	80fb      	strh	r3, [r7, #6]
int16_t todo;
uint16_t alignment;

//	Calculate clipping region

	if (prc != NULL) {
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d00f      	beq.n	8000300 <gdiBitBlt+0x40>
		x += prc->x;
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80002e6:	b29a      	uxth	r2, r3
 80002e8:	897b      	ldrh	r3, [r7, #10]
 80002ea:	4413      	add	r3, r2
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	817b      	strh	r3, [r7, #10]
		y += prc->y;
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80002f6:	b29a      	uxth	r2, r3
 80002f8:	893b      	ldrh	r3, [r7, #8]
 80002fa:	4413      	add	r3, r2
 80002fc:	b29b      	uxth	r3, r3
 80002fe:	813b      	strh	r3, [r7, #8]
//??		w = min(prc->w, VID_PIXELS_X-x);	// clip X
//??		h = min(prc->w, VID_PIXELS_Y-y);	// clip Y
	}
	alignment = x & 0b0000000000001111;
 8000300:	897b      	ldrh	r3, [r7, #10]
 8000302:	f003 030f 	and.w	r3, r3, #15
 8000306:	82bb      	strh	r3, [r7, #20]
	for(;--h >= 0; y++) {
 8000308:	e2cc      	b.n	80008a4 <gdiBitBlt+0x5e4>
		for (todo = w; todo>0;) {
 800030a:	88fb      	ldrh	r3, [r7, #6]
 800030c:	82fb      	strh	r3, [r7, #22]
 800030e:	e2be      	b.n	800088e <gdiBitBlt+0x5ce>
			if (todo >= 9) {
 8000310:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000314:	2b08      	cmp	r3, #8
 8000316:	dd2d      	ble.n	8000374 <gdiBitBlt+0xb4>
				bitmask.word = (todo >= 16) ?
									0xFFFF		<< (16-alignment):
 8000318:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800031c:	2b0f      	cmp	r3, #15
 800031e:	dd08      	ble.n	8000332 <gdiBitBlt+0x72>
 8000320:	8abb      	ldrh	r3, [r7, #20]
 8000322:	f1c3 0310 	rsb	r3, r3, #16
 8000326:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800032a:	fa02 f303 	lsl.w	r3, r2, r3
 800032e:	461a      	mov	r2, r3
 8000330:	e00c      	b.n	800034c <gdiBitBlt+0x8c>
						masktable[todo-1]		<< (16-alignment);
 8000332:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000336:	3b01      	subs	r3, #1
 8000338:	4a79      	ldr	r2, [pc, #484]	@ (8000520 <gdiBitBlt+0x260>)
 800033a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800033e:	461a      	mov	r2, r3
 8000340:	8abb      	ldrh	r3, [r7, #20]
 8000342:	f1c3 0310 	rsb	r3, r3, #16
 8000346:	fa02 f303 	lsl.w	r3, r2, r3
									0xFFFF		<< (16-alignment):
 800034a:	461a      	mov	r2, r3
				bitmask.word = (todo >= 16) ?
 800034c:	4b75      	ldr	r3, [pc, #468]	@ (8000524 <gdiBitBlt+0x264>)
 800034e:	601a      	str	r2, [r3, #0]
				pattern.word = *bm.halfwords++	<< (16-alignment);
 8000350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000352:	1c9a      	adds	r2, r3, #2
 8000354:	627a      	str	r2, [r7, #36]	@ 0x24
 8000356:	881b      	ldrh	r3, [r3, #0]
 8000358:	461a      	mov	r2, r3
 800035a:	8abb      	ldrh	r3, [r7, #20]
 800035c:	f1c3 0310 	rsb	r3, r3, #16
 8000360:	fa02 f303 	lsl.w	r3, r2, r3
 8000364:	461a      	mov	r2, r3
 8000366:	4b70      	ldr	r3, [pc, #448]	@ (8000528 <gdiBitBlt+0x268>)
 8000368:	601a      	str	r2, [r3, #0]
				todo -= 16;
 800036a:	8afb      	ldrh	r3, [r7, #22]
 800036c:	3b10      	subs	r3, #16
 800036e:	b29b      	uxth	r3, r3
 8000370:	82fb      	strh	r3, [r7, #22]
 8000372:	e01f      	b.n	80003b4 <gdiBitBlt+0xf4>
			} else {
				bitmask.word = masktable[todo-1] << (16-alignment);
 8000374:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000378:	3b01      	subs	r3, #1
 800037a:	4a69      	ldr	r2, [pc, #420]	@ (8000520 <gdiBitBlt+0x260>)
 800037c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000380:	461a      	mov	r2, r3
 8000382:	8abb      	ldrh	r3, [r7, #20]
 8000384:	f1c3 0310 	rsb	r3, r3, #16
 8000388:	fa02 f303 	lsl.w	r3, r2, r3
 800038c:	461a      	mov	r2, r3
 800038e:	4b65      	ldr	r3, [pc, #404]	@ (8000524 <gdiBitBlt+0x264>)
 8000390:	601a      	str	r2, [r3, #0]
				pattern.word = *bm.bytesinROM++  << (24-alignment);
 8000392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000394:	1c5a      	adds	r2, r3, #1
 8000396:	627a      	str	r2, [r7, #36]	@ 0x24
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	461a      	mov	r2, r3
 800039c:	8abb      	ldrh	r3, [r7, #20]
 800039e:	f1c3 0318 	rsb	r3, r3, #24
 80003a2:	fa02 f303 	lsl.w	r3, r2, r3
 80003a6:	461a      	mov	r2, r3
 80003a8:	4b5f      	ldr	r3, [pc, #380]	@ (8000528 <gdiBitBlt+0x268>)
 80003aa:	601a      	str	r2, [r3, #0]
				todo -= 8;
 80003ac:	8afb      	ldrh	r3, [r7, #22]
 80003ae:	3b08      	subs	r3, #8
 80003b0:	b29b      	uxth	r3, r3
 80003b2:	82fb      	strh	r3, [r7, #22]
			}
			switch(rop) {
 80003b4:	4b5d      	ldr	r3, [pc, #372]	@ (800052c <gdiBitBlt+0x26c>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	2b04      	cmp	r3, #4
 80003ba:	f200 8268 	bhi.w	800088e <gdiBitBlt+0x5ce>
 80003be:	a201      	add	r2, pc, #4	@ (adr r2, 80003c4 <gdiBitBlt+0x104>)
 80003c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003c4:	080003d9 	.word	0x080003d9
 80003c8:	08000535 	.word	0x08000535
 80003cc:	080007bd 	.word	0x080007bd
 80003d0:	0800067d 	.word	0x0800067d
 80003d4:	0800071d 	.word	0x0800071d
				case GDI_ROP_COPY:
					screen[y][x>>4] &= ~bitmask.halfword[1];
 80003d8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80003dc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80003e0:	111b      	asrs	r3, r3, #4
 80003e2:	b21b      	sxth	r3, r3
 80003e4:	4618      	mov	r0, r3
 80003e6:	4952      	ldr	r1, [pc, #328]	@ (8000530 <gdiBitBlt+0x270>)
 80003e8:	4613      	mov	r3, r2
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	4413      	add	r3, r2
 80003ee:	00da      	lsls	r2, r3, #3
 80003f0:	1ad2      	subs	r2, r2, r3
 80003f2:	1813      	adds	r3, r2, r0
 80003f4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80003f8:	b21a      	sxth	r2, r3
 80003fa:	4b4a      	ldr	r3, [pc, #296]	@ (8000524 <gdiBitBlt+0x264>)
 80003fc:	885b      	ldrh	r3, [r3, #2]
 80003fe:	b21b      	sxth	r3, r3
 8000400:	43db      	mvns	r3, r3
 8000402:	b21b      	sxth	r3, r3
 8000404:	4013      	ands	r3, r2
 8000406:	b219      	sxth	r1, r3
 8000408:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800040c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000410:	111b      	asrs	r3, r3, #4
 8000412:	b21b      	sxth	r3, r3
 8000414:	461c      	mov	r4, r3
 8000416:	b288      	uxth	r0, r1
 8000418:	4945      	ldr	r1, [pc, #276]	@ (8000530 <gdiBitBlt+0x270>)
 800041a:	4613      	mov	r3, r2
 800041c:	005b      	lsls	r3, r3, #1
 800041e:	4413      	add	r3, r2
 8000420:	00da      	lsls	r2, r3, #3
 8000422:	1ad2      	subs	r2, r2, r3
 8000424:	1913      	adds	r3, r2, r4
 8000426:	4602      	mov	r2, r0
 8000428:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					screen[y][x>>4] |=  pattern.halfword[1];
 800042c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000430:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000434:	111b      	asrs	r3, r3, #4
 8000436:	b21b      	sxth	r3, r3
 8000438:	4618      	mov	r0, r3
 800043a:	493d      	ldr	r1, [pc, #244]	@ (8000530 <gdiBitBlt+0x270>)
 800043c:	4613      	mov	r3, r2
 800043e:	005b      	lsls	r3, r3, #1
 8000440:	4413      	add	r3, r2
 8000442:	00da      	lsls	r2, r3, #3
 8000444:	1ad2      	subs	r2, r2, r3
 8000446:	1813      	adds	r3, r2, r0
 8000448:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800044c:	4b36      	ldr	r3, [pc, #216]	@ (8000528 <gdiBitBlt+0x268>)
 800044e:	885b      	ldrh	r3, [r3, #2]
 8000450:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000454:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 8000458:	1100      	asrs	r0, r0, #4
 800045a:	b200      	sxth	r0, r0
 800045c:	4604      	mov	r4, r0
 800045e:	430b      	orrs	r3, r1
 8000460:	b298      	uxth	r0, r3
 8000462:	4933      	ldr	r1, [pc, #204]	@ (8000530 <gdiBitBlt+0x270>)
 8000464:	4613      	mov	r3, r2
 8000466:	005b      	lsls	r3, r3, #1
 8000468:	4413      	add	r3, r2
 800046a:	00da      	lsls	r2, r3, #3
 800046c:	1ad2      	subs	r2, r2, r3
 800046e:	1913      	adds	r3, r2, r4
 8000470:	4602      	mov	r2, r0
 8000472:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (bitmask.halfword[0] != 0) {
 8000476:	4b2b      	ldr	r3, [pc, #172]	@ (8000524 <gdiBitBlt+0x264>)
 8000478:	881b      	ldrh	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	f000 81fe 	beq.w	800087c <gdiBitBlt+0x5bc>
						screen[y][(x>>4)+1] &= ~bitmask.halfword[0];
 8000480:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000484:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000488:	111b      	asrs	r3, r3, #4
 800048a:	b21b      	sxth	r3, r3
 800048c:	1c59      	adds	r1, r3, #1
 800048e:	4828      	ldr	r0, [pc, #160]	@ (8000530 <gdiBitBlt+0x270>)
 8000490:	4613      	mov	r3, r2
 8000492:	005b      	lsls	r3, r3, #1
 8000494:	4413      	add	r3, r2
 8000496:	00da      	lsls	r2, r3, #3
 8000498:	1ad2      	subs	r2, r2, r3
 800049a:	1853      	adds	r3, r2, r1
 800049c:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80004a0:	b21a      	sxth	r2, r3
 80004a2:	4b20      	ldr	r3, [pc, #128]	@ (8000524 <gdiBitBlt+0x264>)
 80004a4:	881b      	ldrh	r3, [r3, #0]
 80004a6:	b21b      	sxth	r3, r3
 80004a8:	43db      	mvns	r3, r3
 80004aa:	b21b      	sxth	r3, r3
 80004ac:	4013      	ands	r3, r2
 80004ae:	b218      	sxth	r0, r3
 80004b0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80004b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80004b8:	111b      	asrs	r3, r3, #4
 80004ba:	b21b      	sxth	r3, r3
 80004bc:	1c59      	adds	r1, r3, #1
 80004be:	b284      	uxth	r4, r0
 80004c0:	481b      	ldr	r0, [pc, #108]	@ (8000530 <gdiBitBlt+0x270>)
 80004c2:	4613      	mov	r3, r2
 80004c4:	005b      	lsls	r3, r3, #1
 80004c6:	4413      	add	r3, r2
 80004c8:	00da      	lsls	r2, r3, #3
 80004ca:	1ad2      	subs	r2, r2, r3
 80004cc:	1853      	adds	r3, r2, r1
 80004ce:	4622      	mov	r2, r4
 80004d0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
						screen[y][(x>>4)+1] |=  pattern.halfword[0];
 80004d4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80004d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80004dc:	111b      	asrs	r3, r3, #4
 80004de:	b21b      	sxth	r3, r3
 80004e0:	1c59      	adds	r1, r3, #1
 80004e2:	4813      	ldr	r0, [pc, #76]	@ (8000530 <gdiBitBlt+0x270>)
 80004e4:	4613      	mov	r3, r2
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	4413      	add	r3, r2
 80004ea:	00da      	lsls	r2, r3, #3
 80004ec:	1ad2      	subs	r2, r2, r3
 80004ee:	1853      	adds	r3, r2, r1
 80004f0:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80004f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000528 <gdiBitBlt+0x268>)
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80004fc:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000500:	1109      	asrs	r1, r1, #4
 8000502:	b209      	sxth	r1, r1
 8000504:	3101      	adds	r1, #1
 8000506:	4303      	orrs	r3, r0
 8000508:	b29c      	uxth	r4, r3
 800050a:	4809      	ldr	r0, [pc, #36]	@ (8000530 <gdiBitBlt+0x270>)
 800050c:	4613      	mov	r3, r2
 800050e:	005b      	lsls	r3, r3, #1
 8000510:	4413      	add	r3, r2
 8000512:	00da      	lsls	r2, r3, #3
 8000514:	1ad2      	subs	r2, r2, r3
 8000516:	1853      	adds	r3, r2, r1
 8000518:	4622      	mov	r2, r4
 800051a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					}
					break;
 800051e:	e1ad      	b.n	800087c <gdiBitBlt+0x5bc>
 8000520:	08006ba0 	.word	0x08006ba0
 8000524:	2000282c 	.word	0x2000282c
 8000528:	20002828 	.word	0x20002828
 800052c:	20002760 	.word	0x20002760
 8000530:	20000000 	.word	0x20000000
				case GDI_ROP_BONW:	// inverse video
					screen[y][x>>4] |=  bitmask.halfword[1];
 8000534:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000538:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800053c:	111b      	asrs	r3, r3, #4
 800053e:	b21b      	sxth	r3, r3
 8000540:	4618      	mov	r0, r3
 8000542:	49cb      	ldr	r1, [pc, #812]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000544:	4613      	mov	r3, r2
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	4413      	add	r3, r2
 800054a:	00da      	lsls	r2, r3, #3
 800054c:	1ad2      	subs	r2, r2, r3
 800054e:	1813      	adds	r3, r2, r0
 8000550:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8000554:	4bc7      	ldr	r3, [pc, #796]	@ (8000874 <gdiBitBlt+0x5b4>)
 8000556:	885b      	ldrh	r3, [r3, #2]
 8000558:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800055c:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 8000560:	1100      	asrs	r0, r0, #4
 8000562:	b200      	sxth	r0, r0
 8000564:	4604      	mov	r4, r0
 8000566:	430b      	orrs	r3, r1
 8000568:	b298      	uxth	r0, r3
 800056a:	49c1      	ldr	r1, [pc, #772]	@ (8000870 <gdiBitBlt+0x5b0>)
 800056c:	4613      	mov	r3, r2
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	4413      	add	r3, r2
 8000572:	00da      	lsls	r2, r3, #3
 8000574:	1ad2      	subs	r2, r2, r3
 8000576:	1913      	adds	r3, r2, r4
 8000578:	4602      	mov	r2, r0
 800057a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					screen[y][x>>4] &= ~pattern.halfword[1];
 800057e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000582:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000586:	111b      	asrs	r3, r3, #4
 8000588:	b21b      	sxth	r3, r3
 800058a:	4618      	mov	r0, r3
 800058c:	49b8      	ldr	r1, [pc, #736]	@ (8000870 <gdiBitBlt+0x5b0>)
 800058e:	4613      	mov	r3, r2
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	4413      	add	r3, r2
 8000594:	00da      	lsls	r2, r3, #3
 8000596:	1ad2      	subs	r2, r2, r3
 8000598:	1813      	adds	r3, r2, r0
 800059a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800059e:	b21a      	sxth	r2, r3
 80005a0:	4bb5      	ldr	r3, [pc, #724]	@ (8000878 <gdiBitBlt+0x5b8>)
 80005a2:	885b      	ldrh	r3, [r3, #2]
 80005a4:	b21b      	sxth	r3, r3
 80005a6:	43db      	mvns	r3, r3
 80005a8:	b21b      	sxth	r3, r3
 80005aa:	4013      	ands	r3, r2
 80005ac:	b219      	sxth	r1, r3
 80005ae:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80005b2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80005b6:	111b      	asrs	r3, r3, #4
 80005b8:	b21b      	sxth	r3, r3
 80005ba:	461c      	mov	r4, r3
 80005bc:	b288      	uxth	r0, r1
 80005be:	49ac      	ldr	r1, [pc, #688]	@ (8000870 <gdiBitBlt+0x5b0>)
 80005c0:	4613      	mov	r3, r2
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	4413      	add	r3, r2
 80005c6:	00da      	lsls	r2, r3, #3
 80005c8:	1ad2      	subs	r2, r2, r3
 80005ca:	1913      	adds	r3, r2, r4
 80005cc:	4602      	mov	r2, r0
 80005ce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (bitmask.halfword[0] != 0) {
 80005d2:	4ba8      	ldr	r3, [pc, #672]	@ (8000874 <gdiBitBlt+0x5b4>)
 80005d4:	881b      	ldrh	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	f000 8152 	beq.w	8000880 <gdiBitBlt+0x5c0>
						screen[y][(x>>4)+1] |=  bitmask.halfword[0];
 80005dc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80005e0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80005e4:	111b      	asrs	r3, r3, #4
 80005e6:	b21b      	sxth	r3, r3
 80005e8:	1c59      	adds	r1, r3, #1
 80005ea:	48a1      	ldr	r0, [pc, #644]	@ (8000870 <gdiBitBlt+0x5b0>)
 80005ec:	4613      	mov	r3, r2
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	4413      	add	r3, r2
 80005f2:	00da      	lsls	r2, r3, #3
 80005f4:	1ad2      	subs	r2, r2, r3
 80005f6:	1853      	adds	r3, r2, r1
 80005f8:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80005fc:	4b9d      	ldr	r3, [pc, #628]	@ (8000874 <gdiBitBlt+0x5b4>)
 80005fe:	881b      	ldrh	r3, [r3, #0]
 8000600:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000604:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000608:	1109      	asrs	r1, r1, #4
 800060a:	b209      	sxth	r1, r1
 800060c:	3101      	adds	r1, #1
 800060e:	4303      	orrs	r3, r0
 8000610:	b29c      	uxth	r4, r3
 8000612:	4897      	ldr	r0, [pc, #604]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000614:	4613      	mov	r3, r2
 8000616:	005b      	lsls	r3, r3, #1
 8000618:	4413      	add	r3, r2
 800061a:	00da      	lsls	r2, r3, #3
 800061c:	1ad2      	subs	r2, r2, r3
 800061e:	1853      	adds	r3, r2, r1
 8000620:	4622      	mov	r2, r4
 8000622:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
						screen[y][(x>>4)+1] &= ~pattern.halfword[0];
 8000626:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800062a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800062e:	111b      	asrs	r3, r3, #4
 8000630:	b21b      	sxth	r3, r3
 8000632:	1c59      	adds	r1, r3, #1
 8000634:	488e      	ldr	r0, [pc, #568]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000636:	4613      	mov	r3, r2
 8000638:	005b      	lsls	r3, r3, #1
 800063a:	4413      	add	r3, r2
 800063c:	00da      	lsls	r2, r3, #3
 800063e:	1ad2      	subs	r2, r2, r3
 8000640:	1853      	adds	r3, r2, r1
 8000642:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000646:	b21a      	sxth	r2, r3
 8000648:	4b8b      	ldr	r3, [pc, #556]	@ (8000878 <gdiBitBlt+0x5b8>)
 800064a:	881b      	ldrh	r3, [r3, #0]
 800064c:	b21b      	sxth	r3, r3
 800064e:	43db      	mvns	r3, r3
 8000650:	b21b      	sxth	r3, r3
 8000652:	4013      	ands	r3, r2
 8000654:	b218      	sxth	r0, r3
 8000656:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800065a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800065e:	111b      	asrs	r3, r3, #4
 8000660:	b21b      	sxth	r3, r3
 8000662:	1c59      	adds	r1, r3, #1
 8000664:	b284      	uxth	r4, r0
 8000666:	4882      	ldr	r0, [pc, #520]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000668:	4613      	mov	r3, r2
 800066a:	005b      	lsls	r3, r3, #1
 800066c:	4413      	add	r3, r2
 800066e:	00da      	lsls	r2, r3, #3
 8000670:	1ad2      	subs	r2, r2, r3
 8000672:	1853      	adds	r3, r2, r1
 8000674:	4622      	mov	r2, r4
 8000676:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					}
					break;
 800067a:	e101      	b.n	8000880 <gdiBitBlt+0x5c0>
				case GDI_ROP_XOR:
					screen[y][x>>4] ^= pattern.halfword[1];
 800067c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000680:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000684:	111b      	asrs	r3, r3, #4
 8000686:	b21b      	sxth	r3, r3
 8000688:	4618      	mov	r0, r3
 800068a:	4979      	ldr	r1, [pc, #484]	@ (8000870 <gdiBitBlt+0x5b0>)
 800068c:	4613      	mov	r3, r2
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	4413      	add	r3, r2
 8000692:	00da      	lsls	r2, r3, #3
 8000694:	1ad2      	subs	r2, r2, r3
 8000696:	1813      	adds	r3, r2, r0
 8000698:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800069c:	4b76      	ldr	r3, [pc, #472]	@ (8000878 <gdiBitBlt+0x5b8>)
 800069e:	885b      	ldrh	r3, [r3, #2]
 80006a0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006a4:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 80006a8:	1100      	asrs	r0, r0, #4
 80006aa:	b200      	sxth	r0, r0
 80006ac:	4604      	mov	r4, r0
 80006ae:	404b      	eors	r3, r1
 80006b0:	b298      	uxth	r0, r3
 80006b2:	496f      	ldr	r1, [pc, #444]	@ (8000870 <gdiBitBlt+0x5b0>)
 80006b4:	4613      	mov	r3, r2
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	4413      	add	r3, r2
 80006ba:	00da      	lsls	r2, r3, #3
 80006bc:	1ad2      	subs	r2, r2, r3
 80006be:	1913      	adds	r3, r2, r4
 80006c0:	4602      	mov	r2, r0
 80006c2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 80006c6:	4b6c      	ldr	r3, [pc, #432]	@ (8000878 <gdiBitBlt+0x5b8>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	f000 80da 	beq.w	8000884 <gdiBitBlt+0x5c4>
						screen[y][(x>>4)+1] ^= pattern.halfword[0];
 80006d0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006d8:	111b      	asrs	r3, r3, #4
 80006da:	b21b      	sxth	r3, r3
 80006dc:	1c59      	adds	r1, r3, #1
 80006de:	4864      	ldr	r0, [pc, #400]	@ (8000870 <gdiBitBlt+0x5b0>)
 80006e0:	4613      	mov	r3, r2
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	4413      	add	r3, r2
 80006e6:	00da      	lsls	r2, r3, #3
 80006e8:	1ad2      	subs	r2, r2, r3
 80006ea:	1853      	adds	r3, r2, r1
 80006ec:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80006f0:	4b61      	ldr	r3, [pc, #388]	@ (8000878 <gdiBitBlt+0x5b8>)
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006f8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80006fc:	1109      	asrs	r1, r1, #4
 80006fe:	b209      	sxth	r1, r1
 8000700:	3101      	adds	r1, #1
 8000702:	4043      	eors	r3, r0
 8000704:	b29c      	uxth	r4, r3
 8000706:	485a      	ldr	r0, [pc, #360]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000708:	4613      	mov	r3, r2
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	4413      	add	r3, r2
 800070e:	00da      	lsls	r2, r3, #3
 8000710:	1ad2      	subs	r2, r2, r3
 8000712:	1853      	adds	r3, r2, r1
 8000714:	4622      	mov	r2, r4
 8000716:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 800071a:	e0b3      	b.n	8000884 <gdiBitBlt+0x5c4>
				case GDI_ROP_OR:
					screen[y][x>>4] |= pattern.halfword[1];
 800071c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000720:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000724:	111b      	asrs	r3, r3, #4
 8000726:	b21b      	sxth	r3, r3
 8000728:	4618      	mov	r0, r3
 800072a:	4951      	ldr	r1, [pc, #324]	@ (8000870 <gdiBitBlt+0x5b0>)
 800072c:	4613      	mov	r3, r2
 800072e:	005b      	lsls	r3, r3, #1
 8000730:	4413      	add	r3, r2
 8000732:	00da      	lsls	r2, r3, #3
 8000734:	1ad2      	subs	r2, r2, r3
 8000736:	1813      	adds	r3, r2, r0
 8000738:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800073c:	4b4e      	ldr	r3, [pc, #312]	@ (8000878 <gdiBitBlt+0x5b8>)
 800073e:	885b      	ldrh	r3, [r3, #2]
 8000740:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000744:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 8000748:	1100      	asrs	r0, r0, #4
 800074a:	b200      	sxth	r0, r0
 800074c:	4604      	mov	r4, r0
 800074e:	430b      	orrs	r3, r1
 8000750:	b298      	uxth	r0, r3
 8000752:	4947      	ldr	r1, [pc, #284]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000754:	4613      	mov	r3, r2
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	4413      	add	r3, r2
 800075a:	00da      	lsls	r2, r3, #3
 800075c:	1ad2      	subs	r2, r2, r3
 800075e:	1913      	adds	r3, r2, r4
 8000760:	4602      	mov	r2, r0
 8000762:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 8000766:	4b44      	ldr	r3, [pc, #272]	@ (8000878 <gdiBitBlt+0x5b8>)
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	2b00      	cmp	r3, #0
 800076c:	f000 808c 	beq.w	8000888 <gdiBitBlt+0x5c8>
						screen[y][(x>>4)+1] |= pattern.halfword[0];
 8000770:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000774:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000778:	111b      	asrs	r3, r3, #4
 800077a:	b21b      	sxth	r3, r3
 800077c:	1c59      	adds	r1, r3, #1
 800077e:	483c      	ldr	r0, [pc, #240]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	00da      	lsls	r2, r3, #3
 8000788:	1ad2      	subs	r2, r2, r3
 800078a:	1853      	adds	r3, r2, r1
 800078c:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8000790:	4b39      	ldr	r3, [pc, #228]	@ (8000878 <gdiBitBlt+0x5b8>)
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000798:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800079c:	1109      	asrs	r1, r1, #4
 800079e:	b209      	sxth	r1, r1
 80007a0:	3101      	adds	r1, #1
 80007a2:	4303      	orrs	r3, r0
 80007a4:	b29c      	uxth	r4, r3
 80007a6:	4832      	ldr	r0, [pc, #200]	@ (8000870 <gdiBitBlt+0x5b0>)
 80007a8:	4613      	mov	r3, r2
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	4413      	add	r3, r2
 80007ae:	00da      	lsls	r2, r3, #3
 80007b0:	1ad2      	subs	r2, r2, r3
 80007b2:	1853      	adds	r3, r2, r1
 80007b4:	4622      	mov	r2, r4
 80007b6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 80007ba:	e065      	b.n	8000888 <gdiBitBlt+0x5c8>
				case GDI_ROP_NAND:
					screen[y][x>>4] &= ~pattern.halfword[1];
 80007bc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80007c0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007c4:	111b      	asrs	r3, r3, #4
 80007c6:	b21b      	sxth	r3, r3
 80007c8:	4618      	mov	r0, r3
 80007ca:	4929      	ldr	r1, [pc, #164]	@ (8000870 <gdiBitBlt+0x5b0>)
 80007cc:	4613      	mov	r3, r2
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	4413      	add	r3, r2
 80007d2:	00da      	lsls	r2, r3, #3
 80007d4:	1ad2      	subs	r2, r2, r3
 80007d6:	1813      	adds	r3, r2, r0
 80007d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80007dc:	b21a      	sxth	r2, r3
 80007de:	4b26      	ldr	r3, [pc, #152]	@ (8000878 <gdiBitBlt+0x5b8>)
 80007e0:	885b      	ldrh	r3, [r3, #2]
 80007e2:	b21b      	sxth	r3, r3
 80007e4:	43db      	mvns	r3, r3
 80007e6:	b21b      	sxth	r3, r3
 80007e8:	4013      	ands	r3, r2
 80007ea:	b219      	sxth	r1, r3
 80007ec:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80007f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007f4:	111b      	asrs	r3, r3, #4
 80007f6:	b21b      	sxth	r3, r3
 80007f8:	461c      	mov	r4, r3
 80007fa:	b288      	uxth	r0, r1
 80007fc:	491c      	ldr	r1, [pc, #112]	@ (8000870 <gdiBitBlt+0x5b0>)
 80007fe:	4613      	mov	r3, r2
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	4413      	add	r3, r2
 8000804:	00da      	lsls	r2, r3, #3
 8000806:	1ad2      	subs	r2, r2, r3
 8000808:	1913      	adds	r3, r2, r4
 800080a:	4602      	mov	r2, r0
 800080c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 8000810:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <gdiBitBlt+0x5b8>)
 8000812:	881b      	ldrh	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d039      	beq.n	800088c <gdiBitBlt+0x5cc>
						screen[y][(x>>4)+1] &= ~pattern.halfword[0];
 8000818:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800081c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000820:	111b      	asrs	r3, r3, #4
 8000822:	b21b      	sxth	r3, r3
 8000824:	1c59      	adds	r1, r3, #1
 8000826:	4812      	ldr	r0, [pc, #72]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000828:	4613      	mov	r3, r2
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	4413      	add	r3, r2
 800082e:	00da      	lsls	r2, r3, #3
 8000830:	1ad2      	subs	r2, r2, r3
 8000832:	1853      	adds	r3, r2, r1
 8000834:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000838:	b21a      	sxth	r2, r3
 800083a:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <gdiBitBlt+0x5b8>)
 800083c:	881b      	ldrh	r3, [r3, #0]
 800083e:	b21b      	sxth	r3, r3
 8000840:	43db      	mvns	r3, r3
 8000842:	b21b      	sxth	r3, r3
 8000844:	4013      	ands	r3, r2
 8000846:	b218      	sxth	r0, r3
 8000848:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800084c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000850:	111b      	asrs	r3, r3, #4
 8000852:	b21b      	sxth	r3, r3
 8000854:	1c59      	adds	r1, r3, #1
 8000856:	b284      	uxth	r4, r0
 8000858:	4805      	ldr	r0, [pc, #20]	@ (8000870 <gdiBitBlt+0x5b0>)
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	00da      	lsls	r2, r3, #3
 8000862:	1ad2      	subs	r2, r2, r3
 8000864:	1853      	adds	r3, r2, r1
 8000866:	4622      	mov	r2, r4
 8000868:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 800086c:	e00e      	b.n	800088c <gdiBitBlt+0x5cc>
 800086e:	bf00      	nop
 8000870:	20000000 	.word	0x20000000
 8000874:	2000282c 	.word	0x2000282c
 8000878:	20002828 	.word	0x20002828
					break;
 800087c:	bf00      	nop
 800087e:	e006      	b.n	800088e <gdiBitBlt+0x5ce>
					break;
 8000880:	bf00      	nop
 8000882:	e004      	b.n	800088e <gdiBitBlt+0x5ce>
					break;
 8000884:	bf00      	nop
 8000886:	e002      	b.n	800088e <gdiBitBlt+0x5ce>
					break;
 8000888:	bf00      	nop
 800088a:	e000      	b.n	800088e <gdiBitBlt+0x5ce>
					break;
 800088c:	bf00      	nop
		for (todo = w; todo>0;) {
 800088e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000892:	2b00      	cmp	r3, #0
 8000894:	f73f ad3c 	bgt.w	8000310 <gdiBitBlt+0x50>
	for(;--h >= 0; y++) {
 8000898:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800089c:	b29b      	uxth	r3, r3
 800089e:	3301      	adds	r3, #1
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	813b      	strh	r3, [r7, #8]
 80008a4:	8c3b      	ldrh	r3, [r7, #32]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	843b      	strh	r3, [r7, #32]
 80008ac:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	f6bf ad2a 	bge.w	800030a <gdiBitBlt+0x4a>
			}
		}
	}
}
 80008b6:	bf00      	nop
 80008b8:	bf00      	nop
 80008ba:	3718      	adds	r7, #24
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc90      	pop	{r4, r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop

080008c4 <gdiDrawTextEx>:
		ptext		Pointer to text

	return			none
*/
void gdiDrawTextEx(int16_t x, int16_t y, char *ptext)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b086      	sub	sp, #24
 80008c8:	af02      	add	r7, sp, #8
 80008ca:	4603      	mov	r3, r0
 80008cc:	603a      	str	r2, [r7, #0]
 80008ce:	80fb      	strh	r3, [r7, #6]
 80008d0:	460b      	mov	r3, r1
 80008d2:	80bb      	strh	r3, [r7, #4]
	char		c;

	for (; (c = *ptext++) != 0; x += GDI_SYSFONT_WIDTH)
 80008d4:	e01a      	b.n	800090c <gdiDrawTextEx+0x48>
		if (c >= GDI_SYSFONT_OFFSET)
 80008d6:	7bfb      	ldrb	r3, [r7, #15]
 80008d8:	2b1f      	cmp	r3, #31
 80008da:	d913      	bls.n	8000904 <gdiDrawTextEx+0x40>
			gdiBitBlt(NULL, x, y, GDI_SYSFONT_WIDTH, GDI_SYSFONT_HEIGHT, (pBMP) gdiSystemFont[c-GDI_SYSFONT_OFFSET]);
 80008dc:	7bfb      	ldrb	r3, [r7, #15]
 80008de:	f1a3 0220 	sub.w	r2, r3, #32
 80008e2:	4613      	mov	r3, r2
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	4413      	add	r3, r2
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000928 <gdiDrawTextEx+0x64>)
 80008ec:	4413      	add	r3, r2
 80008ee:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80008f2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80008f6:	9301      	str	r3, [sp, #4]
 80008f8:	230a      	movs	r3, #10
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	2306      	movs	r3, #6
 80008fe:	2000      	movs	r0, #0
 8000900:	f7ff fcde 	bl	80002c0 <gdiBitBlt>
	for (; (c = *ptext++) != 0; x += GDI_SYSFONT_WIDTH)
 8000904:	88fb      	ldrh	r3, [r7, #6]
 8000906:	3306      	adds	r3, #6
 8000908:	b29b      	uxth	r3, r3
 800090a:	80fb      	strh	r3, [r7, #6]
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	1c5a      	adds	r2, r3, #1
 8000910:	603a      	str	r2, [r7, #0]
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	73fb      	strb	r3, [r7, #15]
 8000916:	7bfb      	ldrb	r3, [r7, #15]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d1dc      	bne.n	80008d6 <gdiDrawTextEx+0x12>
//	clip here if		if (x >= VID_PIXELS_X - GDI_SYSFONT_WIDTH)
		// else control character handling ...
}
 800091c:	bf00      	nop
 800091e:	bf00      	nop
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	080067e0 	.word	0x080067e0

0800092c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000930:	f000 fdf1 	bl	8001516 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000934:	f000 f840 	bl	80009b8 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000938:	f000 fa64 	bl	8000e04 <MX_GPIO_Init>
  MX_DMA_Init();
 800093c:	f000 fa20 	bl	8000d80 <MX_DMA_Init>
  MX_TIM2_Init();
 8000940:	f000 f8dc 	bl	8000afc <MX_TIM2_Init>
  MX_I2S2_Init();
 8000944:	f000 f8a0 	bl	8000a88 <MX_I2S2_Init>
  MX_TIM3_Init();
 8000948:	f000 f956 	bl	8000bf8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //do know if it is necessary


  HAL_TIM_Base_Start(&htim2); // start the timer for the video sync
 800094c:	4814      	ldr	r0, [pc, #80]	@ (80009a0 <main+0x74>)
 800094e:	f003 fb15 	bl	8003f7c <HAL_TIM_Base_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 8000952:	2100      	movs	r1, #0
 8000954:	4813      	ldr	r0, [pc, #76]	@ (80009a4 <main+0x78>)
 8000956:	f003 fbe3 	bl	8004120 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_2); // this the same
 800095a:	2104      	movs	r1, #4
 800095c:	4811      	ldr	r0, [pc, #68]	@ (80009a4 <main+0x78>)
 800095e:	f003 fbdf 	bl	8004120 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_3);
 8000962:	2108      	movs	r1, #8
 8000964:	480f      	ldr	r0, [pc, #60]	@ (80009a4 <main+0x78>)
 8000966:	f003 fbdb 	bl	8004120 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_4);
 800096a:	210c      	movs	r1, #12
 800096c:	480d      	ldr	r0, [pc, #52]	@ (80009a4 <main+0x78>)
 800096e:	f003 fbd7 	bl	8004120 <HAL_TIM_OC_Start>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4); // i am not sure if i need to start this PWM
 8000972:	210c      	movs	r1, #12
 8000974:	480a      	ldr	r0, [pc, #40]	@ (80009a0 <main+0x74>)
 8000976:	f003 fd47 	bl	8004408 <HAL_TIM_PWM_Start>
//                       TIM_CHANNEL_3,
//                       (uint32_t*)SyncTable,       // sync-pulse timing table
//                       VID_VSIZE);


  HAL_I2S_Transmit_DMA(&hi2s2, Vwhite, VID_HSIZE);
 800097a:	2220      	movs	r2, #32
 800097c:	490a      	ldr	r1, [pc, #40]	@ (80009a8 <main+0x7c>)
 800097e:	480b      	ldr	r0, [pc, #44]	@ (80009ac <main+0x80>)
 8000980:	f001 fc1e 	bl	80021c0 <HAL_I2S_Transmit_DMA>
//    hdma_spi2_tx.Instance->CCR |= DMA_CCR_CIRC;  // set circular bit
//    __HAL_DMA_ENABLE(&hdma_spi2_tx);
//
//    // Now the buffer will be replayed over and over at the I2S bitrate.
//}
  vidClearScreen();
 8000984:	f000 fd92 	bl	80014ac <vidClearScreen>
  gdiDrawTextEx(40, 40, "HELLO VIDEO");
 8000988:	4a09      	ldr	r2, [pc, #36]	@ (80009b0 <main+0x84>)
 800098a:	2128      	movs	r1, #40	@ 0x28
 800098c:	2028      	movs	r0, #40	@ 0x28
 800098e:	f7ff ff99 	bl	80008c4 <gdiDrawTextEx>

  // also i added a function for handleing
  srand(SysTick->VAL);
 8000992:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <main+0x88>)
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	4618      	mov	r0, r3
 8000998:	f004 ff44 	bl	8005824 <srand>
  //startDmaLoop();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <main+0x70>
 80009a0:	200028cc 	.word	0x200028cc
 80009a4:	20002918 	.word	0x20002918
 80009a8:	20002768 	.word	0x20002768
 80009ac:	20002830 	.word	0x20002830
 80009b0:	080067d4 	.word	0x080067d4
 80009b4:	e000e010 	.word	0xe000e010

080009b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b0a8      	sub	sp, #160	@ 0xa0
 80009bc:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef       RCC_OscInitStruct = {0};
 80009be:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80009c2:	2238      	movs	r2, #56	@ 0x38
 80009c4:	2100      	movs	r1, #0
 80009c6:	4618      	mov	r0, r3
 80009c8:	f005 f85f 	bl	8005a8a <memset>
    RCC_ClkInitTypeDef       RCC_ClkInitStruct = {0};
 80009cc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit    = {0};
 80009dc:	463b      	mov	r3, r7
 80009de:	2254      	movs	r2, #84	@ 0x54
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f005 f851 	bl	8005a8a <memset>

    /* Voltage scaling for max performance */
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009e8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009ec:	f001 fd00 	bl	80023f0 <HAL_PWREx_ControlVoltageScaling>

    /* 1) Enable HSE and configure PLL (HSE=8 MHz → SYSCLK=16 MHz) */
    RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSE;
 80009f0:	2301      	movs	r3, #1
 80009f2:	66bb      	str	r3, [r7, #104]	@ 0x68
    RCC_OscInitStruct.HSEState            = RCC_HSE_ON;
 80009f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 80009fa:	2302      	movs	r3, #2
 80009fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSE;
 8000a00:	2303      	movs	r3, #3
 8000a02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    RCC_OscInitStruct.PLL.PLLM            = 1;                // /1
 8000a06:	2301      	movs	r3, #1
 8000a08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    RCC_OscInitStruct.PLL.PLLN            = 2;                // ×2 → 16 MHz
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV7;    // unused
 8000a12:	2307      	movs	r3, #7
 8000a14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    RCC_OscInitStruct.PLL.PLLQ            = RCC_PLLQ_DIV2;    // USB if needed
 8000a18:	2302      	movs	r3, #2
 8000a1a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    RCC_OscInitStruct.PLL.PLLR            = RCC_PLLR_DIV2;    // SYSCLK = VCO/2 = 16 MHz
 8000a1e:	2302      	movs	r3, #2
 8000a20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000a24:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f001 fd95 	bl	8002558 <HAL_RCC_OscConfig>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <SystemClock_Config+0x80>
        Error_Handler();
 8000a34:	f000 fa0a 	bl	8000e4c <Error_Handler>
    }

    /* 2) Select PLL as SYSCLK source, AHB/APB @ no prescale */
    RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_SYSCLK
 8000a38:	230f      	movs	r3, #15
 8000a3a:	657b      	str	r3, [r7, #84]	@ 0x54
                                     | RCC_CLOCKTYPE_HCLK
                                     | RCC_CLOCKTYPE_PCLK1
                                     | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000a40:	2300      	movs	r3, #0
 8000a42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a44:	2300      	movs	r3, #0
 8000a46:	663b      	str	r3, [r7, #96]	@ 0x60
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000a4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a50:	2101      	movs	r1, #1
 8000a52:	4618      	mov	r0, r3
 8000a54:	f002 f892 	bl	8002b7c <HAL_RCC_ClockConfig>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <SystemClock_Config+0xaa>
        Error_Handler();
 8000a5e:	f000 f9f5 	bl	8000e4c <Error_Handler>
    }

    /* 3) Tell the I2S peripheral to take its clock from SYSCLK */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a66:	603b      	str	r3, [r7, #0]
    PeriphClkInit.I2sClockSelection    = RCC_I2SCLKSOURCE_SYSCLK;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000a6c:	463b      	mov	r3, r7
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f002 faa0 	bl	8002fb4 <HAL_RCCEx_PeriphCLKConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0xc6>
        Error_Handler();
 8000a7a:	f000 f9e7 	bl	8000e4c <Error_Handler>
    }
}
 8000a7e:	bf00      	nop
 8000a80:	37a0      	adds	r7, #160	@ 0xa0
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* … HAL setup as before … */
  hi2s2.Instance          = SPI2;
 8000a8c:	4b19      	ldr	r3, [pc, #100]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000a8e:	4a1a      	ldr	r2, [pc, #104]	@ (8000af8 <MX_I2S2_Init+0x70>)
 8000a90:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode         = I2S_MODE_MASTER_TX;
 8000a92:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000a94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a98:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard     = I2S_STANDARD_PHILIPS;
 8000a9a:	4b16      	ldr	r3, [pc, #88]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat   = I2S_DATAFORMAT_16B;
 8000aa0:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput   = I2S_MCLKOUTPUT_DISABLE;
 8000aa6:	4b13      	ldr	r3, [pc, #76]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq    = I2S_AUDIOFREQ_8K;     // dummy, we’ll override directly
 8000aac:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000aae:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000ab2:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL         = I2S_CPOL_HIGH;
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000ab6:	2208      	movs	r2, #8
 8000ab8:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000aba:	480e      	ldr	r0, [pc, #56]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000abc:	f001 faa0 	bl	8002000 <HAL_I2S_Init>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_I2S2_Init+0x42>
    Error_Handler();
 8000ac6:	f000 f9c1 	bl	8000e4c <Error_Handler>

  /* —————————————— OVERRIDE PRESCALER —————————————— */
  __HAL_I2S_DISABLE(&hi2s2);
 8000aca:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	69da      	ldr	r2, [r3, #28]
 8000ad0:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000ad8:	61da      	str	r2, [r3, #28]
  // On STM32G4, writing 1 to I2SPR gives I2SDIV=1, ODD=0, MCKOE=0
  SPI2->I2SPR = 1;
 8000ada:	4b07      	ldr	r3, [pc, #28]	@ (8000af8 <MX_I2S2_Init+0x70>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	621a      	str	r2, [r3, #32]
  __HAL_I2S_ENABLE(&hi2s2);
 8000ae0:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	69da      	ldr	r2, [r3, #28]
 8000ae6:	4b03      	ldr	r3, [pc, #12]	@ (8000af4 <MX_I2S2_Init+0x6c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000aee:	61da      	str	r2, [r3, #28]
}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20002830 	.word	0x20002830
 8000af8:	40003800 	.word	0x40003800

08000afc <MX_TIM2_Init>:
  * @param None
  * @retval None
  */

static void MX_TIM2_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08e      	sub	sp, #56	@ 0x38
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
  //TIM_SlaveConfigTypeDef sSlaveConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b10:	f107 031c 	add.w	r3, r7, #28
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b1c:	463b      	mov	r3, r7
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
 8000b28:	611a      	str	r2, [r3, #16]
 8000b2a:	615a      	str	r2, [r3, #20]
 8000b2c:	619a      	str	r2, [r3, #24]
  //htim2.Init.Prescaler         = VID_HSIZE/4 - 1;
  //htim2.Init.Period            = 2*VID_VSIZE - 1;
  //sConfigOC.Pulse      = VID_VSIZE - 1;

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b2e:	4b31      	ldr	r3, [pc, #196]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b30:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b34:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VID_HSIZE/4 - 1; // equal to
 8000b36:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b38:	2207      	movs	r2, #7
 8000b3a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2*VID_VSIZE - 1; // 2*
 8000b42:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b44:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8000b48:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b50:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE; // was DISABLE;
 8000b52:	4b28      	ldr	r3, [pc, #160]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b54:	2280      	movs	r2, #128	@ 0x80
 8000b56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b58:	4826      	ldr	r0, [pc, #152]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b5a:	f003 f9b7 	bl	8003ecc <HAL_TIM_Base_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000b64:	f000 f972 	bl	8000e4c <Error_Handler>
  }
  // chat told me to add - this is external then the ioc aoutumatics
  sClockSourceConfig.ClockSource    = TIM_CLOCKSOURCE_ETRMODE1;  // CHANGE it from INTERNAL to ETRMODE1
 8000b68:	2370      	movs	r3, #112	@ 0x70
 8000b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sClockSourceConfig.ClockPolarity  = TIM_CLOCKPOLARITY_NONINVERTED;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	633b      	str	r3, [r7, #48]	@ 0x30
  sClockSourceConfig.ClockFilter    = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	637b      	str	r3, [r7, #52]	@ 0x34


  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b78:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	481d      	ldr	r0, [pc, #116]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b80:	f003 fee2 	bl	8004948 <HAL_TIM_ConfigClockSource>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000b8a:	f000 f95f 	bl	8000e4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000b8e:	4819      	ldr	r0, [pc, #100]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000b90:	f003 fbd8 	bl	8004344 <HAL_TIM_PWM_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8000b9a:	f000 f957 	bl	8000e4c <Error_Handler>
//  sSlaveConfig.TriggerFilter = 0;
//  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
//  {
//    Error_Handler();
//  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000b9e:	2370      	movs	r3, #112	@ 0x70
 8000ba0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000ba2:	2380      	movs	r3, #128	@ 0x80
 8000ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ba6:	f107 031c 	add.w	r3, r7, #28
 8000baa:	4619      	mov	r1, r3
 8000bac:	4811      	ldr	r0, [pc, #68]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000bae:	f004 fda3 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_TIM2_Init+0xc0>
  {
    Error_Handler();
 8000bb8:	f000 f948 	bl	8000e4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bbc:	2360      	movs	r3, #96	@ 0x60
 8000bbe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = VID_VSIZE - 1;
 8000bc0:	f44f 731c 	mov.w	r3, #624	@ 0x270
 8000bc4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000bce:	463b      	mov	r3, r7
 8000bd0:	220c      	movs	r2, #12
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4807      	ldr	r0, [pc, #28]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000bd6:	f003 fda3 	bl	8004720 <HAL_TIM_PWM_ConfigChannel>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000be0:	f000 f934 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */


  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000be4:	4803      	ldr	r0, [pc, #12]	@ (8000bf4 <MX_TIM2_Init+0xf8>)
 8000be6:	f000 facb 	bl	8001180 <HAL_TIM_MspPostInit>

}
 8000bea:	bf00      	nop
 8000bec:	3738      	adds	r7, #56	@ 0x38
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	200028cc 	.word	0x200028cc

08000bf8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b094      	sub	sp, #80	@ 0x50
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bfe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c1c:	f107 0320 	add.w	r3, r7, #32
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]
 8000c34:	611a      	str	r2, [r3, #16]
 8000c36:	615a      	str	r2, [r3, #20]
 8000c38:	619a      	str	r2, [r3, #24]

  //FOR CHANNEL 2:
  //sConfigOC.Pulse = HSYNCCOUNTS;

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c3a:	4b4f      	ldr	r3, [pc, #316]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c3c:	4a4f      	ldr	r2, [pc, #316]	@ (8000d7c <MX_TIM3_Init+0x184>)
 8000c3e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000c40:	4b4d      	ldr	r3, [pc, #308]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c46:	4b4c      	ldr	r3, [pc, #304]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIMERCOUNTS - 1;
 8000c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c4e:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8000c52:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c54:	4b48      	ldr	r3, [pc, #288]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c5a:	4b47      	ldr	r3, [pc, #284]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c60:	4845      	ldr	r0, [pc, #276]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c62:	f003 f933 	bl	8003ecc <HAL_TIM_Base_Init>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000c6c:	f000 f8ee 	bl	8000e4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c74:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c76:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	483e      	ldr	r0, [pc, #248]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c7e:	f003 fe63 	bl	8004948 <HAL_TIM_ConfigClockSource>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000c88:	f000 f8e0 	bl	8000e4c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000c8c:	483a      	ldr	r0, [pc, #232]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c8e:	f003 f9e5 	bl	800405c <HAL_TIM_OC_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8000c98:	f000 f8d8 	bl	8000e4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c9c:	4836      	ldr	r0, [pc, #216]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000c9e:	f003 fb51 	bl	8004344 <HAL_TIM_PWM_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000ca8:	f000 f8d0 	bl	8000e4c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000cac:	2306      	movs	r3, #6
 8000cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000cb0:	2310      	movs	r3, #16
 8000cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000cb4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cb8:	4619      	mov	r1, r3
 8000cba:	482f      	ldr	r0, [pc, #188]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000cbc:	f003 ff5a 	bl	8004b74 <HAL_TIM_SlaveConfigSynchro>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8000cc6:	f000 f8c1 	bl	8000e4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000cd2:	f107 0320 	add.w	r3, r7, #32
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4827      	ldr	r0, [pc, #156]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000cda:	f004 fd0d 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8000ce4:	f000 f8b2 	bl	8000e4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000ce8:	2330      	movs	r3, #48	@ 0x30
 8000cea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = NO_TOG;
 8000cec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cf0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4619      	mov	r1, r3
 8000d00:	481d      	ldr	r0, [pc, #116]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000d02:	f003 fc93 	bl	800462c <HAL_TIM_OC_ConfigChannel>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8000d0c:	f000 f89e 	bl	8000e4c <Error_Handler>
  }
  // HSYNC on CH2:
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d10:	2360      	movs	r3, #96	@ 0x60
 8000d12:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = HSYNCCOUNTS;
 8000d14:	234b      	movs	r3, #75	@ 0x4b
 8000d16:	60bb      	str	r3, [r7, #8]
  //sConfigOC.OC2Preaload = TIM_AUTORELOAD_PRELOAD_ENABLE; // was ENABLE
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d18:	1d3b      	adds	r3, r7, #4
 8000d1a:	2204      	movs	r2, #4
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4816      	ldr	r0, [pc, #88]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000d20:	f003 fcfe 	bl	8004720 <HAL_TIM_PWM_ConfigChannel>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM3_Init+0x136>
  {
    Error_Handler();
 8000d2a:	f000 f88f 	bl	8000e4c <Error_Handler>
  }
  // Back-porch start on CH3:
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 208;
 8000d32:	23d0      	movs	r3, #208	@ 0xd0
 8000d34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	2208      	movs	r2, #8
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	480e      	ldr	r0, [pc, #56]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000d3e:	f003 fc75 	bl	800462c <HAL_TIM_OC_ConfigChannel>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_TIM3_Init+0x154>
  {
    Error_Handler();
 8000d48:	f000 f880 	bl	8000e4c <Error_Handler>
  }
  // Active-video off on CH4:
  sConfigOC.Pulse = 880;
 8000d4c:	f44f 735c 	mov.w	r3, #880	@ 0x370
 8000d50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d52:	1d3b      	adds	r3, r7, #4
 8000d54:	220c      	movs	r2, #12
 8000d56:	4619      	mov	r1, r3
 8000d58:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000d5a:	f003 fc67 	bl	800462c <HAL_TIM_OC_ConfigChannel>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM3_Init+0x170>
  {
    Error_Handler();
 8000d64:	f000 f872 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  //TIM_DMACmd(TIM3, TIM_DMA_CC1|TIM_DMA_CC3, ENABLE);
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000d68:	4803      	ldr	r0, [pc, #12]	@ (8000d78 <MX_TIM3_Init+0x180>)
 8000d6a:	f000 fa09 	bl	8001180 <HAL_TIM_MspPostInit>


}
 8000d6e:	bf00      	nop
 8000d70:	3750      	adds	r7, #80	@ 0x50
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	20002918 	.word	0x20002918
 8000d7c:	40000400 	.word	0x40000400

08000d80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d86:	4b1e      	ldr	r3, [pc, #120]	@ (8000e00 <MX_DMA_Init+0x80>)
 8000d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d8a:	4a1d      	ldr	r2, [pc, #116]	@ (8000e00 <MX_DMA_Init+0x80>)
 8000d8c:	f043 0304 	orr.w	r3, r3, #4
 8000d90:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d92:	4b1b      	ldr	r3, [pc, #108]	@ (8000e00 <MX_DMA_Init+0x80>)
 8000d94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d96:	f003 0304 	and.w	r3, r3, #4
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d9e:	4b18      	ldr	r3, [pc, #96]	@ (8000e00 <MX_DMA_Init+0x80>)
 8000da0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000da2:	4a17      	ldr	r2, [pc, #92]	@ (8000e00 <MX_DMA_Init+0x80>)
 8000da4:	f043 0301 	orr.w	r3, r3, #1
 8000da8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000daa:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <MX_DMA_Init+0x80>)
 8000dac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	603b      	str	r3, [r7, #0]
 8000db4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2100      	movs	r1, #0
 8000dba:	200c      	movs	r0, #12
 8000dbc:	f000 fcf7 	bl	80017ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000dc0:	200c      	movs	r0, #12
 8000dc2:	f000 fd0e 	bl	80017e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2100      	movs	r1, #0
 8000dca:	200d      	movs	r0, #13
 8000dcc:	f000 fcef 	bl	80017ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000dd0:	200d      	movs	r0, #13
 8000dd2:	f000 fd06 	bl	80017e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2100      	movs	r1, #0
 8000dda:	200f      	movs	r0, #15
 8000ddc:	f000 fce7 	bl	80017ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000de0:	200f      	movs	r0, #15
 8000de2:	f000 fcfe 	bl	80017e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	2010      	movs	r0, #16
 8000dec:	f000 fcdf 	bl	80017ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000df0:	2010      	movs	r0, #16
 8000df2:	f000 fcf6 	bl	80017e2 <HAL_NVIC_EnableIRQ>

}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40021000 	.word	0x40021000

08000e04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <MX_GPIO_Init+0x44>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000e48 <MX_GPIO_Init+0x44>)
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e16:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <MX_GPIO_Init+0x44>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e22:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <MX_GPIO_Init+0x44>)
 8000e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e26:	4a08      	ldr	r2, [pc, #32]	@ (8000e48 <MX_GPIO_Init+0x44>)
 8000e28:	f043 0302 	orr.w	r3, r3, #2
 8000e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e2e:	4b06      	ldr	r3, [pc, #24]	@ (8000e48 <MX_GPIO_Init+0x44>)
 8000e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e32:	f003 0302 	and.w	r3, r3, #2
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	40021000 	.word	0x40021000

08000e4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e50:	b672      	cpsid	i
}
 8000e52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <Error_Handler+0x8>

08000e58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <HAL_MspInit+0x44>)
 8000e60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e62:	4a0e      	ldr	r2, [pc, #56]	@ (8000e9c <HAL_MspInit+0x44>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e9c <HAL_MspInit+0x44>)
 8000e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	4b09      	ldr	r3, [pc, #36]	@ (8000e9c <HAL_MspInit+0x44>)
 8000e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e7a:	4a08      	ldr	r2, [pc, #32]	@ (8000e9c <HAL_MspInit+0x44>)
 8000e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e82:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <HAL_MspInit+0x44>)
 8000e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e8a:	603b      	str	r3, [r7, #0]
 8000e8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000e8e:	f001 fb53 	bl	8002538 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40021000 	.word	0x40021000

08000ea0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b09e      	sub	sp, #120	@ 0x78
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eb8:	f107 0310 	add.w	r3, r7, #16
 8000ebc:	2254      	movs	r2, #84	@ 0x54
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f004 fde2 	bl	8005a8a <memset>
  if(hi2s->Instance==SPI2)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a35      	ldr	r2, [pc, #212]	@ (8000fa0 <HAL_I2S_MspInit+0x100>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d163      	bne.n	8000f98 <HAL_I2S_MspInit+0xf8>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ed0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ed4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2sClockSelection = RCC_I2SCLKSOURCE_SYSCLK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eda:	f107 0310 	add.w	r3, r7, #16
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f002 f868 	bl	8002fb4 <HAL_RCCEx_PeriphCLKConfig>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <HAL_I2S_MspInit+0x4e>
    {
      Error_Handler();
 8000eea:	f7ff ffaf 	bl	8000e4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000eee:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa4 <HAL_I2S_MspInit+0x104>)
 8000ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ef2:	4a2c      	ldr	r2, [pc, #176]	@ (8000fa4 <HAL_I2S_MspInit+0x104>)
 8000ef4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ef8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000efa:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa4 <HAL_I2S_MspInit+0x104>)
 8000efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000efe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f06:	4b27      	ldr	r3, [pc, #156]	@ (8000fa4 <HAL_I2S_MspInit+0x104>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0a:	4a26      	ldr	r2, [pc, #152]	@ (8000fa4 <HAL_I2S_MspInit+0x104>)
 8000f0c:	f043 0302 	orr.w	r3, r3, #2
 8000f10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f12:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <HAL_I2S_MspInit+0x104>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000f1e:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000f22:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f24:	2302      	movs	r3, #2
 8000f26:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f30:	2305      	movs	r3, #5
 8000f32:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f34:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f38:	4619      	mov	r1, r3
 8000f3a:	481b      	ldr	r0, [pc, #108]	@ (8000fa8 <HAL_I2S_MspInit+0x108>)
 8000f3c:	f000 fede 	bl	8001cfc <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8000f40:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f42:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb0 <HAL_I2S_MspInit+0x110>)
 8000f44:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000f46:	4b19      	ldr	r3, [pc, #100]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f48:	220d      	movs	r2, #13
 8000f4a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f4c:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f4e:	2210      	movs	r2, #16
 8000f50:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f52:	4b16      	ldr	r3, [pc, #88]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f58:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f5a:	2280      	movs	r2, #128	@ 0x80
 8000f5c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f5e:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f64:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f68:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f6c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f70:	2220      	movs	r2, #32
 8000f72:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000f74:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f76:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000f7c:	480b      	ldr	r0, [pc, #44]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f7e:	f000 fc4b 	bl	8001818 <HAL_DMA_Init>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <HAL_I2S_MspInit+0xec>
    {
      Error_Handler();
 8000f88:	f7ff ff60 	bl	8000e4c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4a07      	ldr	r2, [pc, #28]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f90:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f92:	4a06      	ldr	r2, [pc, #24]	@ (8000fac <HAL_I2S_MspInit+0x10c>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000f98:	bf00      	nop
 8000f9a:	3778      	adds	r7, #120	@ 0x78
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40003800 	.word	0x40003800
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	48000400 	.word	0x48000400
 8000fac:	2000286c 	.word	0x2000286c
 8000fb0:	40020058 	.word	0x40020058

08000fb4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	@ 0x28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fd4:	d129      	bne.n	800102a <HAL_TIM_Base_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fd6:	4b62      	ldr	r3, [pc, #392]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 8000fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fda:	4a61      	ldr	r2, [pc, #388]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fe2:	4b5f      	ldr	r3, [pc, #380]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 8000fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	4b5c      	ldr	r3, [pc, #368]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff2:	4a5b      	ldr	r2, [pc, #364]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffa:	4b59      	ldr	r3, [pc, #356]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001006:	2301      	movs	r3, #1
 8001008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM2;
 8001016:	230e      	movs	r3, #14
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	4619      	mov	r1, r3
 8001020:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001024:	f000 fe6a 	bl	8001cfc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001028:	e095      	b.n	8001156 <HAL_TIM_Base_MspInit+0x1a2>
  else if(htim_base->Instance==TIM3)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a4d      	ldr	r2, [pc, #308]	@ (8001164 <HAL_TIM_Base_MspInit+0x1b0>)
 8001030:	4293      	cmp	r3, r2
 8001032:	f040 8090 	bne.w	8001156 <HAL_TIM_Base_MspInit+0x1a2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001036:	4b4a      	ldr	r3, [pc, #296]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 8001038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103a:	4a49      	ldr	r2, [pc, #292]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 800103c:	f043 0302 	orr.w	r3, r3, #2
 8001040:	6593      	str	r3, [r2, #88]	@ 0x58
 8001042:	4b47      	ldr	r3, [pc, #284]	@ (8001160 <HAL_TIM_Base_MspInit+0x1ac>)
 8001044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001046:	f003 0302 	and.w	r3, r3, #2
 800104a:	60bb      	str	r3, [r7, #8]
 800104c:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1.Instance = DMA1_Channel6;
 800104e:	4b46      	ldr	r3, [pc, #280]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 8001050:	4a46      	ldr	r2, [pc, #280]	@ (800116c <HAL_TIM_Base_MspInit+0x1b8>)
 8001052:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8001054:	4b44      	ldr	r3, [pc, #272]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 8001056:	223d      	movs	r2, #61	@ 0x3d
 8001058:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800105a:	4b43      	ldr	r3, [pc, #268]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 800105c:	2210      	movs	r2, #16
 800105e:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001060:	4b41      	ldr	r3, [pc, #260]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001066:	4b40      	ldr	r3, [pc, #256]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 8001068:	2280      	movs	r2, #128	@ 0x80
 800106a:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800106c:	4b3e      	ldr	r3, [pc, #248]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 800106e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001072:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001074:	4b3c      	ldr	r3, [pc, #240]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 8001076:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800107a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_CIRCULAR;
 800107c:	4b3a      	ldr	r3, [pc, #232]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 800107e:	2220      	movs	r2, #32
 8001080:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001082:	4b39      	ldr	r3, [pc, #228]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 8001084:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001088:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 800108a:	4837      	ldr	r0, [pc, #220]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 800108c:	f000 fbc4 	bl	8001818 <HAL_DMA_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <HAL_TIM_Base_MspInit+0xe6>
      Error_Handler();
 8001096:	f7ff fed9 	bl	8000e4c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a32      	ldr	r2, [pc, #200]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 800109e:	625a      	str	r2, [r3, #36]	@ 0x24
 80010a0:	4a31      	ldr	r2, [pc, #196]	@ (8001168 <HAL_TIM_Base_MspInit+0x1b4>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 80010a6:	4b32      	ldr	r3, [pc, #200]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010a8:	4a32      	ldr	r2, [pc, #200]	@ (8001174 <HAL_TIM_Base_MspInit+0x1c0>)
 80010aa:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Request = DMA_REQUEST_TIM3_CH3;
 80010ac:	4b30      	ldr	r3, [pc, #192]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010ae:	223f      	movs	r2, #63	@ 0x3f
 80010b0:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010b4:	2210      	movs	r2, #16
 80010b6:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80010b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80010be:	4b2c      	ldr	r3, [pc, #176]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010c0:	2280      	movs	r2, #128	@ 0x80
 80010c2:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010ca:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010cc:	4b28      	ldr	r3, [pc, #160]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010d2:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 80010d4:	4b26      	ldr	r3, [pc, #152]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010d6:	2220      	movs	r2, #32
 80010d8:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 80010da:	4b25      	ldr	r3, [pc, #148]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 80010e2:	4823      	ldr	r0, [pc, #140]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010e4:	f000 fb98 	bl	8001818 <HAL_DMA_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <HAL_TIM_Base_MspInit+0x13e>
      Error_Handler();
 80010ee:	f7ff fead 	bl	8000e4c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80010f8:	4a1d      	ldr	r2, [pc, #116]	@ (8001170 <HAL_TIM_Base_MspInit+0x1bc>)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_tim3_ch4.Instance = DMA1_Channel3;
 80010fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 8001100:	4a1e      	ldr	r2, [pc, #120]	@ (800117c <HAL_TIM_Base_MspInit+0x1c8>)
 8001102:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4.Init.Request = DMA_REQUEST_TIM3_CH4;
 8001104:	4b1c      	ldr	r3, [pc, #112]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 8001106:	2240      	movs	r2, #64	@ 0x40
 8001108:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800110a:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 800110c:	2210      	movs	r2, #16
 800110e:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001116:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 8001118:	2280      	movs	r2, #128	@ 0x80
 800111a:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800111c:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 800111e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001122:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001124:	4b14      	ldr	r3, [pc, #80]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 8001126:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800112a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4.Init.Mode = DMA_CIRCULAR;
 800112c:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 800112e:	2220      	movs	r2, #32
 8001130:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001132:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 8001134:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001138:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch4) != HAL_OK)
 800113a:	480f      	ldr	r0, [pc, #60]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 800113c:	f000 fb6c 	bl	8001818 <HAL_DMA_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <HAL_TIM_Base_MspInit+0x196>
      Error_Handler();
 8001146:	f7ff fe81 	bl	8000e4c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a0a      	ldr	r2, [pc, #40]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 800114e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001150:	4a09      	ldr	r2, [pc, #36]	@ (8001178 <HAL_TIM_Base_MspInit+0x1c4>)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8001156:	bf00      	nop
 8001158:	3728      	adds	r7, #40	@ 0x28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40021000 	.word	0x40021000
 8001164:	40000400 	.word	0x40000400
 8001168:	20002964 	.word	0x20002964
 800116c:	4002006c 	.word	0x4002006c
 8001170:	200029c4 	.word	0x200029c4
 8001174:	4002001c 	.word	0x4002001c
 8001178:	20002a24 	.word	0x20002a24
 800117c:	40020030 	.word	0x40020030

08001180 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08a      	sub	sp, #40	@ 0x28
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001188:	f107 0314 	add.w	r3, r7, #20
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011a0:	d11d      	bne.n	80011de <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a2:	4b22      	ldr	r3, [pc, #136]	@ (800122c <HAL_TIM_MspPostInit+0xac>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	4a21      	ldr	r2, [pc, #132]	@ (800122c <HAL_TIM_MspPostInit+0xac>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ae:	4b1f      	ldr	r3, [pc, #124]	@ (800122c <HAL_TIM_MspPostInit+0xac>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011ba:	2308      	movs	r3, #8
 80011bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c6:	2300      	movs	r3, #0
 80011c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011ca:	2301      	movs	r3, #1
 80011cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d8:	f000 fd90 	bl	8001cfc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80011dc:	e021      	b.n	8001222 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM3)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a13      	ldr	r2, [pc, #76]	@ (8001230 <HAL_TIM_MspPostInit+0xb0>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d11c      	bne.n	8001222 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e8:	4b10      	ldr	r3, [pc, #64]	@ (800122c <HAL_TIM_MspPostInit+0xac>)
 80011ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ec:	4a0f      	ldr	r2, [pc, #60]	@ (800122c <HAL_TIM_MspPostInit+0xac>)
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011f4:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <HAL_TIM_MspPostInit+0xac>)
 80011f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001200:	2350      	movs	r3, #80	@ 0x50
 8001202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	2302      	movs	r3, #2
 8001206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001210:	2302      	movs	r3, #2
 8001212:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4619      	mov	r1, r3
 800121a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121e:	f000 fd6d 	bl	8001cfc <HAL_GPIO_Init>
}
 8001222:	bf00      	nop
 8001224:	3728      	adds	r7, #40	@ 0x28
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000
 8001230:	40000400 	.word	0x40000400

08001234 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001238:	bf00      	nop
 800123a:	e7fd      	b.n	8001238 <NMI_Handler+0x4>

0800123c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <HardFault_Handler+0x4>

08001244 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <MemManage_Handler+0x4>

0800124c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <BusFault_Handler+0x4>

08001254 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <UsageFault_Handler+0x4>

0800125c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800126a:	b480      	push	{r7}
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800128c:	f000 f996 	bl	80015bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if (TimingDelay) {
 8001290:	4b05      	ldr	r3, [pc, #20]	@ (80012a8 <SysTick_Handler+0x20>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d004      	beq.n	80012a2 <SysTick_Handler+0x1a>
    TimingDelay--;
 8001298:	4b03      	ldr	r3, [pc, #12]	@ (80012a8 <SysTick_Handler+0x20>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	3b01      	subs	r3, #1
 800129e:	4a02      	ldr	r2, [pc, #8]	@ (80012a8 <SysTick_Handler+0x20>)
 80012a0:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20002a84 	.word	0x20002a84

080012ac <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <DMA1_Channel2_IRQHandler+0x10>)
 80012b2:	f000 fbd4 	bl	8001a5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200029c4 	.word	0x200029c4

080012c0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4);
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <DMA1_Channel3_IRQHandler+0x10>)
 80012c6:	f000 fbca 	bl	8001a5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20002a24 	.word	0x20002a24

080012d4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80012d8:	4802      	ldr	r0, [pc, #8]	@ (80012e4 <DMA1_Channel5_IRQHandler+0x10>)
 80012da:	f000 fbc0 	bl	8001a5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	2000286c 	.word	0x2000286c

080012e8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 80012ec:	4802      	ldr	r0, [pc, #8]	@ (80012f8 <DMA1_Channel6_IRQHandler+0x10>)
 80012ee:	f000 fbb6 	bl	8001a5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20002964 	.word	0x20002964

080012fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return 1;
 8001300:	2301      	movs	r3, #1
}
 8001302:	4618      	mov	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <_kill>:

int _kill(int pid, int sig)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001316:	f004 fc07 	bl	8005b28 <__errno>
 800131a:	4603      	mov	r3, r0
 800131c:	2216      	movs	r2, #22
 800131e:	601a      	str	r2, [r3, #0]
  return -1;
 8001320:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <_exit>:

void _exit (int status)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001334:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ffe7 	bl	800130c <_kill>
  while (1) {}    /* Make sure we hang here */
 800133e:	bf00      	nop
 8001340:	e7fd      	b.n	800133e <_exit+0x12>

08001342 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b086      	sub	sp, #24
 8001346:	af00      	add	r7, sp, #0
 8001348:	60f8      	str	r0, [r7, #12]
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134e:	2300      	movs	r3, #0
 8001350:	617b      	str	r3, [r7, #20]
 8001352:	e00a      	b.n	800136a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001354:	f3af 8000 	nop.w
 8001358:	4601      	mov	r1, r0
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	1c5a      	adds	r2, r3, #1
 800135e:	60ba      	str	r2, [r7, #8]
 8001360:	b2ca      	uxtb	r2, r1
 8001362:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	3301      	adds	r3, #1
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	697a      	ldr	r2, [r7, #20]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	429a      	cmp	r2, r3
 8001370:	dbf0      	blt.n	8001354 <_read+0x12>
  }

  return len;
 8001372:	687b      	ldr	r3, [r7, #4]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3718      	adds	r7, #24
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001388:	2300      	movs	r3, #0
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	e009      	b.n	80013a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	1c5a      	adds	r2, r3, #1
 8001392:	60ba      	str	r2, [r7, #8]
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3301      	adds	r3, #1
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	dbf1      	blt.n	800138e <_write+0x12>
  }
  return len;
 80013aa:	687b      	ldr	r3, [r7, #4]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <_close>:

int _close(int file)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013dc:	605a      	str	r2, [r3, #4]
  return 0;
 80013de:	2300      	movs	r3, #0
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <_isatty>:

int _isatty(int file)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013f4:	2301      	movs	r3, #1
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001402:	b480      	push	{r7}
 8001404:	b085      	sub	sp, #20
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001424:	4a14      	ldr	r2, [pc, #80]	@ (8001478 <_sbrk+0x5c>)
 8001426:	4b15      	ldr	r3, [pc, #84]	@ (800147c <_sbrk+0x60>)
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d102      	bne.n	800143e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001438:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <_sbrk+0x64>)
 800143a:	4a12      	ldr	r2, [pc, #72]	@ (8001484 <_sbrk+0x68>)
 800143c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800143e:	4b10      	ldr	r3, [pc, #64]	@ (8001480 <_sbrk+0x64>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	429a      	cmp	r2, r3
 800144a:	d207      	bcs.n	800145c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800144c:	f004 fb6c 	bl	8005b28 <__errno>
 8001450:	4603      	mov	r3, r0
 8001452:	220c      	movs	r2, #12
 8001454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001456:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800145a:	e009      	b.n	8001470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800145c:	4b08      	ldr	r3, [pc, #32]	@ (8001480 <_sbrk+0x64>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001462:	4b07      	ldr	r3, [pc, #28]	@ (8001480 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	4a05      	ldr	r2, [pc, #20]	@ (8001480 <_sbrk+0x64>)
 800146c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800146e:	68fb      	ldr	r3, [r7, #12]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20020000 	.word	0x20020000
 800147c:	00000400 	.word	0x00000400
 8001480:	20002a88 	.word	0x20002a88
 8001484:	20002be0 	.word	0x20002be0

08001488 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800148c:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <SystemInit+0x20>)
 800148e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001492:	4a05      	ldr	r2, [pc, #20]	@ (80014a8 <SystemInit+0x20>)
 8001494:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001498:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <vidClearScreen>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void vidClearScreen(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	{
		fb[line]				[0] = 0b1111111111111110;
		fb[line]  [XFERS_PERLINE-1] = 0b1111111111111110;
	}
#else
	memset(screen,0xFF,sizeof(screen));
 80014b0:	f242 7260 	movw	r2, #10080	@ 0x2760
 80014b4:	21ff      	movs	r1, #255	@ 0xff
 80014b6:	4802      	ldr	r0, [pc, #8]	@ (80014c0 <vidClearScreen+0x14>)
 80014b8:	f004 fae7 	bl	8005a8a <memset>
#endif

}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000000 	.word	0x20000000

080014c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80014c4:	480d      	ldr	r0, [pc, #52]	@ (80014fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80014c6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014c8:	f7ff ffde 	bl	8001488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014cc:	480c      	ldr	r0, [pc, #48]	@ (8001500 <LoopForever+0x6>)
  ldr r1, =_edata
 80014ce:	490d      	ldr	r1, [pc, #52]	@ (8001504 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001508 <LoopForever+0xe>)
  movs r3, #0
 80014d2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80014d4:	e002      	b.n	80014dc <LoopCopyDataInit>

080014d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014da:	3304      	adds	r3, #4

080014dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e0:	d3f9      	bcc.n	80014d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014e2:	4a0a      	ldr	r2, [pc, #40]	@ (800150c <LoopForever+0x12>)
  ldr r4, =_ebss
 80014e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001510 <LoopForever+0x16>)
  movs r3, #0
 80014e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e8:	e001      	b.n	80014ee <LoopFillZerobss>

080014ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ec:	3204      	adds	r2, #4

080014ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f0:	d3fb      	bcc.n	80014ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014f2:	f004 fb1f 	bl	8005b34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014f6:	f7ff fa19 	bl	800092c <main>

080014fa <LoopForever>:

LoopForever:
    b LoopForever
 80014fa:	e7fe      	b.n	80014fa <LoopForever>
  ldr   r0, =_estack
 80014fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001500:	20002760 	.word	0x20002760
  ldr r1, =_edata
 8001504:	2000280c 	.word	0x2000280c
  ldr r2, =_sidata
 8001508:	08006cc8 	.word	0x08006cc8
  ldr r2, =_sbss
 800150c:	2000280c 	.word	0x2000280c
  ldr r4, =_ebss
 8001510:	20002bdc 	.word	0x20002bdc

08001514 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001514:	e7fe      	b.n	8001514 <ADC1_2_IRQHandler>

08001516 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b082      	sub	sp, #8
 800151a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800151c:	2300      	movs	r3, #0
 800151e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001520:	2003      	movs	r0, #3
 8001522:	f000 f939 	bl	8001798 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001526:	200f      	movs	r0, #15
 8001528:	f000 f80e 	bl	8001548 <HAL_InitTick>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d002      	beq.n	8001538 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	71fb      	strb	r3, [r7, #7]
 8001536:	e001      	b.n	800153c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001538:	f7ff fc8e 	bl	8000e58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800153c:	79fb      	ldrb	r3, [r7, #7]

}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001554:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <HAL_InitTick+0x68>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d022      	beq.n	80015a2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800155c:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <HAL_InitTick+0x6c>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <HAL_InitTick+0x68>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001568:	fbb1 f3f3 	udiv	r3, r1, r3
 800156c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001570:	4618      	mov	r0, r3
 8001572:	f000 f944 	bl	80017fe <HAL_SYSTICK_Config>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d10f      	bne.n	800159c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2b0f      	cmp	r3, #15
 8001580:	d809      	bhi.n	8001596 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001582:	2200      	movs	r2, #0
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800158a:	f000 f910 	bl	80017ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800158e:	4a0a      	ldr	r2, [pc, #40]	@ (80015b8 <HAL_InitTick+0x70>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6013      	str	r3, [r2, #0]
 8001594:	e007      	b.n	80015a6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	73fb      	strb	r3, [r7, #15]
 800159a:	e004      	b.n	80015a6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	73fb      	strb	r3, [r7, #15]
 80015a0:	e001      	b.n	80015a6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	200027ac 	.word	0x200027ac
 80015b4:	20002764 	.word	0x20002764
 80015b8:	200027a8 	.word	0x200027a8

080015bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015c0:	4b05      	ldr	r3, [pc, #20]	@ (80015d8 <HAL_IncTick+0x1c>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4b05      	ldr	r3, [pc, #20]	@ (80015dc <HAL_IncTick+0x20>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4413      	add	r3, r2
 80015ca:	4a03      	ldr	r2, [pc, #12]	@ (80015d8 <HAL_IncTick+0x1c>)
 80015cc:	6013      	str	r3, [r2, #0]
}
 80015ce:	bf00      	nop
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	20002a8c 	.word	0x20002a8c
 80015dc:	200027ac 	.word	0x200027ac

080015e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return uwTick;
 80015e4:	4b03      	ldr	r3, [pc, #12]	@ (80015f4 <HAL_GetTick+0x14>)
 80015e6:	681b      	ldr	r3, [r3, #0]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	20002a8c 	.word	0x20002a8c

080015f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <__NVIC_SetPriorityGrouping+0x44>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001614:	4013      	ands	r3, r2
 8001616:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001620:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800162a:	4a04      	ldr	r2, [pc, #16]	@ (800163c <__NVIC_SetPriorityGrouping+0x44>)
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	60d3      	str	r3, [r2, #12]
}
 8001630:	bf00      	nop
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001644:	4b04      	ldr	r3, [pc, #16]	@ (8001658 <__NVIC_GetPriorityGrouping+0x18>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	0a1b      	lsrs	r3, r3, #8
 800164a:	f003 0307 	and.w	r3, r3, #7
}
 800164e:	4618      	mov	r0, r3
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166a:	2b00      	cmp	r3, #0
 800166c:	db0b      	blt.n	8001686 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	f003 021f 	and.w	r2, r3, #31
 8001674:	4907      	ldr	r1, [pc, #28]	@ (8001694 <__NVIC_EnableIRQ+0x38>)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	095b      	lsrs	r3, r3, #5
 800167c:	2001      	movs	r0, #1
 800167e:	fa00 f202 	lsl.w	r2, r0, r2
 8001682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000e100 	.word	0xe000e100

08001698 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	6039      	str	r1, [r7, #0]
 80016a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	db0a      	blt.n	80016c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	490c      	ldr	r1, [pc, #48]	@ (80016e4 <__NVIC_SetPriority+0x4c>)
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	0112      	lsls	r2, r2, #4
 80016b8:	b2d2      	uxtb	r2, r2
 80016ba:	440b      	add	r3, r1
 80016bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016c0:	e00a      	b.n	80016d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4908      	ldr	r1, [pc, #32]	@ (80016e8 <__NVIC_SetPriority+0x50>)
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	f003 030f 	and.w	r3, r3, #15
 80016ce:	3b04      	subs	r3, #4
 80016d0:	0112      	lsls	r2, r2, #4
 80016d2:	b2d2      	uxtb	r2, r2
 80016d4:	440b      	add	r3, r1
 80016d6:	761a      	strb	r2, [r3, #24]
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	e000e100 	.word	0xe000e100
 80016e8:	e000ed00 	.word	0xe000ed00

080016ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b089      	sub	sp, #36	@ 0x24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	f1c3 0307 	rsb	r3, r3, #7
 8001706:	2b04      	cmp	r3, #4
 8001708:	bf28      	it	cs
 800170a:	2304      	movcs	r3, #4
 800170c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3304      	adds	r3, #4
 8001712:	2b06      	cmp	r3, #6
 8001714:	d902      	bls.n	800171c <NVIC_EncodePriority+0x30>
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	3b03      	subs	r3, #3
 800171a:	e000      	b.n	800171e <NVIC_EncodePriority+0x32>
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001720:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	fa02 f303 	lsl.w	r3, r2, r3
 800172a:	43da      	mvns	r2, r3
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	401a      	ands	r2, r3
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001734:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	fa01 f303 	lsl.w	r3, r1, r3
 800173e:	43d9      	mvns	r1, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001744:	4313      	orrs	r3, r2
         );
}
 8001746:	4618      	mov	r0, r3
 8001748:	3724      	adds	r7, #36	@ 0x24
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
	...

08001754 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3b01      	subs	r3, #1
 8001760:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001764:	d301      	bcc.n	800176a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001766:	2301      	movs	r3, #1
 8001768:	e00f      	b.n	800178a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800176a:	4a0a      	ldr	r2, [pc, #40]	@ (8001794 <SysTick_Config+0x40>)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3b01      	subs	r3, #1
 8001770:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001772:	210f      	movs	r1, #15
 8001774:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001778:	f7ff ff8e 	bl	8001698 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800177c:	4b05      	ldr	r3, [pc, #20]	@ (8001794 <SysTick_Config+0x40>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001782:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <SysTick_Config+0x40>)
 8001784:	2207      	movs	r2, #7
 8001786:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	e000e010 	.word	0xe000e010

08001798 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff ff29 	bl	80015f8 <__NVIC_SetPriorityGrouping>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b086      	sub	sp, #24
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	60b9      	str	r1, [r7, #8]
 80017b8:	607a      	str	r2, [r7, #4]
 80017ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017bc:	f7ff ff40 	bl	8001640 <__NVIC_GetPriorityGrouping>
 80017c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	68b9      	ldr	r1, [r7, #8]
 80017c6:	6978      	ldr	r0, [r7, #20]
 80017c8:	f7ff ff90 	bl	80016ec <NVIC_EncodePriority>
 80017cc:	4602      	mov	r2, r0
 80017ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d2:	4611      	mov	r1, r2
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff5f 	bl	8001698 <__NVIC_SetPriority>
}
 80017da:	bf00      	nop
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	4603      	mov	r3, r0
 80017ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ff33 	bl	800165c <__NVIC_EnableIRQ>
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff ffa4 	bl	8001754 <SysTick_Config>
 800180c:	4603      	mov	r3, r0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e08d      	b.n	8001946 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	461a      	mov	r2, r3
 8001830:	4b47      	ldr	r3, [pc, #284]	@ (8001950 <HAL_DMA_Init+0x138>)
 8001832:	429a      	cmp	r2, r3
 8001834:	d80f      	bhi.n	8001856 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	461a      	mov	r2, r3
 800183c:	4b45      	ldr	r3, [pc, #276]	@ (8001954 <HAL_DMA_Init+0x13c>)
 800183e:	4413      	add	r3, r2
 8001840:	4a45      	ldr	r2, [pc, #276]	@ (8001958 <HAL_DMA_Init+0x140>)
 8001842:	fba2 2303 	umull	r2, r3, r2, r3
 8001846:	091b      	lsrs	r3, r3, #4
 8001848:	009a      	lsls	r2, r3, #2
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a42      	ldr	r2, [pc, #264]	@ (800195c <HAL_DMA_Init+0x144>)
 8001852:	641a      	str	r2, [r3, #64]	@ 0x40
 8001854:	e00e      	b.n	8001874 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	461a      	mov	r2, r3
 800185c:	4b40      	ldr	r3, [pc, #256]	@ (8001960 <HAL_DMA_Init+0x148>)
 800185e:	4413      	add	r3, r2
 8001860:	4a3d      	ldr	r2, [pc, #244]	@ (8001958 <HAL_DMA_Init+0x140>)
 8001862:	fba2 2303 	umull	r2, r3, r2, r3
 8001866:	091b      	lsrs	r3, r3, #4
 8001868:	009a      	lsls	r2, r3, #2
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a3c      	ldr	r2, [pc, #240]	@ (8001964 <HAL_DMA_Init+0x14c>)
 8001872:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2202      	movs	r2, #2
 8001878:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800188a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800188e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001898:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a1b      	ldr	r3, [r3, #32]
 80018b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 f9b6 	bl	8001c38 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80018d4:	d102      	bne.n	80018dc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018e4:	b2d2      	uxtb	r2, r2
 80018e6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80018f0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d010      	beq.n	800191c <HAL_DMA_Init+0x104>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b04      	cmp	r3, #4
 8001900:	d80c      	bhi.n	800191c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 f9d6 	bl	8001cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	e008      	b.n	800192e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40020407 	.word	0x40020407
 8001954:	bffdfff8 	.word	0xbffdfff8
 8001958:	cccccccd 	.word	0xcccccccd
 800195c:	40020000 	.word	0x40020000
 8001960:	bffdfbf8 	.word	0xbffdfbf8
 8001964:	40020400 	.word	0x40020400

08001968 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
 8001974:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001976:	2300      	movs	r3, #0
 8001978:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001980:	2b01      	cmp	r3, #1
 8001982:	d101      	bne.n	8001988 <HAL_DMA_Start_IT+0x20>
 8001984:	2302      	movs	r3, #2
 8001986:	e066      	b.n	8001a56 <HAL_DMA_Start_IT+0xee>
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2b01      	cmp	r3, #1
 800199a:	d155      	bne.n	8001a48 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2202      	movs	r2, #2
 80019a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2200      	movs	r2, #0
 80019a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 0201 	bic.w	r2, r2, #1
 80019b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	68b9      	ldr	r1, [r7, #8]
 80019c0:	68f8      	ldr	r0, [r7, #12]
 80019c2:	f000 f8fb 	bl	8001bbc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d008      	beq.n	80019e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f042 020e 	orr.w	r2, r2, #14
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	e00f      	b.n	8001a00 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0204 	bic.w	r2, r2, #4
 80019ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 020a 	orr.w	r2, r2, #10
 80019fe:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d007      	beq.n	8001a1e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a1c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d007      	beq.n	8001a36 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a34:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f042 0201 	orr.w	r2, r2, #1
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	e005      	b.n	8001a54 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a50:	2302      	movs	r3, #2
 8001a52:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001a54:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b084      	sub	sp, #16
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7a:	f003 031f 	and.w	r3, r3, #31
 8001a7e:	2204      	movs	r2, #4
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	4013      	ands	r3, r2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d026      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0x7a>
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d021      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0320 	and.w	r3, r3, #32
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d107      	bne.n	8001ab2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f022 0204 	bic.w	r2, r2, #4
 8001ab0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f003 021f 	and.w	r2, r3, #31
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abe:	2104      	movs	r1, #4
 8001ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d071      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001ad6:	e06c      	b.n	8001bb2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001adc:	f003 031f 	and.w	r3, r3, #31
 8001ae0:	2202      	movs	r2, #2
 8001ae2:	409a      	lsls	r2, r3
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d02e      	beq.n	8001b4a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d029      	beq.n	8001b4a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0320 	and.w	r3, r3, #32
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d10b      	bne.n	8001b1c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f022 020a 	bic.w	r2, r2, #10
 8001b12:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b20:	f003 021f 	and.w	r2, r3, #31
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b28:	2102      	movs	r1, #2
 8001b2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d038      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001b48:	e033      	b.n	8001bb2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4e:	f003 031f 	and.w	r3, r3, #31
 8001b52:	2208      	movs	r2, #8
 8001b54:	409a      	lsls	r2, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d02a      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	f003 0308 	and.w	r3, r3, #8
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d025      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f022 020e 	bic.w	r2, r2, #14
 8001b76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7c:	f003 021f 	and.w	r2, r3, #31
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b84:	2101      	movs	r1, #1
 8001b86:	fa01 f202 	lsl.w	r2, r1, r2
 8001b8a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2201      	movs	r2, #1
 8001b96:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d004      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001bb2:	bf00      	nop
 8001bb4:	bf00      	nop
}
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
 8001bc8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001bd2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d004      	beq.n	8001be6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001be4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bea:	f003 021f 	and.w	r2, r3, #31
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	2b10      	cmp	r3, #16
 8001c08:	d108      	bne.n	8001c1c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c1a:	e007      	b.n	8001c2c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	68ba      	ldr	r2, [r7, #8]
 8001c22:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	60da      	str	r2, [r3, #12]
}
 8001c2c:	bf00      	nop
 8001c2e:	3714      	adds	r7, #20
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b087      	sub	sp, #28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	461a      	mov	r2, r3
 8001c46:	4b16      	ldr	r3, [pc, #88]	@ (8001ca0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d802      	bhi.n	8001c52 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001c4c:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001c4e:	617b      	str	r3, [r7, #20]
 8001c50:	e001      	b.n	8001c56 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001c52:	4b15      	ldr	r3, [pc, #84]	@ (8001ca8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001c54:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	3b08      	subs	r3, #8
 8001c62:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001c64:	fba2 2303 	umull	r2, r3, r2, r3
 8001c68:	091b      	lsrs	r3, r3, #4
 8001c6a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c70:	089b      	lsrs	r3, r3, #2
 8001c72:	009a      	lsls	r2, r3, #2
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4413      	add	r3, r2
 8001c78:	461a      	mov	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a0b      	ldr	r2, [pc, #44]	@ (8001cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001c82:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 031f 	and.w	r3, r3, #31
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	409a      	lsls	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001c92:	bf00      	nop
 8001c94:	371c      	adds	r7, #28
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40020407 	.word	0x40020407
 8001ca4:	40020800 	.word	0x40020800
 8001ca8:	40020820 	.word	0x40020820
 8001cac:	cccccccd 	.word	0xcccccccd
 8001cb0:	40020880 	.word	0x40020880

08001cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001cc8:	4413      	add	r3, r2
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	461a      	mov	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a08      	ldr	r2, [pc, #32]	@ (8001cf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001cd6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	f003 031f 	and.w	r3, r3, #31
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	409a      	lsls	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001ce8:	bf00      	nop
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	1000823f 	.word	0x1000823f
 8001cf8:	40020940 	.word	0x40020940

08001cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b087      	sub	sp, #28
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d0a:	e15a      	b.n	8001fc2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2101      	movs	r1, #1
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	fa01 f303 	lsl.w	r3, r1, r3
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f000 814c 	beq.w	8001fbc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 0303 	and.w	r3, r3, #3
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d005      	beq.n	8001d3c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d130      	bne.n	8001d9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	2203      	movs	r2, #3
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4013      	ands	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	68da      	ldr	r2, [r3, #12]
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d72:	2201      	movs	r2, #1
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	f003 0201 	and.w	r2, r3, #1
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	d017      	beq.n	8001dda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	2203      	movs	r2, #3
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d123      	bne.n	8001e2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	08da      	lsrs	r2, r3, #3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	3208      	adds	r2, #8
 8001dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001df2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	220f      	movs	r2, #15
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	691a      	ldr	r2, [r3, #16]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	08da      	lsrs	r2, r3, #3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3208      	adds	r2, #8
 8001e28:	6939      	ldr	r1, [r7, #16]
 8001e2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	2203      	movs	r2, #3
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 0203 	and.w	r2, r3, #3
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f000 80a6 	beq.w	8001fbc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e70:	4b5b      	ldr	r3, [pc, #364]	@ (8001fe0 <HAL_GPIO_Init+0x2e4>)
 8001e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e74:	4a5a      	ldr	r2, [pc, #360]	@ (8001fe0 <HAL_GPIO_Init+0x2e4>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e7c:	4b58      	ldr	r3, [pc, #352]	@ (8001fe0 <HAL_GPIO_Init+0x2e4>)
 8001e7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	60bb      	str	r3, [r7, #8]
 8001e86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e88:	4a56      	ldr	r2, [pc, #344]	@ (8001fe4 <HAL_GPIO_Init+0x2e8>)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	089b      	lsrs	r3, r3, #2
 8001e8e:	3302      	adds	r3, #2
 8001e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	f003 0303 	and.w	r3, r3, #3
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	220f      	movs	r2, #15
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001eb2:	d01f      	beq.n	8001ef4 <HAL_GPIO_Init+0x1f8>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a4c      	ldr	r2, [pc, #304]	@ (8001fe8 <HAL_GPIO_Init+0x2ec>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d019      	beq.n	8001ef0 <HAL_GPIO_Init+0x1f4>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a4b      	ldr	r2, [pc, #300]	@ (8001fec <HAL_GPIO_Init+0x2f0>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d013      	beq.n	8001eec <HAL_GPIO_Init+0x1f0>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a4a      	ldr	r2, [pc, #296]	@ (8001ff0 <HAL_GPIO_Init+0x2f4>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d00d      	beq.n	8001ee8 <HAL_GPIO_Init+0x1ec>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4a49      	ldr	r2, [pc, #292]	@ (8001ff4 <HAL_GPIO_Init+0x2f8>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d007      	beq.n	8001ee4 <HAL_GPIO_Init+0x1e8>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a48      	ldr	r2, [pc, #288]	@ (8001ff8 <HAL_GPIO_Init+0x2fc>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d101      	bne.n	8001ee0 <HAL_GPIO_Init+0x1e4>
 8001edc:	2305      	movs	r3, #5
 8001ede:	e00a      	b.n	8001ef6 <HAL_GPIO_Init+0x1fa>
 8001ee0:	2306      	movs	r3, #6
 8001ee2:	e008      	b.n	8001ef6 <HAL_GPIO_Init+0x1fa>
 8001ee4:	2304      	movs	r3, #4
 8001ee6:	e006      	b.n	8001ef6 <HAL_GPIO_Init+0x1fa>
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e004      	b.n	8001ef6 <HAL_GPIO_Init+0x1fa>
 8001eec:	2302      	movs	r3, #2
 8001eee:	e002      	b.n	8001ef6 <HAL_GPIO_Init+0x1fa>
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e000      	b.n	8001ef6 <HAL_GPIO_Init+0x1fa>
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	f002 0203 	and.w	r2, r2, #3
 8001efc:	0092      	lsls	r2, r2, #2
 8001efe:	4093      	lsls	r3, r2
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f06:	4937      	ldr	r1, [pc, #220]	@ (8001fe4 <HAL_GPIO_Init+0x2e8>)
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	089b      	lsrs	r3, r3, #2
 8001f0c:	3302      	adds	r3, #2
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f14:	4b39      	ldr	r3, [pc, #228]	@ (8001ffc <HAL_GPIO_Init+0x300>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d003      	beq.n	8001f38 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f38:	4a30      	ldr	r2, [pc, #192]	@ (8001ffc <HAL_GPIO_Init+0x300>)
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001ffc <HAL_GPIO_Init+0x300>)
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f62:	4a26      	ldr	r2, [pc, #152]	@ (8001ffc <HAL_GPIO_Init+0x300>)
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001f68:	4b24      	ldr	r3, [pc, #144]	@ (8001ffc <HAL_GPIO_Init+0x300>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	4013      	ands	r3, r2
 8001f76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8001ffc <HAL_GPIO_Init+0x300>)
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f92:	4b1a      	ldr	r3, [pc, #104]	@ (8001ffc <HAL_GPIO_Init+0x300>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fb6:	4a11      	ldr	r2, [pc, #68]	@ (8001ffc <HAL_GPIO_Init+0x300>)
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f47f ae9d 	bne.w	8001d0c <HAL_GPIO_Init+0x10>
  }
}
 8001fd2:	bf00      	nop
 8001fd4:	bf00      	nop
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40010000 	.word	0x40010000
 8001fe8:	48000400 	.word	0x48000400
 8001fec:	48000800 	.word	0x48000800
 8001ff0:	48000c00 	.word	0x48000c00
 8001ff4:	48001000 	.word	0x48001000
 8001ff8:	48001400 	.word	0x48001400
 8001ffc:	40010400 	.word	0x40010400

08002000 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d101      	bne.n	8002012 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e0d0      	b.n	80021b4 <HAL_I2S_Init+0x1b4>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	d106      	bne.n	800202c <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7fe ff3a 	bl	8000ea0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002042:	f023 030f 	bic.w	r3, r3, #15
 8002046:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2202      	movs	r2, #2
 800204e:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	2b02      	cmp	r3, #2
 8002056:	d061      	beq.n	800211c <HAL_I2S_Init+0x11c>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d102      	bne.n	8002066 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002060:	2310      	movs	r3, #16
 8002062:	617b      	str	r3, [r7, #20]
 8002064:	e001      	b.n	800206a <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002066:	2320      	movs	r3, #32
 8002068:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b20      	cmp	r3, #32
 8002070:	d802      	bhi.n	8002078 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002078:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800207c:	f001 f9e8 	bl	8003450 <HAL_RCCEx_GetPeriphCLKFreq>
 8002080:	60f8      	str	r0, [r7, #12]

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800208a:	d125      	bne.n	80020d8 <HAL_I2S_Init+0xd8>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d010      	beq.n	80020b6 <HAL_I2S_Init+0xb6>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	fbb2 f2f3 	udiv	r2, r2, r3
 800209e:	4613      	mov	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4413      	add	r3, r2
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	461a      	mov	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	695b      	ldr	r3, [r3, #20]
 80020ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b0:	3305      	adds	r3, #5
 80020b2:	613b      	str	r3, [r7, #16]
 80020b4:	e01f      	b.n	80020f6 <HAL_I2S_Init+0xf6>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	00db      	lsls	r3, r3, #3
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	461a      	mov	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d2:	3305      	adds	r3, #5
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	e00e      	b.n	80020f6 <HAL_I2S_Init+0xf6>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80020e0:	4613      	mov	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	4413      	add	r3, r2
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	461a      	mov	r2, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f2:	3305      	adds	r3, #5
 80020f4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	4a30      	ldr	r2, [pc, #192]	@ (80021bc <HAL_I2S_Init+0x1bc>)
 80020fa:	fba2 2303 	umull	r2, r3, r2, r3
 80020fe:	08db      	lsrs	r3, r3, #3
 8002100:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	085b      	lsrs	r3, r3, #1
 8002112:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	021b      	lsls	r3, r3, #8
 8002118:	61bb      	str	r3, [r7, #24]
 800211a:	e003      	b.n	8002124 <HAL_I2S_Init+0x124>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800211c:	2302      	movs	r3, #2
 800211e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d902      	bls.n	8002130 <HAL_I2S_Init+0x130>
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	2bff      	cmp	r3, #255	@ 0xff
 800212e:	d907      	bls.n	8002140 <HAL_I2S_Init+0x140>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002134:	f043 0210 	orr.w	r2, r3, #16
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e039      	b.n	80021b4 <HAL_I2S_Init+0x1b4>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	691a      	ldr	r2, [r3, #16]
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	ea42 0103 	orr.w	r1, r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	69fa      	ldr	r2, [r7, #28]
 8002150:	430a      	orrs	r2, r1
 8002152:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800215e:	f023 030f 	bic.w	r3, r3, #15
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6851      	ldr	r1, [r2, #4]
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	6892      	ldr	r2, [r2, #8]
 800216a:	4311      	orrs	r1, r2
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	68d2      	ldr	r2, [r2, #12]
 8002170:	4311      	orrs	r1, r2
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6992      	ldr	r2, [r2, #24]
 8002176:	430a      	orrs	r2, r1
 8002178:	431a      	orrs	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002182:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2b30      	cmp	r3, #48	@ 0x30
 800218a:	d003      	beq.n	8002194 <HAL_I2S_Init+0x194>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	2bb0      	cmp	r3, #176	@ 0xb0
 8002192:	d107      	bne.n	80021a4 <HAL_I2S_Init+0x1a4>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	69da      	ldr	r2, [r3, #28]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80021a2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3720      	adds	r7, #32
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	cccccccd 	.word	0xcccccccd

080021c0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	4613      	mov	r3, r2
 80021cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <HAL_I2S_Transmit_DMA+0x1a>
 80021d4:	88fb      	ldrh	r3, [r7, #6]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e08a      	b.n	80022f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d001      	beq.n	80021ee <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80021ea:	2302      	movs	r3, #2
 80021ec:	e082      	b.n	80022f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d101      	bne.n	80021fe <HAL_I2S_Transmit_DMA+0x3e>
 80021fa:	2302      	movs	r3, #2
 80021fc:	e07a      	b.n	80022f4 <HAL_I2S_Transmit_DMA+0x134>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2201      	movs	r2, #1
 8002202:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2203      	movs	r2, #3
 800220a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->pTxBuffPtr = pData;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	69db      	ldr	r3, [r3, #28]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	2b03      	cmp	r3, #3
 800222a:	d002      	beq.n	8002232 <HAL_I2S_Transmit_DMA+0x72>
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	2b05      	cmp	r3, #5
 8002230:	d10a      	bne.n	8002248 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8002232:	88fb      	ldrh	r3, [r7, #6]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	b29a      	uxth	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	b29a      	uxth	r2, r3
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	845a      	strh	r2, [r3, #34]	@ 0x22
 8002246:	e005      	b.n	8002254 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	88fa      	ldrh	r2, [r7, #6]
 800224c:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	88fa      	ldrh	r2, [r7, #6]
 8002252:	845a      	strh	r2, [r3, #34]	@ 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002258:	4a28      	ldr	r2, [pc, #160]	@ (80022fc <HAL_I2S_Transmit_DMA+0x13c>)
 800225a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002260:	4a27      	ldr	r2, [pc, #156]	@ (8002300 <HAL_I2S_Transmit_DMA+0x140>)
 8002262:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002268:	4a26      	ldr	r2, [pc, #152]	@ (8002304 <HAL_I2S_Transmit_DMA+0x144>)
 800226a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002274:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800227c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	8c1b      	ldrh	r3, [r3, #32]
 8002282:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002284:	f7ff fb70 	bl	8001968 <HAL_DMA_Start_IT>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d00f      	beq.n	80022ae <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002292:	f043 0208 	orr.w	r2, r3, #8
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	639a      	str	r2, [r3, #56]	@ 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2201      	movs	r2, #1
 800229e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    __HAL_UNLOCK(hi2s);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e022      	b.n	80022f4 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d107      	bne.n	80022d4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	685a      	ldr	r2, [r3, #4]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f042 0202 	orr.w	r2, r2, #2
 80022d2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d107      	bne.n	80022f2 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	69da      	ldr	r2, [r3, #28]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80022f0:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	08002387 	.word	0x08002387
 8002300:	08002345 	.word	0x08002345
 8002304:	080023a3 	.word	0x080023a3

08002308 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002350:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10e      	bne.n	8002378 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0202 	bic.w	r2, r2, #2
 8002368:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	845a      	strh	r2, [r3, #34]	@ 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f7ff ffcf 	bl	800231c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800237e:	bf00      	nop
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b084      	sub	sp, #16
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002392:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f7ff ffb7 	bl	8002308 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800239a:	bf00      	nop
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b084      	sub	sp, #16
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ae:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0203 	bic.w	r2, r2, #3
 80023be:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	845a      	strh	r2, [r3, #34]	@ 0x22
  hi2s->RxXferCount = 0U;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d8:	f043 0208 	orr.w	r2, r3, #8
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f7ff ffa5 	bl	8002330 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80023e6:	bf00      	nop
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
	...

080023f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d141      	bne.n	8002482 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023fe:	4b4b      	ldr	r3, [pc, #300]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002406:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800240a:	d131      	bne.n	8002470 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800240c:	4b47      	ldr	r3, [pc, #284]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800240e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002412:	4a46      	ldr	r2, [pc, #280]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002414:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002418:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800241c:	4b43      	ldr	r3, [pc, #268]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002424:	4a41      	ldr	r2, [pc, #260]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002426:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800242a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800242c:	4b40      	ldr	r3, [pc, #256]	@ (8002530 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2232      	movs	r2, #50	@ 0x32
 8002432:	fb02 f303 	mul.w	r3, r2, r3
 8002436:	4a3f      	ldr	r2, [pc, #252]	@ (8002534 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002438:	fba2 2303 	umull	r2, r3, r2, r3
 800243c:	0c9b      	lsrs	r3, r3, #18
 800243e:	3301      	adds	r3, #1
 8002440:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002442:	e002      	b.n	800244a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	3b01      	subs	r3, #1
 8002448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800244a:	4b38      	ldr	r3, [pc, #224]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002456:	d102      	bne.n	800245e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f2      	bne.n	8002444 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800245e:	4b33      	ldr	r3, [pc, #204]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800246a:	d158      	bne.n	800251e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e057      	b.n	8002520 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002470:	4b2e      	ldr	r3, [pc, #184]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002476:	4a2d      	ldr	r2, [pc, #180]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002478:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800247c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002480:	e04d      	b.n	800251e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002488:	d141      	bne.n	800250e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800248a:	4b28      	ldr	r3, [pc, #160]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002492:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002496:	d131      	bne.n	80024fc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002498:	4b24      	ldr	r3, [pc, #144]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800249a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800249e:	4a23      	ldr	r2, [pc, #140]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024a8:	4b20      	ldr	r3, [pc, #128]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024b0:	4a1e      	ldr	r2, [pc, #120]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80024b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002530 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2232      	movs	r2, #50	@ 0x32
 80024be:	fb02 f303 	mul.w	r3, r2, r3
 80024c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002534 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80024c4:	fba2 2303 	umull	r2, r3, r2, r3
 80024c8:	0c9b      	lsrs	r3, r3, #18
 80024ca:	3301      	adds	r3, #1
 80024cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024ce:	e002      	b.n	80024d6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024d6:	4b15      	ldr	r3, [pc, #84]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024e2:	d102      	bne.n	80024ea <HAL_PWREx_ControlVoltageScaling+0xfa>
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f2      	bne.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024ea:	4b10      	ldr	r3, [pc, #64]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024f6:	d112      	bne.n	800251e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e011      	b.n	8002520 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024fc:	4b0b      	ldr	r3, [pc, #44]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002502:	4a0a      	ldr	r2, [pc, #40]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002508:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800250c:	e007      	b.n	800251e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800250e:	4b07      	ldr	r3, [pc, #28]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002516:	4a05      	ldr	r2, [pc, #20]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002518:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800251c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	40007000 	.word	0x40007000
 8002530:	20002764 	.word	0x20002764
 8002534:	431bde83 	.word	0x431bde83

08002538 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800253c:	4b05      	ldr	r3, [pc, #20]	@ (8002554 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	4a04      	ldr	r2, [pc, #16]	@ (8002554 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002542:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002546:	6093      	str	r3, [r2, #8]
}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40007000 	.word	0x40007000

08002558 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b088      	sub	sp, #32
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e2fe      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d075      	beq.n	8002662 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002576:	4b97      	ldr	r3, [pc, #604]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002580:	4b94      	ldr	r3, [pc, #592]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f003 0303 	and.w	r3, r3, #3
 8002588:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	2b0c      	cmp	r3, #12
 800258e:	d102      	bne.n	8002596 <HAL_RCC_OscConfig+0x3e>
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b03      	cmp	r3, #3
 8002594:	d002      	beq.n	800259c <HAL_RCC_OscConfig+0x44>
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	2b08      	cmp	r3, #8
 800259a:	d10b      	bne.n	80025b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800259c:	4b8d      	ldr	r3, [pc, #564]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d05b      	beq.n	8002660 <HAL_RCC_OscConfig+0x108>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d157      	bne.n	8002660 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e2d9      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025bc:	d106      	bne.n	80025cc <HAL_RCC_OscConfig+0x74>
 80025be:	4b85      	ldr	r3, [pc, #532]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a84      	ldr	r2, [pc, #528]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	e01d      	b.n	8002608 <HAL_RCC_OscConfig+0xb0>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025d4:	d10c      	bne.n	80025f0 <HAL_RCC_OscConfig+0x98>
 80025d6:	4b7f      	ldr	r3, [pc, #508]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a7e      	ldr	r2, [pc, #504]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025e0:	6013      	str	r3, [r2, #0]
 80025e2:	4b7c      	ldr	r3, [pc, #496]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a7b      	ldr	r2, [pc, #492]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025ec:	6013      	str	r3, [r2, #0]
 80025ee:	e00b      	b.n	8002608 <HAL_RCC_OscConfig+0xb0>
 80025f0:	4b78      	ldr	r3, [pc, #480]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a77      	ldr	r2, [pc, #476]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025fa:	6013      	str	r3, [r2, #0]
 80025fc:	4b75      	ldr	r3, [pc, #468]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a74      	ldr	r2, [pc, #464]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002602:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002606:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d013      	beq.n	8002638 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002610:	f7fe ffe6 	bl	80015e0 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002618:	f7fe ffe2 	bl	80015e0 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b64      	cmp	r3, #100	@ 0x64
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e29e      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800262a:	4b6a      	ldr	r3, [pc, #424]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0f0      	beq.n	8002618 <HAL_RCC_OscConfig+0xc0>
 8002636:	e014      	b.n	8002662 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002638:	f7fe ffd2 	bl	80015e0 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002640:	f7fe ffce 	bl	80015e0 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b64      	cmp	r3, #100	@ 0x64
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e28a      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002652:	4b60      	ldr	r3, [pc, #384]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1f0      	bne.n	8002640 <HAL_RCC_OscConfig+0xe8>
 800265e:	e000      	b.n	8002662 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002660:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d075      	beq.n	800275a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800266e:	4b59      	ldr	r3, [pc, #356]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 030c 	and.w	r3, r3, #12
 8002676:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002678:	4b56      	ldr	r3, [pc, #344]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	2b0c      	cmp	r3, #12
 8002686:	d102      	bne.n	800268e <HAL_RCC_OscConfig+0x136>
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	2b02      	cmp	r3, #2
 800268c:	d002      	beq.n	8002694 <HAL_RCC_OscConfig+0x13c>
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	2b04      	cmp	r3, #4
 8002692:	d11f      	bne.n	80026d4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002694:	4b4f      	ldr	r3, [pc, #316]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_RCC_OscConfig+0x154>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e25d      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ac:	4b49      	ldr	r3, [pc, #292]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	061b      	lsls	r3, r3, #24
 80026ba:	4946      	ldr	r1, [pc, #280]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026c0:	4b45      	ldr	r3, [pc, #276]	@ (80027d8 <HAL_RCC_OscConfig+0x280>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe ff3f 	bl	8001548 <HAL_InitTick>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d043      	beq.n	8002758 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e249      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d023      	beq.n	8002724 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026dc:	4b3d      	ldr	r3, [pc, #244]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a3c      	ldr	r2, [pc, #240]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80026e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e8:	f7fe ff7a 	bl	80015e0 <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f0:	f7fe ff76 	bl	80015e0 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e232      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002702:	4b34      	ldr	r3, [pc, #208]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800270a:	2b00      	cmp	r3, #0
 800270c:	d0f0      	beq.n	80026f0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270e:	4b31      	ldr	r3, [pc, #196]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	061b      	lsls	r3, r3, #24
 800271c:	492d      	ldr	r1, [pc, #180]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 800271e:	4313      	orrs	r3, r2
 8002720:	604b      	str	r3, [r1, #4]
 8002722:	e01a      	b.n	800275a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002724:	4b2b      	ldr	r3, [pc, #172]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a2a      	ldr	r2, [pc, #168]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 800272a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800272e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002730:	f7fe ff56 	bl	80015e0 <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002738:	f7fe ff52 	bl	80015e0 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e20e      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800274a:	4b22      	ldr	r3, [pc, #136]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1f0      	bne.n	8002738 <HAL_RCC_OscConfig+0x1e0>
 8002756:	e000      	b.n	800275a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002758:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0308 	and.w	r3, r3, #8
 8002762:	2b00      	cmp	r3, #0
 8002764:	d041      	beq.n	80027ea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d01c      	beq.n	80027a8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800276e:	4b19      	ldr	r3, [pc, #100]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002770:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002774:	4a17      	ldr	r2, [pc, #92]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 8002776:	f043 0301 	orr.w	r3, r3, #1
 800277a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277e:	f7fe ff2f 	bl	80015e0 <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002784:	e008      	b.n	8002798 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002786:	f7fe ff2b 	bl	80015e0 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e1e7      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002798:	4b0e      	ldr	r3, [pc, #56]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 800279a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0ef      	beq.n	8002786 <HAL_RCC_OscConfig+0x22e>
 80027a6:	e020      	b.n	80027ea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027a8:	4b0a      	ldr	r3, [pc, #40]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80027aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ae:	4a09      	ldr	r2, [pc, #36]	@ (80027d4 <HAL_RCC_OscConfig+0x27c>)
 80027b0:	f023 0301 	bic.w	r3, r3, #1
 80027b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b8:	f7fe ff12 	bl	80015e0 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027be:	e00d      	b.n	80027dc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c0:	f7fe ff0e 	bl	80015e0 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d906      	bls.n	80027dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e1ca      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
 80027d8:	200027a8 	.word	0x200027a8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027dc:	4b8c      	ldr	r3, [pc, #560]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80027de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1ea      	bne.n	80027c0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0304 	and.w	r3, r3, #4
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 80a6 	beq.w	8002944 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027f8:	2300      	movs	r3, #0
 80027fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027fc:	4b84      	ldr	r3, [pc, #528]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80027fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002800:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <HAL_RCC_OscConfig+0x2b4>
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <HAL_RCC_OscConfig+0x2b6>
 800280c:	2300      	movs	r3, #0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00d      	beq.n	800282e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	4b7f      	ldr	r3, [pc, #508]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002816:	4a7e      	ldr	r2, [pc, #504]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800281c:	6593      	str	r3, [r2, #88]	@ 0x58
 800281e:	4b7c      	ldr	r3, [pc, #496]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800282a:	2301      	movs	r3, #1
 800282c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800282e:	4b79      	ldr	r3, [pc, #484]	@ (8002a14 <HAL_RCC_OscConfig+0x4bc>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002836:	2b00      	cmp	r3, #0
 8002838:	d118      	bne.n	800286c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800283a:	4b76      	ldr	r3, [pc, #472]	@ (8002a14 <HAL_RCC_OscConfig+0x4bc>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a75      	ldr	r2, [pc, #468]	@ (8002a14 <HAL_RCC_OscConfig+0x4bc>)
 8002840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002844:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002846:	f7fe fecb 	bl	80015e0 <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800284c:	e008      	b.n	8002860 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800284e:	f7fe fec7 	bl	80015e0 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e183      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002860:	4b6c      	ldr	r3, [pc, #432]	@ (8002a14 <HAL_RCC_OscConfig+0x4bc>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0f0      	beq.n	800284e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d108      	bne.n	8002886 <HAL_RCC_OscConfig+0x32e>
 8002874:	4b66      	ldr	r3, [pc, #408]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287a:	4a65      	ldr	r2, [pc, #404]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002884:	e024      	b.n	80028d0 <HAL_RCC_OscConfig+0x378>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b05      	cmp	r3, #5
 800288c:	d110      	bne.n	80028b0 <HAL_RCC_OscConfig+0x358>
 800288e:	4b60      	ldr	r3, [pc, #384]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002894:	4a5e      	ldr	r2, [pc, #376]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002896:	f043 0304 	orr.w	r3, r3, #4
 800289a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800289e:	4b5c      	ldr	r3, [pc, #368]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80028a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a4:	4a5a      	ldr	r2, [pc, #360]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028ae:	e00f      	b.n	80028d0 <HAL_RCC_OscConfig+0x378>
 80028b0:	4b57      	ldr	r3, [pc, #348]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80028b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b6:	4a56      	ldr	r2, [pc, #344]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80028b8:	f023 0301 	bic.w	r3, r3, #1
 80028bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028c0:	4b53      	ldr	r3, [pc, #332]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80028c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c6:	4a52      	ldr	r2, [pc, #328]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80028c8:	f023 0304 	bic.w	r3, r3, #4
 80028cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d016      	beq.n	8002906 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d8:	f7fe fe82 	bl	80015e0 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028de:	e00a      	b.n	80028f6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e0:	f7fe fe7e 	bl	80015e0 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e138      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028f6:	4b46      	ldr	r3, [pc, #280]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80028f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d0ed      	beq.n	80028e0 <HAL_RCC_OscConfig+0x388>
 8002904:	e015      	b.n	8002932 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002906:	f7fe fe6b 	bl	80015e0 <HAL_GetTick>
 800290a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800290c:	e00a      	b.n	8002924 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290e:	f7fe fe67 	bl	80015e0 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291c:	4293      	cmp	r3, r2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e121      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002924:	4b3a      	ldr	r3, [pc, #232]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1ed      	bne.n	800290e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002932:	7ffb      	ldrb	r3, [r7, #31]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d105      	bne.n	8002944 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002938:	4b35      	ldr	r3, [pc, #212]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 800293a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293c:	4a34      	ldr	r2, [pc, #208]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 800293e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002942:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0320 	and.w	r3, r3, #32
 800294c:	2b00      	cmp	r3, #0
 800294e:	d03c      	beq.n	80029ca <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d01c      	beq.n	8002992 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002958:	4b2d      	ldr	r3, [pc, #180]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 800295a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800295e:	4a2c      	ldr	r2, [pc, #176]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002968:	f7fe fe3a 	bl	80015e0 <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800296e:	e008      	b.n	8002982 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002970:	f7fe fe36 	bl	80015e0 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b02      	cmp	r3, #2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e0f2      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002982:	4b23      	ldr	r3, [pc, #140]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002984:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0ef      	beq.n	8002970 <HAL_RCC_OscConfig+0x418>
 8002990:	e01b      	b.n	80029ca <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002992:	4b1f      	ldr	r3, [pc, #124]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 8002994:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002998:	4a1d      	ldr	r2, [pc, #116]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 800299a:	f023 0301 	bic.w	r3, r3, #1
 800299e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a2:	f7fe fe1d 	bl	80015e0 <HAL_GetTick>
 80029a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029aa:	f7fe fe19 	bl	80015e0 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e0d5      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029bc:	4b14      	ldr	r3, [pc, #80]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80029be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1ef      	bne.n	80029aa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 80c9 	beq.w	8002b66 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f003 030c 	and.w	r3, r3, #12
 80029dc:	2b0c      	cmp	r3, #12
 80029de:	f000 8083 	beq.w	8002ae8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d15e      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ea:	4b09      	ldr	r3, [pc, #36]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a08      	ldr	r2, [pc, #32]	@ (8002a10 <HAL_RCC_OscConfig+0x4b8>)
 80029f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f6:	f7fe fdf3 	bl	80015e0 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029fc:	e00c      	b.n	8002a18 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029fe:	f7fe fdef 	bl	80015e0 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d905      	bls.n	8002a18 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e0ab      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
 8002a10:	40021000 	.word	0x40021000
 8002a14:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a18:	4b55      	ldr	r3, [pc, #340]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1ec      	bne.n	80029fe <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a24:	4b52      	ldr	r3, [pc, #328]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002a26:	68da      	ldr	r2, [r3, #12]
 8002a28:	4b52      	ldr	r3, [pc, #328]	@ (8002b74 <HAL_RCC_OscConfig+0x61c>)
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	6a11      	ldr	r1, [r2, #32]
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a34:	3a01      	subs	r2, #1
 8002a36:	0112      	lsls	r2, r2, #4
 8002a38:	4311      	orrs	r1, r2
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002a3e:	0212      	lsls	r2, r2, #8
 8002a40:	4311      	orrs	r1, r2
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a46:	0852      	lsrs	r2, r2, #1
 8002a48:	3a01      	subs	r2, #1
 8002a4a:	0552      	lsls	r2, r2, #21
 8002a4c:	4311      	orrs	r1, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a52:	0852      	lsrs	r2, r2, #1
 8002a54:	3a01      	subs	r2, #1
 8002a56:	0652      	lsls	r2, r2, #25
 8002a58:	4311      	orrs	r1, r2
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002a5e:	06d2      	lsls	r2, r2, #27
 8002a60:	430a      	orrs	r2, r1
 8002a62:	4943      	ldr	r1, [pc, #268]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a68:	4b41      	ldr	r3, [pc, #260]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a40      	ldr	r2, [pc, #256]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002a6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a72:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a74:	4b3e      	ldr	r3, [pc, #248]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	4a3d      	ldr	r2, [pc, #244]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a7e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a80:	f7fe fdae 	bl	80015e0 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a88:	f7fe fdaa 	bl	80015e0 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e066      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a9a:	4b35      	ldr	r3, [pc, #212]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x530>
 8002aa6:	e05e      	b.n	8002b66 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa8:	4b31      	ldr	r3, [pc, #196]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a30      	ldr	r2, [pc, #192]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002aae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab4:	f7fe fd94 	bl	80015e0 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002abc:	f7fe fd90 	bl	80015e0 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e04c      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ace:	4b28      	ldr	r3, [pc, #160]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f0      	bne.n	8002abc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002ada:	4b25      	ldr	r3, [pc, #148]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	4924      	ldr	r1, [pc, #144]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002ae0:	4b25      	ldr	r3, [pc, #148]	@ (8002b78 <HAL_RCC_OscConfig+0x620>)
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	60cb      	str	r3, [r1, #12]
 8002ae6:	e03e      	b.n	8002b66 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e039      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002af4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b70 <HAL_RCC_OscConfig+0x618>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f003 0203 	and.w	r2, r3, #3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d12c      	bne.n	8002b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b12:	3b01      	subs	r3, #1
 8002b14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d123      	bne.n	8002b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b24:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d11b      	bne.n	8002b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b34:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d113      	bne.n	8002b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b44:	085b      	lsrs	r3, r3, #1
 8002b46:	3b01      	subs	r3, #1
 8002b48:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d109      	bne.n	8002b62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b58:	085b      	lsrs	r3, r3, #1
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d001      	beq.n	8002b66 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e000      	b.n	8002b68 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3720      	adds	r7, #32
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	40021000 	.word	0x40021000
 8002b74:	019f800c 	.word	0x019f800c
 8002b78:	feeefffc 	.word	0xfeeefffc

08002b7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e11e      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b94:	4b91      	ldr	r3, [pc, #580]	@ (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 030f 	and.w	r3, r3, #15
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d910      	bls.n	8002bc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ba2:	4b8e      	ldr	r3, [pc, #568]	@ (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f023 020f 	bic.w	r2, r3, #15
 8002baa:	498c      	ldr	r1, [pc, #560]	@ (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb2:	4b8a      	ldr	r3, [pc, #552]	@ (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 030f 	and.w	r3, r3, #15
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d001      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e106      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d073      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b03      	cmp	r3, #3
 8002bd6:	d129      	bne.n	8002c2c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bd8:	4b81      	ldr	r3, [pc, #516]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e0f4      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002be8:	f000 f99e 	bl	8002f28 <RCC_GetSysClockFreqFromPLLSource>
 8002bec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	4a7c      	ldr	r2, [pc, #496]	@ (8002de4 <HAL_RCC_ClockConfig+0x268>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d93f      	bls.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002bf6:	4b7a      	ldr	r3, [pc, #488]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d009      	beq.n	8002c16 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d033      	beq.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d12f      	bne.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c16:	4b72      	ldr	r3, [pc, #456]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c1e:	4a70      	ldr	r2, [pc, #448]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c26:	2380      	movs	r3, #128	@ 0x80
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	e024      	b.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d107      	bne.n	8002c44 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c34:	4b6a      	ldr	r3, [pc, #424]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d109      	bne.n	8002c54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0c6      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c44:	4b66      	ldr	r3, [pc, #408]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0be      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002c54:	f000 f8ce 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8002c58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	4a61      	ldr	r2, [pc, #388]	@ (8002de4 <HAL_RCC_ClockConfig+0x268>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d909      	bls.n	8002c76 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c62:	4b5f      	ldr	r3, [pc, #380]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c6a:	4a5d      	ldr	r2, [pc, #372]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c70:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002c72:	2380      	movs	r3, #128	@ 0x80
 8002c74:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c76:	4b5a      	ldr	r3, [pc, #360]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f023 0203 	bic.w	r2, r3, #3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	4957      	ldr	r1, [pc, #348]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c88:	f7fe fcaa 	bl	80015e0 <HAL_GetTick>
 8002c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	e00a      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c90:	f7fe fca6 	bl	80015e0 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e095      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ca6:	4b4e      	ldr	r3, [pc, #312]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 020c 	and.w	r2, r3, #12
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d1eb      	bne.n	8002c90 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d023      	beq.n	8002d0c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0304 	and.w	r3, r3, #4
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d005      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cd0:	4b43      	ldr	r3, [pc, #268]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	4a42      	ldr	r2, [pc, #264]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cd6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002cda:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0308 	and.w	r3, r3, #8
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d007      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002ce8:	4b3d      	ldr	r3, [pc, #244]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002cf0:	4a3b      	ldr	r2, [pc, #236]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cf2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002cf6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cf8:	4b39      	ldr	r3, [pc, #228]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	4936      	ldr	r1, [pc, #216]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	608b      	str	r3, [r1, #8]
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	2b80      	cmp	r3, #128	@ 0x80
 8002d10:	d105      	bne.n	8002d1e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d12:	4b33      	ldr	r3, [pc, #204]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	4a32      	ldr	r2, [pc, #200]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d1c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1e:	4b2f      	ldr	r3, [pc, #188]	@ (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 030f 	and.w	r3, r3, #15
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d21d      	bcs.n	8002d68 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f023 020f 	bic.w	r2, r3, #15
 8002d34:	4929      	ldr	r1, [pc, #164]	@ (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d3c:	f7fe fc50 	bl	80015e0 <HAL_GetTick>
 8002d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d42:	e00a      	b.n	8002d5a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d44:	f7fe fc4c 	bl	80015e0 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e03b      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d5a:	4b20      	ldr	r3, [pc, #128]	@ (8002ddc <HAL_RCC_ClockConfig+0x260>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d1ed      	bne.n	8002d44 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d008      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d74:	4b1a      	ldr	r3, [pc, #104]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	4917      	ldr	r1, [pc, #92]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d009      	beq.n	8002da6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d92:	4b13      	ldr	r3, [pc, #76]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	490f      	ldr	r1, [pc, #60]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002da6:	f000 f825 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8002daa:	4602      	mov	r2, r0
 8002dac:	4b0c      	ldr	r3, [pc, #48]	@ (8002de0 <HAL_RCC_ClockConfig+0x264>)
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	091b      	lsrs	r3, r3, #4
 8002db2:	f003 030f 	and.w	r3, r3, #15
 8002db6:	490c      	ldr	r1, [pc, #48]	@ (8002de8 <HAL_RCC_ClockConfig+0x26c>)
 8002db8:	5ccb      	ldrb	r3, [r1, r3]
 8002dba:	f003 031f 	and.w	r3, r3, #31
 8002dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dec <HAL_RCC_ClockConfig+0x270>)
 8002dc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002df0 <HAL_RCC_ClockConfig+0x274>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fe fbbc 	bl	8001548 <HAL_InitTick>
 8002dd0:	4603      	mov	r3, r0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40022000 	.word	0x40022000
 8002de0:	40021000 	.word	0x40021000
 8002de4:	04c4b400 	.word	0x04c4b400
 8002de8:	08006bc0 	.word	0x08006bc0
 8002dec:	20002764 	.word	0x20002764
 8002df0:	200027a8 	.word	0x200027a8

08002df4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b087      	sub	sp, #28
 8002df8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d102      	bne.n	8002e0c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e06:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	e047      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e0c:	4b27      	ldr	r3, [pc, #156]	@ (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d102      	bne.n	8002e1e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e18:	4b26      	ldr	r3, [pc, #152]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e1a:	613b      	str	r3, [r7, #16]
 8002e1c:	e03e      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002e1e:	4b23      	ldr	r3, [pc, #140]	@ (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 030c 	and.w	r3, r3, #12
 8002e26:	2b0c      	cmp	r3, #12
 8002e28:	d136      	bne.n	8002e98 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e2a:	4b20      	ldr	r3, [pc, #128]	@ (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e34:	4b1d      	ldr	r3, [pc, #116]	@ (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	3301      	adds	r3, #1
 8002e40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	d10c      	bne.n	8002e62 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e48:	4a1a      	ldr	r2, [pc, #104]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e50:	4a16      	ldr	r2, [pc, #88]	@ (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e52:	68d2      	ldr	r2, [r2, #12]
 8002e54:	0a12      	lsrs	r2, r2, #8
 8002e56:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e5a:	fb02 f303 	mul.w	r3, r2, r3
 8002e5e:	617b      	str	r3, [r7, #20]
      break;
 8002e60:	e00c      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e6a:	4a10      	ldr	r2, [pc, #64]	@ (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e6c:	68d2      	ldr	r2, [r2, #12]
 8002e6e:	0a12      	lsrs	r2, r2, #8
 8002e70:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e74:	fb02 f303 	mul.w	r3, r2, r3
 8002e78:	617b      	str	r3, [r7, #20]
      break;
 8002e7a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	0e5b      	lsrs	r3, r3, #25
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	3301      	adds	r3, #1
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	e001      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e9c:	693b      	ldr	r3, [r7, #16]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	371c      	adds	r7, #28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	00f42400 	.word	0x00f42400
 8002eb4:	007a1200 	.word	0x007a1200

08002eb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ebc:	4b03      	ldr	r3, [pc, #12]	@ (8002ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	20002764 	.word	0x20002764

08002ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ed4:	f7ff fff0 	bl	8002eb8 <HAL_RCC_GetHCLKFreq>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	0a1b      	lsrs	r3, r3, #8
 8002ee0:	f003 0307 	and.w	r3, r3, #7
 8002ee4:	4904      	ldr	r1, [pc, #16]	@ (8002ef8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ee6:	5ccb      	ldrb	r3, [r1, r3]
 8002ee8:	f003 031f 	and.w	r3, r3, #31
 8002eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	08006bd0 	.word	0x08006bd0

08002efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f00:	f7ff ffda 	bl	8002eb8 <HAL_RCC_GetHCLKFreq>
 8002f04:	4602      	mov	r2, r0
 8002f06:	4b06      	ldr	r3, [pc, #24]	@ (8002f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	0adb      	lsrs	r3, r3, #11
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	4904      	ldr	r1, [pc, #16]	@ (8002f24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f12:	5ccb      	ldrb	r3, [r1, r3]
 8002f14:	f003 031f 	and.w	r3, r3, #31
 8002f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40021000 	.word	0x40021000
 8002f24:	08006bd0 	.word	0x08006bd0

08002f28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b087      	sub	sp, #28
 8002f2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f38:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	3301      	adds	r3, #1
 8002f44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	d10c      	bne.n	8002f66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f4c:	4a17      	ldr	r2, [pc, #92]	@ (8002fac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f54:	4a14      	ldr	r2, [pc, #80]	@ (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f56:	68d2      	ldr	r2, [r2, #12]
 8002f58:	0a12      	lsrs	r2, r2, #8
 8002f5a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f5e:	fb02 f303 	mul.w	r3, r2, r3
 8002f62:	617b      	str	r3, [r7, #20]
    break;
 8002f64:	e00c      	b.n	8002f80 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f66:	4a12      	ldr	r2, [pc, #72]	@ (8002fb0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6e:	4a0e      	ldr	r2, [pc, #56]	@ (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f70:	68d2      	ldr	r2, [r2, #12]
 8002f72:	0a12      	lsrs	r2, r2, #8
 8002f74:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f78:	fb02 f303 	mul.w	r3, r2, r3
 8002f7c:	617b      	str	r3, [r7, #20]
    break;
 8002f7e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f80:	4b09      	ldr	r3, [pc, #36]	@ (8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	0e5b      	lsrs	r3, r3, #25
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f98:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002f9a:	687b      	ldr	r3, [r7, #4]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	371c      	adds	r7, #28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	007a1200 	.word	0x007a1200
 8002fb0:	00f42400 	.word	0x00f42400

08002fb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 8098 	beq.w	8003102 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fd6:	4b43      	ldr	r3, [pc, #268]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10d      	bne.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fe2:	4b40      	ldr	r3, [pc, #256]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fe6:	4a3f      	ldr	r2, [pc, #252]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fec:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fee:	4b3d      	ldr	r3, [pc, #244]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff6:	60bb      	str	r3, [r7, #8]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ffe:	4b3a      	ldr	r3, [pc, #232]	@ (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a39      	ldr	r2, [pc, #228]	@ (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003008:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800300a:	f7fe fae9 	bl	80015e0 <HAL_GetTick>
 800300e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003010:	e009      	b.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003012:	f7fe fae5 	bl	80015e0 <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	2b02      	cmp	r3, #2
 800301e:	d902      	bls.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	74fb      	strb	r3, [r7, #19]
        break;
 8003024:	e005      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003026:	4b30      	ldr	r3, [pc, #192]	@ (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800302e:	2b00      	cmp	r3, #0
 8003030:	d0ef      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003032:	7cfb      	ldrb	r3, [r7, #19]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d159      	bne.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003038:	4b2a      	ldr	r3, [pc, #168]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800303a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800303e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003042:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d01e      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	429a      	cmp	r2, r3
 8003052:	d019      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003054:	4b23      	ldr	r3, [pc, #140]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800305a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800305e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003060:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003066:	4a1f      	ldr	r2, [pc, #124]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800306c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003070:	4b1c      	ldr	r3, [pc, #112]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003076:	4a1b      	ldr	r2, [pc, #108]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003078:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800307c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003080:	4a18      	ldr	r2, [pc, #96]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b00      	cmp	r3, #0
 8003090:	d016      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003092:	f7fe faa5 	bl	80015e0 <HAL_GetTick>
 8003096:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003098:	e00b      	b.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800309a:	f7fe faa1 	bl	80015e0 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d902      	bls.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	74fb      	strb	r3, [r7, #19]
            break;
 80030b0:	e006      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030b2:	4b0c      	ldr	r3, [pc, #48]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d0ec      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80030c0:	7cfb      	ldrb	r3, [r7, #19]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10b      	bne.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030c6:	4b07      	ldr	r3, [pc, #28]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030d4:	4903      	ldr	r1, [pc, #12]	@ (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80030dc:	e008      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030de:	7cfb      	ldrb	r3, [r7, #19]
 80030e0:	74bb      	strb	r3, [r7, #18]
 80030e2:	e005      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80030e4:	40021000 	.word	0x40021000
 80030e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ec:	7cfb      	ldrb	r3, [r7, #19]
 80030ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030f0:	7c7b      	ldrb	r3, [r7, #17]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d105      	bne.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030f6:	4ba7      	ldr	r3, [pc, #668]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fa:	4aa6      	ldr	r2, [pc, #664]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003100:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00a      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800310e:	4ba1      	ldr	r3, [pc, #644]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003114:	f023 0203 	bic.w	r2, r3, #3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	499d      	ldr	r1, [pc, #628]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800311e:	4313      	orrs	r3, r2
 8003120:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00a      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003130:	4b98      	ldr	r3, [pc, #608]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003136:	f023 020c 	bic.w	r2, r3, #12
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	4995      	ldr	r1, [pc, #596]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003140:	4313      	orrs	r3, r2
 8003142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0304 	and.w	r3, r3, #4
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00a      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003152:	4b90      	ldr	r3, [pc, #576]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003158:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	498c      	ldr	r1, [pc, #560]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003162:	4313      	orrs	r3, r2
 8003164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0308 	and.w	r3, r3, #8
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00a      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003174:	4b87      	ldr	r3, [pc, #540]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	4984      	ldr	r1, [pc, #528]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003184:	4313      	orrs	r3, r2
 8003186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0310 	and.w	r3, r3, #16
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00a      	beq.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003196:	4b7f      	ldr	r3, [pc, #508]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	695b      	ldr	r3, [r3, #20]
 80031a4:	497b      	ldr	r1, [pc, #492]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0320 	and.w	r3, r3, #32
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00a      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031b8:	4b76      	ldr	r3, [pc, #472]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	4973      	ldr	r1, [pc, #460]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00a      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031da:	4b6e      	ldr	r3, [pc, #440]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	496a      	ldr	r1, [pc, #424]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00a      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031fc:	4b65      	ldr	r3, [pc, #404]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003202:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a1b      	ldr	r3, [r3, #32]
 800320a:	4962      	ldr	r1, [pc, #392]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800320c:	4313      	orrs	r3, r2
 800320e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00a      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800321e:	4b5d      	ldr	r3, [pc, #372]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003224:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322c:	4959      	ldr	r1, [pc, #356]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800322e:	4313      	orrs	r3, r2
 8003230:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00a      	beq.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003240:	4b54      	ldr	r3, [pc, #336]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003242:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003246:	f023 0203 	bic.w	r2, r3, #3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800324e:	4951      	ldr	r1, [pc, #324]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003250:	4313      	orrs	r3, r2
 8003252:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00a      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003262:	4b4c      	ldr	r3, [pc, #304]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003268:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003270:	4948      	ldr	r1, [pc, #288]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003272:	4313      	orrs	r3, r2
 8003274:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003280:	2b00      	cmp	r3, #0
 8003282:	d015      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003284:	4b43      	ldr	r3, [pc, #268]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800328a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003292:	4940      	ldr	r1, [pc, #256]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003294:	4313      	orrs	r3, r2
 8003296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032a2:	d105      	bne.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032a4:	4b3b      	ldr	r3, [pc, #236]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	4a3a      	ldr	r2, [pc, #232]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032ae:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d015      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032bc:	4b35      	ldr	r3, [pc, #212]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ca:	4932      	ldr	r1, [pc, #200]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032da:	d105      	bne.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032e6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d015      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032f4:	4b27      	ldr	r3, [pc, #156]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003302:	4924      	ldr	r1, [pc, #144]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003304:	4313      	orrs	r3, r2
 8003306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003312:	d105      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003314:	4b1f      	ldr	r3, [pc, #124]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	4a1e      	ldr	r2, [pc, #120]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800331e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d015      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800332c:	4b19      	ldr	r3, [pc, #100]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003332:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800333a:	4916      	ldr	r1, [pc, #88]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800333c:	4313      	orrs	r3, r2
 800333e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003346:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800334a:	d105      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800334c:	4b11      	ldr	r3, [pc, #68]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4a10      	ldr	r2, [pc, #64]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003352:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003356:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d019      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003364:	4b0b      	ldr	r3, [pc, #44]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	4908      	ldr	r1, [pc, #32]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003382:	d109      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003384:	4b03      	ldr	r3, [pc, #12]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	4a02      	ldr	r2, [pc, #8]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800338a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800338e:	60d3      	str	r3, [r2, #12]
 8003390:	e002      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003392:	bf00      	nop
 8003394:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d015      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80033a4:	4b29      	ldr	r3, [pc, #164]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b2:	4926      	ldr	r1, [pc, #152]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033c2:	d105      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033c4:	4b21      	ldr	r3, [pc, #132]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4a20      	ldr	r2, [pc, #128]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ce:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d015      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80033dc:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033ea:	4918      	ldr	r1, [pc, #96]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033fa:	d105      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033fc:	4b13      	ldr	r3, [pc, #76]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	4a12      	ldr	r2, [pc, #72]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003402:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003406:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d015      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003414:	4b0d      	ldr	r3, [pc, #52]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003416:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800341a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003422:	490a      	ldr	r1, [pc, #40]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003424:	4313      	orrs	r3, r2
 8003426:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800342e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003432:	d105      	bne.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003434:	4b05      	ldr	r3, [pc, #20]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	4a04      	ldr	r2, [pc, #16]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800343a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800343e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003440:	7cbb      	ldrb	r3, [r7, #18]
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40021000 	.word	0x40021000

08003450 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_QSPI  QSPI peripheral clock (only for devices with QSPI)
  *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b088      	sub	sp, #32
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003458:	2300      	movs	r3, #0
 800345a:	61fb      	str	r3, [r7, #28]
  uint32_t pllvco, plln, pllp;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003462:	d136      	bne.n	80034d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003464:	4bb1      	ldr	r3, [pc, #708]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800346e:	613b      	str	r3, [r7, #16]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8003470:	4bae      	ldr	r3, [pc, #696]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b02      	cmp	r3, #2
 800347c:	d108      	bne.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003484:	d104      	bne.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8003486:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800348a:	61fb      	str	r3, [r7, #28]
 800348c:	f000 bd12 	b.w	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8003490:	4ba6      	ldr	r3, [pc, #664]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b02      	cmp	r3, #2
 800349c:	d108      	bne.n	80034b0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034a4:	d104      	bne.n	80034b0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
    {
      frequency = LSI_VALUE;
 80034a6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80034aa:	61fb      	str	r3, [r7, #28]
 80034ac:	f000 bd02 	b.w	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80034b0:	4b9e      	ldr	r3, [pc, #632]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034bc:	f040 84fa 	bne.w	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034c6:	f040 84f5 	bne.w	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = HSE_VALUE / 32U;
 80034ca:	4b99      	ldr	r3, [pc, #612]	@ (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034cc:	61fb      	str	r3, [r7, #28]
 80034ce:	f000 bcf1 	b.w	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 80034d2:	4b96      	ldr	r3, [pc, #600]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d10c      	bne.n	80034f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80034de:	4b93      	ldr	r3, [pc, #588]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ea:	d102      	bne.n	80034f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      {
        pllvco = HSI_VALUE;
 80034ec:	4b91      	ldr	r3, [pc, #580]	@ (8003734 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80034ee:	61bb      	str	r3, [r7, #24]
 80034f0:	e017      	b.n	8003522 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
      else
      {
        pllvco = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	61bb      	str	r3, [r7, #24]
 80034f6:	e014      	b.n	8003522 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 80034f8:	4b8c      	ldr	r3, [pc, #560]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	2b03      	cmp	r3, #3
 8003502:	d10c      	bne.n	800351e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003504:	4b89      	ldr	r3, [pc, #548]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003510:	d102      	bne.n	8003518 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
      {
        pllvco = HSE_VALUE;
 8003512:	4b89      	ldr	r3, [pc, #548]	@ (8003738 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8003514:	61bb      	str	r3, [r7, #24]
 8003516:	e004      	b.n	8003522 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
      else
      {
        pllvco = 0U;
 8003518:	2300      	movs	r3, #0
 800351a:	61bb      	str	r3, [r7, #24]
 800351c:	e001      	b.n	8003522 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 800351e:	2300      	movs	r3, #0
 8003520:	61bb      	str	r3, [r7, #24]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003522:	4b82      	ldr	r3, [pc, #520]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	091b      	lsrs	r3, r3, #4
 8003528:	f003 030f 	and.w	r3, r3, #15
 800352c:	3301      	adds	r3, #1
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	fbb2 f3f3 	udiv	r3, r2, r3
 8003534:	61bb      	str	r3, [r7, #24]

    switch(PeriphClk)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800353c:	f000 8466 	beq.w	8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003546:	f200 848e 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003550:	f000 8263 	beq.w	8003a1a <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800355a:	f200 8484 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003564:	f000 8417 	beq.w	8003d96 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800356e:	f200 847a 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003578:	f000 83d0 	beq.w	8003d1c <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003582:	f200 8470 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800358c:	f000 8398 	beq.w	8003cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003596:	f200 8466 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035a0:	f000 8360 	beq.w	8003c64 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035aa:	f200 845c 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035b4:	f000 8318 	beq.w	8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035be:	f200 8452 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035c8:	f000 82ca 	beq.w	8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x710>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035d2:	f200 8448 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035dc:	f000 827c 	beq.w	8003ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x688>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e6:	f200 843e 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035f0:	f000 8236 	beq.w	8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035fa:	f200 8434 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003604:	f000 81e4 	beq.w	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800360e:	f200 842a 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b80      	cmp	r3, #128	@ 0x80
 8003616:	f000 81b1 	beq.w	800397c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b80      	cmp	r3, #128	@ 0x80
 800361e:	f200 8422 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b20      	cmp	r3, #32
 8003626:	d84b      	bhi.n	80036c0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	f000 841b 	beq.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3b01      	subs	r3, #1
 8003634:	2b1f      	cmp	r3, #31
 8003636:	f200 8416 	bhi.w	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800363a:	a201      	add	r2, pc, #4	@ (adr r2, 8003640 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>)
 800363c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003640:	080036cb 	.word	0x080036cb
 8003644:	0800373d 	.word	0x0800373d
 8003648:	08003e67 	.word	0x08003e67
 800364c:	0800379f 	.word	0x0800379f
 8003650:	08003e67 	.word	0x08003e67
 8003654:	08003e67 	.word	0x08003e67
 8003658:	08003e67 	.word	0x08003e67
 800365c:	08003801 	.word	0x08003801
 8003660:	08003e67 	.word	0x08003e67
 8003664:	08003e67 	.word	0x08003e67
 8003668:	08003e67 	.word	0x08003e67
 800366c:	08003e67 	.word	0x08003e67
 8003670:	08003e67 	.word	0x08003e67
 8003674:	08003e67 	.word	0x08003e67
 8003678:	08003e67 	.word	0x08003e67
 800367c:	08003863 	.word	0x08003863
 8003680:	08003e67 	.word	0x08003e67
 8003684:	08003e67 	.word	0x08003e67
 8003688:	08003e67 	.word	0x08003e67
 800368c:	08003e67 	.word	0x08003e67
 8003690:	08003e67 	.word	0x08003e67
 8003694:	08003e67 	.word	0x08003e67
 8003698:	08003e67 	.word	0x08003e67
 800369c:	08003e67 	.word	0x08003e67
 80036a0:	08003e67 	.word	0x08003e67
 80036a4:	08003e67 	.word	0x08003e67
 80036a8:	08003e67 	.word	0x08003e67
 80036ac:	08003e67 	.word	0x08003e67
 80036b0:	08003e67 	.word	0x08003e67
 80036b4:	08003e67 	.word	0x08003e67
 80036b8:	08003e67 	.word	0x08003e67
 80036bc:	080038cb 	.word	0x080038cb
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b40      	cmp	r3, #64	@ 0x40
 80036c4:	f000 8135 	beq.w	8003932 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
      break;

#endif /* QUADSPI */

    default:
      break;
 80036c8:	e3cd      	b.n	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80036ca:	4b18      	ldr	r3, [pc, #96]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80036cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d0:	f003 0303 	and.w	r3, r3, #3
 80036d4:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d103      	bne.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
        frequency = HAL_RCC_GetPCLK2Freq();
 80036dc:	f7ff fc0e 	bl	8002efc <HAL_RCC_GetPCLK2Freq>
 80036e0:	61f8      	str	r0, [r7, #28]
      break;
 80036e2:	e3c2      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d103      	bne.n	80036f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
        frequency = HAL_RCC_GetSysClockFreq();
 80036ea:	f7ff fb83 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 80036ee:	61f8      	str	r0, [r7, #28]
      break;
 80036f0:	e3bb      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI) )
 80036f2:	4b0e      	ldr	r3, [pc, #56]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036fe:	d105      	bne.n	800370c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d102      	bne.n	800370c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
        frequency = HSI_VALUE;
 8003706:	4b0b      	ldr	r3, [pc, #44]	@ (8003734 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003708:	61fb      	str	r3, [r7, #28]
      break;
 800370a:	e3ae      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800370c:	4b07      	ldr	r3, [pc, #28]	@ (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800370e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b02      	cmp	r3, #2
 8003718:	f040 83a7 	bne.w	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	2b03      	cmp	r3, #3
 8003720:	f040 83a3 	bne.w	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
        frequency = LSE_VALUE;
 8003724:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003728:	61fb      	str	r3, [r7, #28]
      break;
 800372a:	e39e      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 800372c:	40021000 	.word	0x40021000
 8003730:	0003d090 	.word	0x0003d090
 8003734:	00f42400 	.word	0x00f42400
 8003738:	007a1200 	.word	0x007a1200
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800373c:	4ba2      	ldr	r3, [pc, #648]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003742:	f003 030c 	and.w	r3, r3, #12
 8003746:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d103      	bne.n	8003756 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
        frequency = HAL_RCC_GetPCLK1Freq();
 800374e:	f7ff fbbf 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8003752:	61f8      	str	r0, [r7, #28]
      break;
 8003754:	e38b      	b.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	2b04      	cmp	r3, #4
 800375a:	d103      	bne.n	8003764 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
        frequency = HAL_RCC_GetSysClockFreq();
 800375c:	f7ff fb4a 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003760:	61f8      	str	r0, [r7, #28]
      break;
 8003762:	e384      	b.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8003764:	4b98      	ldr	r3, [pc, #608]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800376c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003770:	d105      	bne.n	800377e <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	2b08      	cmp	r3, #8
 8003776:	d102      	bne.n	800377e <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
        frequency = HSI_VALUE;
 8003778:	4b94      	ldr	r3, [pc, #592]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800377a:	61fb      	str	r3, [r7, #28]
      break;
 800377c:	e377      	b.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))  && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800377e:	4b92      	ldr	r3, [pc, #584]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b02      	cmp	r3, #2
 800378a:	f040 8370 	bne.w	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	2b0c      	cmp	r3, #12
 8003792:	f040 836c 	bne.w	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
        frequency = LSE_VALUE;
 8003796:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800379a:	61fb      	str	r3, [r7, #28]
      break;
 800379c:	e367      	b.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800379e:	4b8a      	ldr	r3, [pc, #552]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80037a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80037a8:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d103      	bne.n	80037b8 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
        frequency = HAL_RCC_GetPCLK1Freq();
 80037b0:	f7ff fb8e 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 80037b4:	61f8      	str	r0, [r7, #28]
      break;
 80037b6:	e35c      	b.n	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	2b10      	cmp	r3, #16
 80037bc:	d103      	bne.n	80037c6 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
        frequency = HAL_RCC_GetSysClockFreq();
 80037be:	f7ff fb19 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 80037c2:	61f8      	str	r0, [r7, #28]
      break;
 80037c4:	e355      	b.n	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80037c6:	4b80      	ldr	r3, [pc, #512]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d2:	d105      	bne.n	80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	2b20      	cmp	r3, #32
 80037d8:	d102      	bne.n	80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
        frequency = HSI_VALUE;
 80037da:	4b7c      	ldr	r3, [pc, #496]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80037dc:	61fb      	str	r3, [r7, #28]
      break;
 80037de:	e348      	b.n	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80037e0:	4b79      	ldr	r3, [pc, #484]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80037e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	f040 8341 	bne.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	2b30      	cmp	r3, #48	@ 0x30
 80037f4:	f040 833d 	bne.w	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
        frequency = LSE_VALUE;
 80037f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037fc:	61fb      	str	r3, [r7, #28]
      break;
 80037fe:	e338      	b.n	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003800:	4b71      	ldr	r3, [pc, #452]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003806:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800380a:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d103      	bne.n	800381a <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003812:	f7ff fb5d 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8003816:	61f8      	str	r0, [r7, #28]
      break;
 8003818:	e32d      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	2b40      	cmp	r3, #64	@ 0x40
 800381e:	d103      	bne.n	8003828 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
        frequency = HAL_RCC_GetSysClockFreq();
 8003820:	f7ff fae8 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003824:	61f8      	str	r0, [r7, #28]
      break;
 8003826:	e326      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8003828:	4b67      	ldr	r3, [pc, #412]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003830:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003834:	d105      	bne.n	8003842 <HAL_RCCEx_GetPeriphCLKFreq+0x3f2>
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	2b80      	cmp	r3, #128	@ 0x80
 800383a:	d102      	bne.n	8003842 <HAL_RCCEx_GetPeriphCLKFreq+0x3f2>
        frequency = HSI_VALUE;
 800383c:	4b63      	ldr	r3, [pc, #396]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800383e:	61fb      	str	r3, [r7, #28]
      break;
 8003840:	e319      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8003842:	4b61      	ldr	r3, [pc, #388]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b02      	cmp	r3, #2
 800384e:	f040 8312 	bne.w	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	2bc0      	cmp	r3, #192	@ 0xc0
 8003856:	f040 830e 	bne.w	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
        frequency = LSE_VALUE;
 800385a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800385e:	61fb      	str	r3, [r7, #28]
      break;
 8003860:	e309      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003862:	4b59      	ldr	r3, [pc, #356]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003868:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800386c:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d103      	bne.n	800387c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003874:	f7ff fb2c 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8003878:	61f8      	str	r0, [r7, #28]
      break;
 800387a:	e2fe      	b.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003882:	d103      	bne.n	800388c <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
        frequency = HAL_RCC_GetSysClockFreq();
 8003884:	f7ff fab6 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003888:	61f8      	str	r0, [r7, #28]
      break;
 800388a:	e2f6      	b.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800388c:	4b4e      	ldr	r3, [pc, #312]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003898:	d106      	bne.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038a0:	d102      	bne.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
        frequency = HSI_VALUE;
 80038a2:	4b4a      	ldr	r3, [pc, #296]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80038a4:	61fb      	str	r3, [r7, #28]
      break;
 80038a6:	e2e8      	b.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80038a8:	4b47      	ldr	r3, [pc, #284]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80038aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	f040 82e1 	bne.w	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038be:	f040 82dc 	bne.w	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
        frequency = LSE_VALUE;
 80038c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038c6:	61fb      	str	r3, [r7, #28]
      break;
 80038c8:	e2d7      	b.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80038ca:	4b3f      	ldr	r3, [pc, #252]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80038cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038d4:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d103      	bne.n	80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x494>
        frequency = HAL_RCC_GetPCLK1Freq();
 80038dc:	f7ff faf8 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 80038e0:	61f8      	str	r0, [r7, #28]
      break;
 80038e2:	e2cc      	b.n	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ea:	d103      	bne.n	80038f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
        frequency = HAL_RCC_GetSysClockFreq();
 80038ec:	f7ff fa82 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 80038f0:	61f8      	str	r0, [r7, #28]
      break;
 80038f2:	e2c4      	b.n	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80038f4:	4b34      	ldr	r3, [pc, #208]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003900:	d106      	bne.n	8003910 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003908:	d102      	bne.n	8003910 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
        frequency = HSI_VALUE;
 800390a:	4b30      	ldr	r3, [pc, #192]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800390c:	61fb      	str	r3, [r7, #28]
      break;
 800390e:	e2b6      	b.n	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8003910:	4b2d      	ldr	r3, [pc, #180]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b02      	cmp	r3, #2
 800391c:	f040 82af 	bne.w	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003926:	f040 82aa 	bne.w	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
        frequency = LSE_VALUE;
 800392a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800392e:	61fb      	str	r3, [r7, #28]
      break;
 8003930:	e2a5      	b.n	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003932:	4b25      	ldr	r3, [pc, #148]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003938:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800393c:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d103      	bne.n	800394c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003944:	f7ff fac4 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8003948:	61f8      	str	r0, [r7, #28]
      break;
 800394a:	e29a      	b.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003952:	d103      	bne.n	800395c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        frequency = HAL_RCC_GetSysClockFreq();
 8003954:	f7ff fa4e 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003958:	61f8      	str	r0, [r7, #28]
      break;
 800395a:	e292      	b.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800395c:	4b1a      	ldr	r3, [pc, #104]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003964:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003968:	f040 828b 	bne.w	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003972:	f040 8286 	bne.w	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
        frequency = HSI_VALUE;
 8003976:	4b15      	ldr	r3, [pc, #84]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003978:	61fb      	str	r3, [r7, #28]
      break;
 800397a:	e282      	b.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800397c:	4b12      	ldr	r3, [pc, #72]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800397e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003982:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003986:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d103      	bne.n	8003996 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
        frequency = HAL_RCC_GetPCLK1Freq();
 800398e:	f7ff fa9f 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8003992:	61f8      	str	r0, [r7, #28]
      break;
 8003994:	e277      	b.n	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800399c:	d103      	bne.n	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
        frequency = HAL_RCC_GetSysClockFreq();
 800399e:	f7ff fa29 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 80039a2:	61f8      	str	r0, [r7, #28]
      break;
 80039a4:	e26f      	b.n	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80039a6:	4b08      	ldr	r3, [pc, #32]	@ (80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b2:	f040 8268 	bne.w	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039bc:	f040 8263 	bne.w	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
        frequency = HSI_VALUE;
 80039c0:	4b02      	ldr	r3, [pc, #8]	@ (80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80039c2:	61fb      	str	r3, [r7, #28]
      break;
 80039c4:	e25f      	b.n	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80039c6:	bf00      	nop
 80039c8:	40021000 	.word	0x40021000
 80039cc:	00f42400 	.word	0x00f42400
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80039d0:	4ba0      	ldr	r3, [pc, #640]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80039d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039da:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d103      	bne.n	80039ea <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = HAL_RCC_GetPCLK1Freq();
 80039e2:	f7ff fa75 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 80039e6:	61f8      	str	r0, [r7, #28]
      break;
 80039e8:	e24f      	b.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039f0:	d103      	bne.n	80039fa <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
        frequency = HAL_RCC_GetSysClockFreq();
 80039f2:	f7ff f9ff 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 80039f6:	61f8      	str	r0, [r7, #28]
      break;
 80039f8:	e247      	b.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 80039fa:	4b96      	ldr	r3, [pc, #600]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a06:	f040 8240 	bne.w	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a10:	f040 823b 	bne.w	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        frequency = HSI_VALUE;
 8003a14:	4b90      	ldr	r3, [pc, #576]	@ (8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003a16:	61fb      	str	r3, [r7, #28]
      break;
 8003a18:	e237      	b.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003a1a:	4b8e      	ldr	r3, [pc, #568]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003a1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a20:	f003 0303 	and.w	r3, r3, #3
 8003a24:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d103      	bne.n	8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003a2c:	f7ff fa50 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8003a30:	61f8      	str	r0, [r7, #28]
      break;
 8003a32:	e22c      	b.n	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if(srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d103      	bne.n	8003a42 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
        frequency = HAL_RCC_GetSysClockFreq();
 8003a3a:	f7ff f9db 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003a3e:	61f8      	str	r0, [r7, #28]
      break;
 8003a40:	e225      	b.n	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8003a42:	4b84      	ldr	r3, [pc, #528]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a4e:	f040 821e 	bne.w	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	f040 821a 	bne.w	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
        frequency = HSI_VALUE;
 8003a5a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003a5c:	61fb      	str	r3, [r7, #28]
      break;
 8003a5e:	e216      	b.n	8003e8e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003a60:	4b7c      	ldr	r3, [pc, #496]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a66:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003a6a:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d103      	bne.n	8003a7a <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003a72:	f7ff fa2d 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8003a76:	61f8      	str	r0, [r7, #28]
      break;
 8003a78:	e20b      	b.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      else if((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8003a7a:	4b76      	ldr	r3, [pc, #472]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003a7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d107      	bne.n	8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a8e:	d103      	bne.n	8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
        frequency = LSI_VALUE;
 8003a90:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003a94:	61fb      	str	r3, [r7, #28]
 8003a96:	e01e      	b.n	8003ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8003a98:	4b6e      	ldr	r3, [pc, #440]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aa4:	d106      	bne.n	8003ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003aac:	d102      	bne.n	8003ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        frequency = HSI_VALUE;
 8003aae:	4b6a      	ldr	r3, [pc, #424]	@ (8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003ab0:	61fb      	str	r3, [r7, #28]
 8003ab2:	e010      	b.n	8003ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8003ab4:	4b67      	ldr	r3, [pc, #412]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	f040 81e7 	bne.w	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003aca:	f040 81e2 	bne.w	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
        frequency = LSE_VALUE;
 8003ace:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ad2:	61fb      	str	r3, [r7, #28]
      break;
 8003ad4:	e1dd      	b.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8003ad6:	e1dc      	b.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003ad8:	4b5e      	ldr	r3, [pc, #376]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ade:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003ae2:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_SAI1CLKSOURCE_SYSCLK)
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d103      	bne.n	8003af2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
        frequency = HAL_RCC_GetSysClockFreq();
 8003aea:	f7ff f983 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003aee:	61f8      	str	r0, [r7, #28]
      break;
 8003af0:	e1d1      	b.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if(srcclk == RCC_SAI1CLKSOURCE_PLL)
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003af8:	d11b      	bne.n	8003b32 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 8003afa:	4b56      	ldr	r3, [pc, #344]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f000 81c7 	beq.w	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003b08:	4b52      	ldr	r3, [pc, #328]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	0a1b      	lsrs	r3, r3, #8
 8003b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b12:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	fb03 f202 	mul.w	r2, r3, r2
 8003b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	0d5b      	lsrs	r3, r3, #21
 8003b22:	f003 0303 	and.w	r3, r3, #3
 8003b26:	3301      	adds	r3, #1
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2e:	61fb      	str	r3, [r7, #28]
      break;
 8003b30:	e1b1      	b.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if(srcclk == RCC_SAI1CLKSOURCE_EXT)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b38:	d102      	bne.n	8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
        frequency = EXTERNAL_CLOCK_VALUE;
 8003b3a:	4b48      	ldr	r3, [pc, #288]	@ (8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003b3c:	61fb      	str	r3, [r7, #28]
      break;
 8003b3e:	e1aa      	b.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SAI1CLKSOURCE_HSI))
 8003b40:	4b44      	ldr	r3, [pc, #272]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b4c:	f040 81a3 	bne.w	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b56:	f040 819e 	bne.w	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
        frequency = HSI_VALUE;
 8003b5a:	4b3f      	ldr	r3, [pc, #252]	@ (8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003b5c:	61fb      	str	r3, [r7, #28]
      break;
 8003b5e:	e19a      	b.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003b60:	4b3c      	ldr	r3, [pc, #240]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b66:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003b6a:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2SCLKSOURCE_SYSCLK)
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d103      	bne.n	8003b7a <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
        frequency = HAL_RCC_GetSysClockFreq();
 8003b72:	f7ff f93f 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003b76:	61f8      	str	r0, [r7, #28]
      break;
 8003b78:	e18f      	b.n	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if(srcclk == RCC_I2SCLKSOURCE_PLL)
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b80:	d11b      	bne.n	8003bba <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 8003b82:	4b34      	ldr	r3, [pc, #208]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 8185 	beq.w	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003b90:	4b30      	ldr	r3, [pc, #192]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	0a1b      	lsrs	r3, r3, #8
 8003b96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b9a:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	fb03 f202 	mul.w	r2, r3, r2
 8003ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	0d5b      	lsrs	r3, r3, #21
 8003baa:	f003 0303 	and.w	r3, r3, #3
 8003bae:	3301      	adds	r3, #1
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	61fb      	str	r3, [r7, #28]
      break;
 8003bb8:	e16f      	b.n	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if(srcclk == RCC_I2SCLKSOURCE_EXT)
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bc0:	d102      	bne.n	8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        frequency = EXTERNAL_CLOCK_VALUE;
 8003bc2:	4b26      	ldr	r3, [pc, #152]	@ (8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8003bc4:	61fb      	str	r3, [r7, #28]
      break;
 8003bc6:	e168      	b.n	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2SCLKSOURCE_HSI))
 8003bc8:	4b22      	ldr	r3, [pc, #136]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bd4:	f040 8161 	bne.w	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003bde:	f040 815c 	bne.w	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
        frequency = HSI_VALUE;
 8003be2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8003be4:	61fb      	str	r3, [r7, #28]
      break;
 8003be6:	e158      	b.n	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8003be8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bee:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8003bf2:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_FDCANCLKSOURCE_PCLK1)
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bfa:	d103      	bne.n	8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003bfc:	f7ff f968 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8003c00:	61f8      	str	r0, [r7, #28]
      break;
 8003c02:	e14c      	b.n	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
      else if(srcclk == RCC_FDCANCLKSOURCE_HSE)
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d102      	bne.n	8003c10 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>
        frequency = HSE_VALUE;
 8003c0a:	4b15      	ldr	r3, [pc, #84]	@ (8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8003c0c:	61fb      	str	r3, [r7, #28]
      break;
 8003c0e:	e146      	b.n	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
      else if(srcclk == RCC_FDCANCLKSOURCE_PLL)
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c16:	f040 8142 	bne.w	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 8003c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f000 813b 	beq.w	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003c28:	4b0a      	ldr	r3, [pc, #40]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	0a1b      	lsrs	r3, r3, #8
 8003c2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c32:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	fb03 f202 	mul.w	r2, r3, r2
 8003c3c:	4b05      	ldr	r3, [pc, #20]	@ (8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	0d5b      	lsrs	r3, r3, #21
 8003c42:	f003 0303 	and.w	r3, r3, #3
 8003c46:	3301      	adds	r3, #1
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4e:	61fb      	str	r3, [r7, #28]
      break;
 8003c50:	e125      	b.n	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 8003c52:	bf00      	nop
 8003c54:	40021000 	.word	0x40021000
 8003c58:	00f42400 	.word	0x00f42400
 8003c5c:	00bb8000 	.word	0x00bb8000
 8003c60:	007a1200 	.word	0x007a1200
      srcclk = __HAL_RCC_GET_USB_SOURCE();
 8003c64:	4b96      	ldr	r3, [pc, #600]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c6a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003c6e:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USBCLKSOURCE_PLL)  /* PLL ? */
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c76:	d114      	bne.n	8003ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x852>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003c78:	4b91      	ldr	r3, [pc, #580]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	0a1b      	lsrs	r3, r3, #8
 8003c7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c82:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	fb03 f202 	mul.w	r2, r3, r2
 8003c8c:	4b8c      	ldr	r3, [pc, #560]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	0d5b      	lsrs	r3, r3, #21
 8003c92:	f003 0303 	and.w	r3, r3, #3
 8003c96:	3301      	adds	r3, #1
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9e:	61fb      	str	r3, [r7, #28]
      break;
 8003ca0:	e0ff      	b.n	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
      else if((HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48)) /* HSI48 ? */
 8003ca2:	4b87      	ldr	r3, [pc, #540]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	f040 80f8 	bne.w	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f040 80f4 	bne.w	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
        frequency = HSI48_VALUE;
 8003cba:	4b82      	ldr	r3, [pc, #520]	@ (8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8003cbc:	61fb      	str	r3, [r7, #28]
      break;
 8003cbe:	e0f0      	b.n	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
      srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8003cc0:	4b7f      	ldr	r3, [pc, #508]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cc6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003cca:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_RNGCLKSOURCE_PLL)  /* PLL ? */
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cd2:	d114      	bne.n	8003cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003cd4:	4b7a      	ldr	r3, [pc, #488]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	0a1b      	lsrs	r3, r3, #8
 8003cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cde:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	fb03 f202 	mul.w	r2, r3, r2
 8003ce8:	4b75      	ldr	r3, [pc, #468]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	0d5b      	lsrs	r3, r3, #21
 8003cee:	f003 0303 	and.w	r3, r3, #3
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	005b      	lsls	r3, r3, #1
 8003cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfa:	61fb      	str	r3, [r7, #28]
      break;
 8003cfc:	e0d3      	b.n	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
      else if( (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48)) /* HSI48 ? */
 8003cfe:	4b70      	ldr	r3, [pc, #448]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003d00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	f040 80cc 	bne.w	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f040 80c8 	bne.w	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
        frequency = HSI48_VALUE;
 8003d16:	4b6b      	ldr	r3, [pc, #428]	@ (8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8003d18:	61fb      	str	r3, [r7, #28]
      break;
 8003d1a:	e0c4      	b.n	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 8003d1c:	4b68      	ldr	r3, [pc, #416]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d22:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003d26:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_ADC12CLKSOURCE_PLL)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d2e:	d129      	bne.n	8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 8003d30:	4b63      	ldr	r3, [pc, #396]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 80b6 	beq.w	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003d3e:	4b60      	ldr	r3, [pc, #384]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	0a1b      	lsrs	r3, r3, #8
 8003d44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d48:	60fb      	str	r3, [r7, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003d4a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	0edb      	lsrs	r3, r3, #27
 8003d50:	f003 031f 	and.w	r3, r3, #31
 8003d54:	617b      	str	r3, [r7, #20]
          if(pllp == 0U)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10a      	bne.n	8003d72 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003d5c:	4b58      	ldr	r3, [pc, #352]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d002      	beq.n	8003d6e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
              pllp = 17U;
 8003d68:	2311      	movs	r3, #17
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	e001      	b.n	8003d72 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
              pllp = 7U;
 8003d6e:	2307      	movs	r3, #7
 8003d70:	617b      	str	r3, [r7, #20]
          frequency = (pllvco * plln) / pllp;
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	fb03 f202 	mul.w	r2, r3, r2
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d80:	61fb      	str	r3, [r7, #28]
      break;
 8003d82:	e092      	b.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      else if(srcclk == RCC_ADC12CLKSOURCE_SYSCLK)
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d8a:	f040 808e 	bne.w	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
        frequency = HAL_RCC_GetSysClockFreq();
 8003d8e:	f7ff f831 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003d92:	61f8      	str	r0, [r7, #28]
      break;
 8003d94:	e089      	b.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      srcclk = __HAL_RCC_GET_ADC345_SOURCE();
 8003d96:	4b4a      	ldr	r3, [pc, #296]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d9c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8003da0:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_ADC345CLKSOURCE_PLL)
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003da8:	d128      	bne.n	8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 8003daa:	4b45      	ldr	r3, [pc, #276]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d07b      	beq.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003db6:	4b42      	ldr	r3, [pc, #264]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	0a1b      	lsrs	r3, r3, #8
 8003dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dc0:	60fb      	str	r3, [r7, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003dc2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	0edb      	lsrs	r3, r3, #27
 8003dc8:	f003 031f 	and.w	r3, r3, #31
 8003dcc:	617b      	str	r3, [r7, #20]
          if(pllp == 0U)
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10a      	bne.n	8003dea <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003dd4:	4b3a      	ldr	r3, [pc, #232]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0x996>
              pllp = 17U;
 8003de0:	2311      	movs	r3, #17
 8003de2:	617b      	str	r3, [r7, #20]
 8003de4:	e001      	b.n	8003dea <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
              pllp = 7U;
 8003de6:	2307      	movs	r3, #7
 8003de8:	617b      	str	r3, [r7, #20]
          frequency = (pllvco * plln) / pllp;
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	fb03 f202 	mul.w	r2, r3, r2
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df8:	61fb      	str	r3, [r7, #28]
      break;
 8003dfa:	e058      	b.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
      else if(srcclk == RCC_ADC345CLKSOURCE_SYSCLK)
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e02:	d154      	bne.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
        frequency = HAL_RCC_GetSysClockFreq();
 8003e04:	f7fe fff6 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003e08:	61f8      	str	r0, [r7, #28]
      break;
 8003e0a:	e050      	b.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
      srcclk = __HAL_RCC_GET_QSPI_SOURCE();
 8003e0c:	4b2c      	ldr	r3, [pc, #176]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003e0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e12:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003e16:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_QSPICLKSOURCE_PLL)  /* PLL ? */
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e1e:	d114      	bne.n	8003e4a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003e20:	4b27      	ldr	r3, [pc, #156]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	0a1b      	lsrs	r3, r3, #8
 8003e26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e2a:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	fb03 f202 	mul.w	r2, r3, r2
 8003e34:	4b22      	ldr	r3, [pc, #136]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	0d5b      	lsrs	r3, r3, #21
 8003e3a:	f003 0303 	and.w	r3, r3, #3
 8003e3e:	3301      	adds	r3, #1
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e46:	61fb      	str	r3, [r7, #28]
      break;
 8003e48:	e033      	b.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      else if(srcclk == RCC_QSPICLKSOURCE_HSI)
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e50:	d102      	bne.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0xa08>
        frequency = HSI_VALUE;
 8003e52:	4b1d      	ldr	r3, [pc, #116]	@ (8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8003e54:	61fb      	str	r3, [r7, #28]
      break;
 8003e56:	e02c      	b.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      else if(srcclk == RCC_QSPICLKSOURCE_SYSCLK)
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d129      	bne.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
        frequency = HAL_RCC_GetSysClockFreq();
 8003e5e:	f7fe ffc9 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8003e62:	61f8      	str	r0, [r7, #28]
      break;
 8003e64:	e025      	b.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      break;
 8003e66:	bf00      	nop
 8003e68:	e024      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e6a:	bf00      	nop
 8003e6c:	e022      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e6e:	bf00      	nop
 8003e70:	e020      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e72:	bf00      	nop
 8003e74:	e01e      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e76:	bf00      	nop
 8003e78:	e01c      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e7a:	bf00      	nop
 8003e7c:	e01a      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e7e:	bf00      	nop
 8003e80:	e018      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e82:	bf00      	nop
 8003e84:	e016      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e86:	bf00      	nop
 8003e88:	e014      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e8a:	bf00      	nop
 8003e8c:	e012      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e8e:	bf00      	nop
 8003e90:	e010      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e92:	bf00      	nop
 8003e94:	e00e      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e96:	bf00      	nop
 8003e98:	e00c      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e9a:	bf00      	nop
 8003e9c:	e00a      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003e9e:	bf00      	nop
 8003ea0:	e008      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003ea2:	bf00      	nop
 8003ea4:	e006      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003ea6:	bf00      	nop
 8003ea8:	e004      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003eaa:	bf00      	nop
 8003eac:	e002      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003eae:	bf00      	nop
 8003eb0:	e000      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8003eb2:	bf00      	nop
    }
  }

  return(frequency);
 8003eb4:	69fb      	ldr	r3, [r7, #28]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3720      	adds	r7, #32
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	02dc6c00 	.word	0x02dc6c00
 8003ec8:	00f42400 	.word	0x00f42400

08003ecc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e049      	b.n	8003f72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d106      	bne.n	8003ef8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7fd f85e 	bl	8000fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3304      	adds	r3, #4
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4610      	mov	r0, r2
 8003f0c:	f000 fe74 	bl	8004bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d001      	beq.n	8003f94 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e04c      	b.n	800402e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a26      	ldr	r2, [pc, #152]	@ (800403c <HAL_TIM_Base_Start+0xc0>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d022      	beq.n	8003fec <HAL_TIM_Base_Start+0x70>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fae:	d01d      	beq.n	8003fec <HAL_TIM_Base_Start+0x70>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a22      	ldr	r2, [pc, #136]	@ (8004040 <HAL_TIM_Base_Start+0xc4>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d018      	beq.n	8003fec <HAL_TIM_Base_Start+0x70>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a21      	ldr	r2, [pc, #132]	@ (8004044 <HAL_TIM_Base_Start+0xc8>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d013      	beq.n	8003fec <HAL_TIM_Base_Start+0x70>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a1f      	ldr	r2, [pc, #124]	@ (8004048 <HAL_TIM_Base_Start+0xcc>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00e      	beq.n	8003fec <HAL_TIM_Base_Start+0x70>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a1e      	ldr	r2, [pc, #120]	@ (800404c <HAL_TIM_Base_Start+0xd0>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d009      	beq.n	8003fec <HAL_TIM_Base_Start+0x70>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a1c      	ldr	r2, [pc, #112]	@ (8004050 <HAL_TIM_Base_Start+0xd4>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d004      	beq.n	8003fec <HAL_TIM_Base_Start+0x70>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a1b      	ldr	r2, [pc, #108]	@ (8004054 <HAL_TIM_Base_Start+0xd8>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d115      	bne.n	8004018 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	4b19      	ldr	r3, [pc, #100]	@ (8004058 <HAL_TIM_Base_Start+0xdc>)
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b06      	cmp	r3, #6
 8003ffc:	d015      	beq.n	800402a <HAL_TIM_Base_Start+0xae>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004004:	d011      	beq.n	800402a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f042 0201 	orr.w	r2, r2, #1
 8004014:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004016:	e008      	b.n	800402a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f042 0201 	orr.w	r2, r2, #1
 8004026:	601a      	str	r2, [r3, #0]
 8004028:	e000      	b.n	800402c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800402a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40012c00 	.word	0x40012c00
 8004040:	40000400 	.word	0x40000400
 8004044:	40000800 	.word	0x40000800
 8004048:	40000c00 	.word	0x40000c00
 800404c:	40013400 	.word	0x40013400
 8004050:	40014000 	.word	0x40014000
 8004054:	40015000 	.word	0x40015000
 8004058:	00010007 	.word	0x00010007

0800405c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e049      	b.n	8004102 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	d106      	bne.n	8004088 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f841 	bl	800410a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2202      	movs	r2, #2
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3304      	adds	r3, #4
 8004098:	4619      	mov	r1, r3
 800409a:	4610      	mov	r0, r2
 800409c:	f000 fdac 	bl	8004bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800410a:	b480      	push	{r7}
 800410c:	b083      	sub	sp, #12
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004112:	bf00      	nop
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
	...

08004120 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d109      	bne.n	8004144 <HAL_TIM_OC_Start+0x24>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b01      	cmp	r3, #1
 800413a:	bf14      	ite	ne
 800413c:	2301      	movne	r3, #1
 800413e:	2300      	moveq	r3, #0
 8004140:	b2db      	uxtb	r3, r3
 8004142:	e03c      	b.n	80041be <HAL_TIM_OC_Start+0x9e>
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	2b04      	cmp	r3, #4
 8004148:	d109      	bne.n	800415e <HAL_TIM_OC_Start+0x3e>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b01      	cmp	r3, #1
 8004154:	bf14      	ite	ne
 8004156:	2301      	movne	r3, #1
 8004158:	2300      	moveq	r3, #0
 800415a:	b2db      	uxtb	r3, r3
 800415c:	e02f      	b.n	80041be <HAL_TIM_OC_Start+0x9e>
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	2b08      	cmp	r3, #8
 8004162:	d109      	bne.n	8004178 <HAL_TIM_OC_Start+0x58>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800416a:	b2db      	uxtb	r3, r3
 800416c:	2b01      	cmp	r3, #1
 800416e:	bf14      	ite	ne
 8004170:	2301      	movne	r3, #1
 8004172:	2300      	moveq	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	e022      	b.n	80041be <HAL_TIM_OC_Start+0x9e>
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2b0c      	cmp	r3, #12
 800417c:	d109      	bne.n	8004192 <HAL_TIM_OC_Start+0x72>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b01      	cmp	r3, #1
 8004188:	bf14      	ite	ne
 800418a:	2301      	movne	r3, #1
 800418c:	2300      	moveq	r3, #0
 800418e:	b2db      	uxtb	r3, r3
 8004190:	e015      	b.n	80041be <HAL_TIM_OC_Start+0x9e>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	2b10      	cmp	r3, #16
 8004196:	d109      	bne.n	80041ac <HAL_TIM_OC_Start+0x8c>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	bf14      	ite	ne
 80041a4:	2301      	movne	r3, #1
 80041a6:	2300      	moveq	r3, #0
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	e008      	b.n	80041be <HAL_TIM_OC_Start+0x9e>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	bf14      	ite	ne
 80041b8:	2301      	movne	r3, #1
 80041ba:	2300      	moveq	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d001      	beq.n	80041c6 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e0a6      	b.n	8004314 <HAL_TIM_OC_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d104      	bne.n	80041d6 <HAL_TIM_OC_Start+0xb6>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2202      	movs	r2, #2
 80041d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041d4:	e023      	b.n	800421e <HAL_TIM_OC_Start+0xfe>
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b04      	cmp	r3, #4
 80041da:	d104      	bne.n	80041e6 <HAL_TIM_OC_Start+0xc6>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2202      	movs	r2, #2
 80041e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041e4:	e01b      	b.n	800421e <HAL_TIM_OC_Start+0xfe>
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d104      	bne.n	80041f6 <HAL_TIM_OC_Start+0xd6>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2202      	movs	r2, #2
 80041f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041f4:	e013      	b.n	800421e <HAL_TIM_OC_Start+0xfe>
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	2b0c      	cmp	r3, #12
 80041fa:	d104      	bne.n	8004206 <HAL_TIM_OC_Start+0xe6>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2202      	movs	r2, #2
 8004200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004204:	e00b      	b.n	800421e <HAL_TIM_OC_Start+0xfe>
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	2b10      	cmp	r3, #16
 800420a:	d104      	bne.n	8004216 <HAL_TIM_OC_Start+0xf6>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004214:	e003      	b.n	800421e <HAL_TIM_OC_Start+0xfe>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2202      	movs	r2, #2
 800421a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2201      	movs	r2, #1
 8004224:	6839      	ldr	r1, [r7, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f001 fa40 	bl	80056ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a3a      	ldr	r2, [pc, #232]	@ (800431c <HAL_TIM_OC_Start+0x1fc>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d018      	beq.n	8004268 <HAL_TIM_OC_Start+0x148>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a39      	ldr	r2, [pc, #228]	@ (8004320 <HAL_TIM_OC_Start+0x200>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d013      	beq.n	8004268 <HAL_TIM_OC_Start+0x148>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a37      	ldr	r2, [pc, #220]	@ (8004324 <HAL_TIM_OC_Start+0x204>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d00e      	beq.n	8004268 <HAL_TIM_OC_Start+0x148>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a36      	ldr	r2, [pc, #216]	@ (8004328 <HAL_TIM_OC_Start+0x208>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d009      	beq.n	8004268 <HAL_TIM_OC_Start+0x148>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a34      	ldr	r2, [pc, #208]	@ (800432c <HAL_TIM_OC_Start+0x20c>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d004      	beq.n	8004268 <HAL_TIM_OC_Start+0x148>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a33      	ldr	r2, [pc, #204]	@ (8004330 <HAL_TIM_OC_Start+0x210>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d101      	bne.n	800426c <HAL_TIM_OC_Start+0x14c>
 8004268:	2301      	movs	r3, #1
 800426a:	e000      	b.n	800426e <HAL_TIM_OC_Start+0x14e>
 800426c:	2300      	movs	r3, #0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d007      	beq.n	8004282 <HAL_TIM_OC_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004280:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a25      	ldr	r2, [pc, #148]	@ (800431c <HAL_TIM_OC_Start+0x1fc>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d022      	beq.n	80042d2 <HAL_TIM_OC_Start+0x1b2>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004294:	d01d      	beq.n	80042d2 <HAL_TIM_OC_Start+0x1b2>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a26      	ldr	r2, [pc, #152]	@ (8004334 <HAL_TIM_OC_Start+0x214>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d018      	beq.n	80042d2 <HAL_TIM_OC_Start+0x1b2>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a24      	ldr	r2, [pc, #144]	@ (8004338 <HAL_TIM_OC_Start+0x218>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d013      	beq.n	80042d2 <HAL_TIM_OC_Start+0x1b2>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a23      	ldr	r2, [pc, #140]	@ (800433c <HAL_TIM_OC_Start+0x21c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00e      	beq.n	80042d2 <HAL_TIM_OC_Start+0x1b2>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a19      	ldr	r2, [pc, #100]	@ (8004320 <HAL_TIM_OC_Start+0x200>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d009      	beq.n	80042d2 <HAL_TIM_OC_Start+0x1b2>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a18      	ldr	r2, [pc, #96]	@ (8004324 <HAL_TIM_OC_Start+0x204>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d004      	beq.n	80042d2 <HAL_TIM_OC_Start+0x1b2>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a18      	ldr	r2, [pc, #96]	@ (8004330 <HAL_TIM_OC_Start+0x210>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d115      	bne.n	80042fe <HAL_TIM_OC_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689a      	ldr	r2, [r3, #8]
 80042d8:	4b19      	ldr	r3, [pc, #100]	@ (8004340 <HAL_TIM_OC_Start+0x220>)
 80042da:	4013      	ands	r3, r2
 80042dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2b06      	cmp	r3, #6
 80042e2:	d015      	beq.n	8004310 <HAL_TIM_OC_Start+0x1f0>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ea:	d011      	beq.n	8004310 <HAL_TIM_OC_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f042 0201 	orr.w	r2, r2, #1
 80042fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042fc:	e008      	b.n	8004310 <HAL_TIM_OC_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0201 	orr.w	r2, r2, #1
 800430c:	601a      	str	r2, [r3, #0]
 800430e:	e000      	b.n	8004312 <HAL_TIM_OC_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004310:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40012c00 	.word	0x40012c00
 8004320:	40013400 	.word	0x40013400
 8004324:	40014000 	.word	0x40014000
 8004328:	40014400 	.word	0x40014400
 800432c:	40014800 	.word	0x40014800
 8004330:	40015000 	.word	0x40015000
 8004334:	40000400 	.word	0x40000400
 8004338:	40000800 	.word	0x40000800
 800433c:	40000c00 	.word	0x40000c00
 8004340:	00010007 	.word	0x00010007

08004344 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e049      	b.n	80043ea <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d106      	bne.n	8004370 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f841 	bl	80043f2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2202      	movs	r2, #2
 8004374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	3304      	adds	r3, #4
 8004380:	4619      	mov	r1, r3
 8004382:	4610      	mov	r0, r2
 8004384:	f000 fc38 	bl	8004bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043fa:	bf00      	nop
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
	...

08004408 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d109      	bne.n	800442c <HAL_TIM_PWM_Start+0x24>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800441e:	b2db      	uxtb	r3, r3
 8004420:	2b01      	cmp	r3, #1
 8004422:	bf14      	ite	ne
 8004424:	2301      	movne	r3, #1
 8004426:	2300      	moveq	r3, #0
 8004428:	b2db      	uxtb	r3, r3
 800442a:	e03c      	b.n	80044a6 <HAL_TIM_PWM_Start+0x9e>
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	2b04      	cmp	r3, #4
 8004430:	d109      	bne.n	8004446 <HAL_TIM_PWM_Start+0x3e>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b01      	cmp	r3, #1
 800443c:	bf14      	ite	ne
 800443e:	2301      	movne	r3, #1
 8004440:	2300      	moveq	r3, #0
 8004442:	b2db      	uxtb	r3, r3
 8004444:	e02f      	b.n	80044a6 <HAL_TIM_PWM_Start+0x9e>
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	2b08      	cmp	r3, #8
 800444a:	d109      	bne.n	8004460 <HAL_TIM_PWM_Start+0x58>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b01      	cmp	r3, #1
 8004456:	bf14      	ite	ne
 8004458:	2301      	movne	r3, #1
 800445a:	2300      	moveq	r3, #0
 800445c:	b2db      	uxtb	r3, r3
 800445e:	e022      	b.n	80044a6 <HAL_TIM_PWM_Start+0x9e>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	2b0c      	cmp	r3, #12
 8004464:	d109      	bne.n	800447a <HAL_TIM_PWM_Start+0x72>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b01      	cmp	r3, #1
 8004470:	bf14      	ite	ne
 8004472:	2301      	movne	r3, #1
 8004474:	2300      	moveq	r3, #0
 8004476:	b2db      	uxtb	r3, r3
 8004478:	e015      	b.n	80044a6 <HAL_TIM_PWM_Start+0x9e>
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b10      	cmp	r3, #16
 800447e:	d109      	bne.n	8004494 <HAL_TIM_PWM_Start+0x8c>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b01      	cmp	r3, #1
 800448a:	bf14      	ite	ne
 800448c:	2301      	movne	r3, #1
 800448e:	2300      	moveq	r3, #0
 8004490:	b2db      	uxtb	r3, r3
 8004492:	e008      	b.n	80044a6 <HAL_TIM_PWM_Start+0x9e>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800449a:	b2db      	uxtb	r3, r3
 800449c:	2b01      	cmp	r3, #1
 800449e:	bf14      	ite	ne
 80044a0:	2301      	movne	r3, #1
 80044a2:	2300      	moveq	r3, #0
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d001      	beq.n	80044ae <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e0a6      	b.n	80045fc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d104      	bne.n	80044be <HAL_TIM_PWM_Start+0xb6>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2202      	movs	r2, #2
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044bc:	e023      	b.n	8004506 <HAL_TIM_PWM_Start+0xfe>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2b04      	cmp	r3, #4
 80044c2:	d104      	bne.n	80044ce <HAL_TIM_PWM_Start+0xc6>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2202      	movs	r2, #2
 80044c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044cc:	e01b      	b.n	8004506 <HAL_TIM_PWM_Start+0xfe>
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d104      	bne.n	80044de <HAL_TIM_PWM_Start+0xd6>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044dc:	e013      	b.n	8004506 <HAL_TIM_PWM_Start+0xfe>
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	2b0c      	cmp	r3, #12
 80044e2:	d104      	bne.n	80044ee <HAL_TIM_PWM_Start+0xe6>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044ec:	e00b      	b.n	8004506 <HAL_TIM_PWM_Start+0xfe>
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	2b10      	cmp	r3, #16
 80044f2:	d104      	bne.n	80044fe <HAL_TIM_PWM_Start+0xf6>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044fc:	e003      	b.n	8004506 <HAL_TIM_PWM_Start+0xfe>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2202      	movs	r2, #2
 8004502:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2201      	movs	r2, #1
 800450c:	6839      	ldr	r1, [r7, #0]
 800450e:	4618      	mov	r0, r3
 8004510:	f001 f8cc 	bl	80056ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a3a      	ldr	r2, [pc, #232]	@ (8004604 <HAL_TIM_PWM_Start+0x1fc>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d018      	beq.n	8004550 <HAL_TIM_PWM_Start+0x148>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a39      	ldr	r2, [pc, #228]	@ (8004608 <HAL_TIM_PWM_Start+0x200>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d013      	beq.n	8004550 <HAL_TIM_PWM_Start+0x148>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a37      	ldr	r2, [pc, #220]	@ (800460c <HAL_TIM_PWM_Start+0x204>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d00e      	beq.n	8004550 <HAL_TIM_PWM_Start+0x148>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a36      	ldr	r2, [pc, #216]	@ (8004610 <HAL_TIM_PWM_Start+0x208>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d009      	beq.n	8004550 <HAL_TIM_PWM_Start+0x148>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a34      	ldr	r2, [pc, #208]	@ (8004614 <HAL_TIM_PWM_Start+0x20c>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d004      	beq.n	8004550 <HAL_TIM_PWM_Start+0x148>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a33      	ldr	r2, [pc, #204]	@ (8004618 <HAL_TIM_PWM_Start+0x210>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d101      	bne.n	8004554 <HAL_TIM_PWM_Start+0x14c>
 8004550:	2301      	movs	r3, #1
 8004552:	e000      	b.n	8004556 <HAL_TIM_PWM_Start+0x14e>
 8004554:	2300      	movs	r3, #0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d007      	beq.n	800456a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004568:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a25      	ldr	r2, [pc, #148]	@ (8004604 <HAL_TIM_PWM_Start+0x1fc>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d022      	beq.n	80045ba <HAL_TIM_PWM_Start+0x1b2>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800457c:	d01d      	beq.n	80045ba <HAL_TIM_PWM_Start+0x1b2>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a26      	ldr	r2, [pc, #152]	@ (800461c <HAL_TIM_PWM_Start+0x214>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d018      	beq.n	80045ba <HAL_TIM_PWM_Start+0x1b2>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a24      	ldr	r2, [pc, #144]	@ (8004620 <HAL_TIM_PWM_Start+0x218>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d013      	beq.n	80045ba <HAL_TIM_PWM_Start+0x1b2>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a23      	ldr	r2, [pc, #140]	@ (8004624 <HAL_TIM_PWM_Start+0x21c>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d00e      	beq.n	80045ba <HAL_TIM_PWM_Start+0x1b2>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a19      	ldr	r2, [pc, #100]	@ (8004608 <HAL_TIM_PWM_Start+0x200>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d009      	beq.n	80045ba <HAL_TIM_PWM_Start+0x1b2>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a18      	ldr	r2, [pc, #96]	@ (800460c <HAL_TIM_PWM_Start+0x204>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d004      	beq.n	80045ba <HAL_TIM_PWM_Start+0x1b2>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a18      	ldr	r2, [pc, #96]	@ (8004618 <HAL_TIM_PWM_Start+0x210>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d115      	bne.n	80045e6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689a      	ldr	r2, [r3, #8]
 80045c0:	4b19      	ldr	r3, [pc, #100]	@ (8004628 <HAL_TIM_PWM_Start+0x220>)
 80045c2:	4013      	ands	r3, r2
 80045c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2b06      	cmp	r3, #6
 80045ca:	d015      	beq.n	80045f8 <HAL_TIM_PWM_Start+0x1f0>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045d2:	d011      	beq.n	80045f8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e4:	e008      	b.n	80045f8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0201 	orr.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]
 80045f6:	e000      	b.n	80045fa <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40012c00 	.word	0x40012c00
 8004608:	40013400 	.word	0x40013400
 800460c:	40014000 	.word	0x40014000
 8004610:	40014400 	.word	0x40014400
 8004614:	40014800 	.word	0x40014800
 8004618:	40015000 	.word	0x40015000
 800461c:	40000400 	.word	0x40000400
 8004620:	40000800 	.word	0x40000800
 8004624:	40000c00 	.word	0x40000c00
 8004628:	00010007 	.word	0x00010007

0800462c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <HAL_TIM_OC_ConfigChannel+0x1e>
 8004646:	2302      	movs	r3, #2
 8004648:	e066      	b.n	8004718 <HAL_TIM_OC_ConfigChannel+0xec>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b14      	cmp	r3, #20
 8004656:	d857      	bhi.n	8004708 <HAL_TIM_OC_ConfigChannel+0xdc>
 8004658:	a201      	add	r2, pc, #4	@ (adr r2, 8004660 <HAL_TIM_OC_ConfigChannel+0x34>)
 800465a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800465e:	bf00      	nop
 8004660:	080046b5 	.word	0x080046b5
 8004664:	08004709 	.word	0x08004709
 8004668:	08004709 	.word	0x08004709
 800466c:	08004709 	.word	0x08004709
 8004670:	080046c3 	.word	0x080046c3
 8004674:	08004709 	.word	0x08004709
 8004678:	08004709 	.word	0x08004709
 800467c:	08004709 	.word	0x08004709
 8004680:	080046d1 	.word	0x080046d1
 8004684:	08004709 	.word	0x08004709
 8004688:	08004709 	.word	0x08004709
 800468c:	08004709 	.word	0x08004709
 8004690:	080046df 	.word	0x080046df
 8004694:	08004709 	.word	0x08004709
 8004698:	08004709 	.word	0x08004709
 800469c:	08004709 	.word	0x08004709
 80046a0:	080046ed 	.word	0x080046ed
 80046a4:	08004709 	.word	0x08004709
 80046a8:	08004709 	.word	0x08004709
 80046ac:	08004709 	.word	0x08004709
 80046b0:	080046fb 	.word	0x080046fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68b9      	ldr	r1, [r7, #8]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f000 fb50 	bl	8004d60 <TIM_OC1_SetConfig>
      break;
 80046c0:	e025      	b.n	800470e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68b9      	ldr	r1, [r7, #8]
 80046c8:	4618      	mov	r0, r3
 80046ca:	f000 fbe3 	bl	8004e94 <TIM_OC2_SetConfig>
      break;
 80046ce:	e01e      	b.n	800470e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68b9      	ldr	r1, [r7, #8]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f000 fc70 	bl	8004fbc <TIM_OC3_SetConfig>
      break;
 80046dc:	e017      	b.n	800470e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68b9      	ldr	r1, [r7, #8]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 fcfb 	bl	80050e0 <TIM_OC4_SetConfig>
      break;
 80046ea:	e010      	b.n	800470e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68b9      	ldr	r1, [r7, #8]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 fd88 	bl	8005208 <TIM_OC5_SetConfig>
      break;
 80046f8:	e009      	b.n	800470e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68b9      	ldr	r1, [r7, #8]
 8004700:	4618      	mov	r0, r3
 8004702:	f000 fdeb 	bl	80052dc <TIM_OC6_SetConfig>
      break;
 8004706:	e002      	b.n	800470e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	75fb      	strb	r3, [r7, #23]
      break;
 800470c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004716:	7dfb      	ldrb	r3, [r7, #23]
}
 8004718:	4618      	mov	r0, r3
 800471a:	3718      	adds	r7, #24
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004736:	2b01      	cmp	r3, #1
 8004738:	d101      	bne.n	800473e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800473a:	2302      	movs	r3, #2
 800473c:	e0ff      	b.n	800493e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2b14      	cmp	r3, #20
 800474a:	f200 80f0 	bhi.w	800492e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800474e:	a201      	add	r2, pc, #4	@ (adr r2, 8004754 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004754:	080047a9 	.word	0x080047a9
 8004758:	0800492f 	.word	0x0800492f
 800475c:	0800492f 	.word	0x0800492f
 8004760:	0800492f 	.word	0x0800492f
 8004764:	080047e9 	.word	0x080047e9
 8004768:	0800492f 	.word	0x0800492f
 800476c:	0800492f 	.word	0x0800492f
 8004770:	0800492f 	.word	0x0800492f
 8004774:	0800482b 	.word	0x0800482b
 8004778:	0800492f 	.word	0x0800492f
 800477c:	0800492f 	.word	0x0800492f
 8004780:	0800492f 	.word	0x0800492f
 8004784:	0800486b 	.word	0x0800486b
 8004788:	0800492f 	.word	0x0800492f
 800478c:	0800492f 	.word	0x0800492f
 8004790:	0800492f 	.word	0x0800492f
 8004794:	080048ad 	.word	0x080048ad
 8004798:	0800492f 	.word	0x0800492f
 800479c:	0800492f 	.word	0x0800492f
 80047a0:	0800492f 	.word	0x0800492f
 80047a4:	080048ed 	.word	0x080048ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68b9      	ldr	r1, [r7, #8]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fad6 	bl	8004d60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699a      	ldr	r2, [r3, #24]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0208 	orr.w	r2, r2, #8
 80047c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699a      	ldr	r2, [r3, #24]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 0204 	bic.w	r2, r2, #4
 80047d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	6999      	ldr	r1, [r3, #24]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	691a      	ldr	r2, [r3, #16]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	619a      	str	r2, [r3, #24]
      break;
 80047e6:	e0a5      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fb50 	bl	8004e94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	699a      	ldr	r2, [r3, #24]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699a      	ldr	r2, [r3, #24]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6999      	ldr	r1, [r3, #24]
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	021a      	lsls	r2, r3, #8
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	619a      	str	r2, [r3, #24]
      break;
 8004828:	e084      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fbc3 	bl	8004fbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69da      	ldr	r2, [r3, #28]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0208 	orr.w	r2, r2, #8
 8004844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69da      	ldr	r2, [r3, #28]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0204 	bic.w	r2, r2, #4
 8004854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	69d9      	ldr	r1, [r3, #28]
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	61da      	str	r2, [r3, #28]
      break;
 8004868:	e064      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68b9      	ldr	r1, [r7, #8]
 8004870:	4618      	mov	r0, r3
 8004872:	f000 fc35 	bl	80050e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	69da      	ldr	r2, [r3, #28]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69da      	ldr	r2, [r3, #28]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	69d9      	ldr	r1, [r3, #28]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	021a      	lsls	r2, r3, #8
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	61da      	str	r2, [r3, #28]
      break;
 80048aa:	e043      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 fca8 	bl	8005208 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0208 	orr.w	r2, r2, #8
 80048c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 0204 	bic.w	r2, r2, #4
 80048d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	691a      	ldr	r2, [r3, #16]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80048ea:	e023      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68b9      	ldr	r1, [r7, #8]
 80048f2:	4618      	mov	r0, r3
 80048f4:	f000 fcf2 	bl	80052dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004906:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004916:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	021a      	lsls	r2, r3, #8
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800492c:	e002      	b.n	8004934 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	75fb      	strb	r3, [r7, #23]
      break;
 8004932:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800493c:	7dfb      	ldrb	r3, [r7, #23]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3718      	adds	r7, #24
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop

08004948 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_TIM_ConfigClockSource+0x1c>
 8004960:	2302      	movs	r3, #2
 8004962:	e0f6      	b.n	8004b52 <HAL_TIM_ConfigClockSource+0x20a>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2202      	movs	r2, #2
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004982:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004986:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800498e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a6f      	ldr	r2, [pc, #444]	@ (8004b5c <HAL_TIM_ConfigClockSource+0x214>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	f000 80c1 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 80049a4:	4a6d      	ldr	r2, [pc, #436]	@ (8004b5c <HAL_TIM_ConfigClockSource+0x214>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	f200 80c6 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 80049ac:	4a6c      	ldr	r2, [pc, #432]	@ (8004b60 <HAL_TIM_ConfigClockSource+0x218>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	f000 80b9 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 80049b4:	4a6a      	ldr	r2, [pc, #424]	@ (8004b60 <HAL_TIM_ConfigClockSource+0x218>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	f200 80be 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 80049bc:	4a69      	ldr	r2, [pc, #420]	@ (8004b64 <HAL_TIM_ConfigClockSource+0x21c>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	f000 80b1 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 80049c4:	4a67      	ldr	r2, [pc, #412]	@ (8004b64 <HAL_TIM_ConfigClockSource+0x21c>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	f200 80b6 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 80049cc:	4a66      	ldr	r2, [pc, #408]	@ (8004b68 <HAL_TIM_ConfigClockSource+0x220>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	f000 80a9 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 80049d4:	4a64      	ldr	r2, [pc, #400]	@ (8004b68 <HAL_TIM_ConfigClockSource+0x220>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	f200 80ae 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 80049dc:	4a63      	ldr	r2, [pc, #396]	@ (8004b6c <HAL_TIM_ConfigClockSource+0x224>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	f000 80a1 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 80049e4:	4a61      	ldr	r2, [pc, #388]	@ (8004b6c <HAL_TIM_ConfigClockSource+0x224>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	f200 80a6 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 80049ec:	4a60      	ldr	r2, [pc, #384]	@ (8004b70 <HAL_TIM_ConfigClockSource+0x228>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	f000 8099 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 80049f4:	4a5e      	ldr	r2, [pc, #376]	@ (8004b70 <HAL_TIM_ConfigClockSource+0x228>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	f200 809e 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 80049fc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004a00:	f000 8091 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 8004a04:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004a08:	f200 8096 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a10:	f000 8089 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 8004a14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a18:	f200 808e 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a20:	d03e      	beq.n	8004aa0 <HAL_TIM_ConfigClockSource+0x158>
 8004a22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a26:	f200 8087 	bhi.w	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a2e:	f000 8086 	beq.w	8004b3e <HAL_TIM_ConfigClockSource+0x1f6>
 8004a32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a36:	d87f      	bhi.n	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a38:	2b70      	cmp	r3, #112	@ 0x70
 8004a3a:	d01a      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x12a>
 8004a3c:	2b70      	cmp	r3, #112	@ 0x70
 8004a3e:	d87b      	bhi.n	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a40:	2b60      	cmp	r3, #96	@ 0x60
 8004a42:	d050      	beq.n	8004ae6 <HAL_TIM_ConfigClockSource+0x19e>
 8004a44:	2b60      	cmp	r3, #96	@ 0x60
 8004a46:	d877      	bhi.n	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a48:	2b50      	cmp	r3, #80	@ 0x50
 8004a4a:	d03c      	beq.n	8004ac6 <HAL_TIM_ConfigClockSource+0x17e>
 8004a4c:	2b50      	cmp	r3, #80	@ 0x50
 8004a4e:	d873      	bhi.n	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a50:	2b40      	cmp	r3, #64	@ 0x40
 8004a52:	d058      	beq.n	8004b06 <HAL_TIM_ConfigClockSource+0x1be>
 8004a54:	2b40      	cmp	r3, #64	@ 0x40
 8004a56:	d86f      	bhi.n	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a58:	2b30      	cmp	r3, #48	@ 0x30
 8004a5a:	d064      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 8004a5c:	2b30      	cmp	r3, #48	@ 0x30
 8004a5e:	d86b      	bhi.n	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a60:	2b20      	cmp	r3, #32
 8004a62:	d060      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 8004a64:	2b20      	cmp	r3, #32
 8004a66:	d867      	bhi.n	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d05c      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 8004a6c:	2b10      	cmp	r3, #16
 8004a6e:	d05a      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x1de>
 8004a70:	e062      	b.n	8004b38 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a82:	f000 fdf3 	bl	800566c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	609a      	str	r2, [r3, #8]
      break;
 8004a9e:	e04f      	b.n	8004b40 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ab0:	f000 fddc 	bl	800566c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689a      	ldr	r2, [r3, #8]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ac2:	609a      	str	r2, [r3, #8]
      break;
 8004ac4:	e03c      	b.n	8004b40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	f000 fd4e 	bl	8005574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2150      	movs	r1, #80	@ 0x50
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f000 fda7 	bl	8005632 <TIM_ITRx_SetConfig>
      break;
 8004ae4:	e02c      	b.n	8004b40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004af2:	461a      	mov	r2, r3
 8004af4:	f000 fd6d 	bl	80055d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2160      	movs	r1, #96	@ 0x60
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fd97 	bl	8005632 <TIM_ITRx_SetConfig>
      break;
 8004b04:	e01c      	b.n	8004b40 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b12:	461a      	mov	r2, r3
 8004b14:	f000 fd2e 	bl	8005574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2140      	movs	r1, #64	@ 0x40
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 fd87 	bl	8005632 <TIM_ITRx_SetConfig>
      break;
 8004b24:	e00c      	b.n	8004b40 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4610      	mov	r0, r2
 8004b32:	f000 fd7e 	bl	8005632 <TIM_ITRx_SetConfig>
      break;
 8004b36:	e003      	b.n	8004b40 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b3c:	e000      	b.n	8004b40 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004b3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	00100070 	.word	0x00100070
 8004b60:	00100060 	.word	0x00100060
 8004b64:	00100050 	.word	0x00100050
 8004b68:	00100040 	.word	0x00100040
 8004b6c:	00100030 	.word	0x00100030
 8004b70:	00100020 	.word	0x00100020

08004b74 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d101      	bne.n	8004b8c <HAL_TIM_SlaveConfigSynchro+0x18>
 8004b88:	2302      	movs	r3, #2
 8004b8a:	e031      	b.n	8004bf0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2202      	movs	r2, #2
 8004b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004b9c:	6839      	ldr	r1, [r7, #0]
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 fc08 	bl	80053b4 <TIM_SlaveTimer_SetConfig>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d009      	beq.n	8004bbe <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e018      	b.n	8004bf0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68da      	ldr	r2, [r3, #12]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bcc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68da      	ldr	r2, [r3, #12]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bdc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a4c      	ldr	r2, [pc, #304]	@ (8004d3c <TIM_Base_SetConfig+0x144>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d017      	beq.n	8004c40 <TIM_Base_SetConfig+0x48>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c16:	d013      	beq.n	8004c40 <TIM_Base_SetConfig+0x48>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a49      	ldr	r2, [pc, #292]	@ (8004d40 <TIM_Base_SetConfig+0x148>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d00f      	beq.n	8004c40 <TIM_Base_SetConfig+0x48>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a48      	ldr	r2, [pc, #288]	@ (8004d44 <TIM_Base_SetConfig+0x14c>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00b      	beq.n	8004c40 <TIM_Base_SetConfig+0x48>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a47      	ldr	r2, [pc, #284]	@ (8004d48 <TIM_Base_SetConfig+0x150>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d007      	beq.n	8004c40 <TIM_Base_SetConfig+0x48>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a46      	ldr	r2, [pc, #280]	@ (8004d4c <TIM_Base_SetConfig+0x154>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d003      	beq.n	8004c40 <TIM_Base_SetConfig+0x48>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a45      	ldr	r2, [pc, #276]	@ (8004d50 <TIM_Base_SetConfig+0x158>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d108      	bne.n	8004c52 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a39      	ldr	r2, [pc, #228]	@ (8004d3c <TIM_Base_SetConfig+0x144>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d023      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c60:	d01f      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a36      	ldr	r2, [pc, #216]	@ (8004d40 <TIM_Base_SetConfig+0x148>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d01b      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a35      	ldr	r2, [pc, #212]	@ (8004d44 <TIM_Base_SetConfig+0x14c>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d017      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a34      	ldr	r2, [pc, #208]	@ (8004d48 <TIM_Base_SetConfig+0x150>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d013      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a33      	ldr	r2, [pc, #204]	@ (8004d4c <TIM_Base_SetConfig+0x154>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d00f      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a33      	ldr	r2, [pc, #204]	@ (8004d54 <TIM_Base_SetConfig+0x15c>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d00b      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a32      	ldr	r2, [pc, #200]	@ (8004d58 <TIM_Base_SetConfig+0x160>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d007      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a31      	ldr	r2, [pc, #196]	@ (8004d5c <TIM_Base_SetConfig+0x164>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d003      	beq.n	8004ca2 <TIM_Base_SetConfig+0xaa>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a2c      	ldr	r2, [pc, #176]	@ (8004d50 <TIM_Base_SetConfig+0x158>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d108      	bne.n	8004cb4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	689a      	ldr	r2, [r3, #8]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a18      	ldr	r2, [pc, #96]	@ (8004d3c <TIM_Base_SetConfig+0x144>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d013      	beq.n	8004d08 <TIM_Base_SetConfig+0x110>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a1a      	ldr	r2, [pc, #104]	@ (8004d4c <TIM_Base_SetConfig+0x154>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d00f      	beq.n	8004d08 <TIM_Base_SetConfig+0x110>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a1a      	ldr	r2, [pc, #104]	@ (8004d54 <TIM_Base_SetConfig+0x15c>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d00b      	beq.n	8004d08 <TIM_Base_SetConfig+0x110>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a19      	ldr	r2, [pc, #100]	@ (8004d58 <TIM_Base_SetConfig+0x160>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d007      	beq.n	8004d08 <TIM_Base_SetConfig+0x110>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a18      	ldr	r2, [pc, #96]	@ (8004d5c <TIM_Base_SetConfig+0x164>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d003      	beq.n	8004d08 <TIM_Base_SetConfig+0x110>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a13      	ldr	r2, [pc, #76]	@ (8004d50 <TIM_Base_SetConfig+0x158>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d103      	bne.n	8004d10 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	691a      	ldr	r2, [r3, #16]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d105      	bne.n	8004d2e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	f023 0201 	bic.w	r2, r3, #1
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	611a      	str	r2, [r3, #16]
  }
}
 8004d2e:	bf00      	nop
 8004d30:	3714      	adds	r7, #20
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40012c00 	.word	0x40012c00
 8004d40:	40000400 	.word	0x40000400
 8004d44:	40000800 	.word	0x40000800
 8004d48:	40000c00 	.word	0x40000c00
 8004d4c:	40013400 	.word	0x40013400
 8004d50:	40015000 	.word	0x40015000
 8004d54:	40014000 	.word	0x40014000
 8004d58:	40014400 	.word	0x40014400
 8004d5c:	40014800 	.word	0x40014800

08004d60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b087      	sub	sp, #28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	f023 0201 	bic.w	r2, r3, #1
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0303 	bic.w	r3, r3, #3
 8004d9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	f023 0302 	bic.w	r3, r3, #2
 8004dac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a30      	ldr	r2, [pc, #192]	@ (8004e7c <TIM_OC1_SetConfig+0x11c>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d013      	beq.n	8004de8 <TIM_OC1_SetConfig+0x88>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a2f      	ldr	r2, [pc, #188]	@ (8004e80 <TIM_OC1_SetConfig+0x120>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00f      	beq.n	8004de8 <TIM_OC1_SetConfig+0x88>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a2e      	ldr	r2, [pc, #184]	@ (8004e84 <TIM_OC1_SetConfig+0x124>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d00b      	beq.n	8004de8 <TIM_OC1_SetConfig+0x88>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a2d      	ldr	r2, [pc, #180]	@ (8004e88 <TIM_OC1_SetConfig+0x128>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d007      	beq.n	8004de8 <TIM_OC1_SetConfig+0x88>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a2c      	ldr	r2, [pc, #176]	@ (8004e8c <TIM_OC1_SetConfig+0x12c>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d003      	beq.n	8004de8 <TIM_OC1_SetConfig+0x88>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a2b      	ldr	r2, [pc, #172]	@ (8004e90 <TIM_OC1_SetConfig+0x130>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d10c      	bne.n	8004e02 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f023 0308 	bic.w	r3, r3, #8
 8004dee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f023 0304 	bic.w	r3, r3, #4
 8004e00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a1d      	ldr	r2, [pc, #116]	@ (8004e7c <TIM_OC1_SetConfig+0x11c>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d013      	beq.n	8004e32 <TIM_OC1_SetConfig+0xd2>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8004e80 <TIM_OC1_SetConfig+0x120>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d00f      	beq.n	8004e32 <TIM_OC1_SetConfig+0xd2>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a1b      	ldr	r2, [pc, #108]	@ (8004e84 <TIM_OC1_SetConfig+0x124>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d00b      	beq.n	8004e32 <TIM_OC1_SetConfig+0xd2>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8004e88 <TIM_OC1_SetConfig+0x128>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d007      	beq.n	8004e32 <TIM_OC1_SetConfig+0xd2>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a19      	ldr	r2, [pc, #100]	@ (8004e8c <TIM_OC1_SetConfig+0x12c>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d003      	beq.n	8004e32 <TIM_OC1_SetConfig+0xd2>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a18      	ldr	r2, [pc, #96]	@ (8004e90 <TIM_OC1_SetConfig+0x130>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d111      	bne.n	8004e56 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	695b      	ldr	r3, [r3, #20]
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	621a      	str	r2, [r3, #32]
}
 8004e70:	bf00      	nop
 8004e72:	371c      	adds	r7, #28
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr
 8004e7c:	40012c00 	.word	0x40012c00
 8004e80:	40013400 	.word	0x40013400
 8004e84:	40014000 	.word	0x40014000
 8004e88:	40014400 	.word	0x40014400
 8004e8c:	40014800 	.word	0x40014800
 8004e90:	40015000 	.word	0x40015000

08004e94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	f023 0210 	bic.w	r2, r3, #16
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ec2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	021b      	lsls	r3, r3, #8
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	f023 0320 	bic.w	r3, r3, #32
 8004ee2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a2c      	ldr	r2, [pc, #176]	@ (8004fa4 <TIM_OC2_SetConfig+0x110>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d007      	beq.n	8004f08 <TIM_OC2_SetConfig+0x74>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a2b      	ldr	r2, [pc, #172]	@ (8004fa8 <TIM_OC2_SetConfig+0x114>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d003      	beq.n	8004f08 <TIM_OC2_SetConfig+0x74>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a2a      	ldr	r2, [pc, #168]	@ (8004fac <TIM_OC2_SetConfig+0x118>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d10d      	bne.n	8004f24 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	011b      	lsls	r3, r3, #4
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a1f      	ldr	r2, [pc, #124]	@ (8004fa4 <TIM_OC2_SetConfig+0x110>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d013      	beq.n	8004f54 <TIM_OC2_SetConfig+0xc0>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a1e      	ldr	r2, [pc, #120]	@ (8004fa8 <TIM_OC2_SetConfig+0x114>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00f      	beq.n	8004f54 <TIM_OC2_SetConfig+0xc0>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a1e      	ldr	r2, [pc, #120]	@ (8004fb0 <TIM_OC2_SetConfig+0x11c>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d00b      	beq.n	8004f54 <TIM_OC2_SetConfig+0xc0>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004fb4 <TIM_OC2_SetConfig+0x120>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d007      	beq.n	8004f54 <TIM_OC2_SetConfig+0xc0>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a1c      	ldr	r2, [pc, #112]	@ (8004fb8 <TIM_OC2_SetConfig+0x124>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d003      	beq.n	8004f54 <TIM_OC2_SetConfig+0xc0>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a17      	ldr	r2, [pc, #92]	@ (8004fac <TIM_OC2_SetConfig+0x118>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d113      	bne.n	8004f7c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	693a      	ldr	r2, [r7, #16]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	621a      	str	r2, [r3, #32]
}
 8004f96:	bf00      	nop
 8004f98:	371c      	adds	r7, #28
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	40012c00 	.word	0x40012c00
 8004fa8:	40013400 	.word	0x40013400
 8004fac:	40015000 	.word	0x40015000
 8004fb0:	40014000 	.word	0x40014000
 8004fb4:	40014400 	.word	0x40014400
 8004fb8:	40014800 	.word	0x40014800

08004fbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b087      	sub	sp, #28
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f023 0303 	bic.w	r3, r3, #3
 8004ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	021b      	lsls	r3, r3, #8
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	4313      	orrs	r3, r2
 8005014:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a2b      	ldr	r2, [pc, #172]	@ (80050c8 <TIM_OC3_SetConfig+0x10c>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d007      	beq.n	800502e <TIM_OC3_SetConfig+0x72>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a2a      	ldr	r2, [pc, #168]	@ (80050cc <TIM_OC3_SetConfig+0x110>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d003      	beq.n	800502e <TIM_OC3_SetConfig+0x72>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a29      	ldr	r2, [pc, #164]	@ (80050d0 <TIM_OC3_SetConfig+0x114>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d10d      	bne.n	800504a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005034:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	021b      	lsls	r3, r3, #8
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	4313      	orrs	r3, r2
 8005040:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005048:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a1e      	ldr	r2, [pc, #120]	@ (80050c8 <TIM_OC3_SetConfig+0x10c>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d013      	beq.n	800507a <TIM_OC3_SetConfig+0xbe>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a1d      	ldr	r2, [pc, #116]	@ (80050cc <TIM_OC3_SetConfig+0x110>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d00f      	beq.n	800507a <TIM_OC3_SetConfig+0xbe>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a1d      	ldr	r2, [pc, #116]	@ (80050d4 <TIM_OC3_SetConfig+0x118>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d00b      	beq.n	800507a <TIM_OC3_SetConfig+0xbe>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a1c      	ldr	r2, [pc, #112]	@ (80050d8 <TIM_OC3_SetConfig+0x11c>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d007      	beq.n	800507a <TIM_OC3_SetConfig+0xbe>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a1b      	ldr	r2, [pc, #108]	@ (80050dc <TIM_OC3_SetConfig+0x120>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d003      	beq.n	800507a <TIM_OC3_SetConfig+0xbe>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a16      	ldr	r2, [pc, #88]	@ (80050d0 <TIM_OC3_SetConfig+0x114>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d113      	bne.n	80050a2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005080:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005088:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	011b      	lsls	r3, r3, #4
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	4313      	orrs	r3, r2
 8005094:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	699b      	ldr	r3, [r3, #24]
 800509a:	011b      	lsls	r3, r3, #4
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	4313      	orrs	r3, r2
 80050a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	697a      	ldr	r2, [r7, #20]
 80050ba:	621a      	str	r2, [r3, #32]
}
 80050bc:	bf00      	nop
 80050be:	371c      	adds	r7, #28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr
 80050c8:	40012c00 	.word	0x40012c00
 80050cc:	40013400 	.word	0x40013400
 80050d0:	40015000 	.word	0x40015000
 80050d4:	40014000 	.word	0x40014000
 80050d8:	40014400 	.word	0x40014400
 80050dc:	40014800 	.word	0x40014800

080050e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b087      	sub	sp, #28
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800510e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800511a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	021b      	lsls	r3, r3, #8
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	4313      	orrs	r3, r2
 8005126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800512e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	031b      	lsls	r3, r3, #12
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	4313      	orrs	r3, r2
 800513a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a2c      	ldr	r2, [pc, #176]	@ (80051f0 <TIM_OC4_SetConfig+0x110>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d007      	beq.n	8005154 <TIM_OC4_SetConfig+0x74>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a2b      	ldr	r2, [pc, #172]	@ (80051f4 <TIM_OC4_SetConfig+0x114>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d003      	beq.n	8005154 <TIM_OC4_SetConfig+0x74>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a2a      	ldr	r2, [pc, #168]	@ (80051f8 <TIM_OC4_SetConfig+0x118>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d10d      	bne.n	8005170 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800515a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	031b      	lsls	r3, r3, #12
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	4313      	orrs	r3, r2
 8005166:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800516e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a1f      	ldr	r2, [pc, #124]	@ (80051f0 <TIM_OC4_SetConfig+0x110>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d013      	beq.n	80051a0 <TIM_OC4_SetConfig+0xc0>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a1e      	ldr	r2, [pc, #120]	@ (80051f4 <TIM_OC4_SetConfig+0x114>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d00f      	beq.n	80051a0 <TIM_OC4_SetConfig+0xc0>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a1e      	ldr	r2, [pc, #120]	@ (80051fc <TIM_OC4_SetConfig+0x11c>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d00b      	beq.n	80051a0 <TIM_OC4_SetConfig+0xc0>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a1d      	ldr	r2, [pc, #116]	@ (8005200 <TIM_OC4_SetConfig+0x120>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d007      	beq.n	80051a0 <TIM_OC4_SetConfig+0xc0>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a1c      	ldr	r2, [pc, #112]	@ (8005204 <TIM_OC4_SetConfig+0x124>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d003      	beq.n	80051a0 <TIM_OC4_SetConfig+0xc0>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a17      	ldr	r2, [pc, #92]	@ (80051f8 <TIM_OC4_SetConfig+0x118>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d113      	bne.n	80051c8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051a6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80051ae:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	695b      	ldr	r3, [r3, #20]
 80051b4:	019b      	lsls	r3, r3, #6
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	019b      	lsls	r3, r3, #6
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	697a      	ldr	r2, [r7, #20]
 80051e0:	621a      	str	r2, [r3, #32]
}
 80051e2:	bf00      	nop
 80051e4:	371c      	adds	r7, #28
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	40012c00 	.word	0x40012c00
 80051f4:	40013400 	.word	0x40013400
 80051f8:	40015000 	.word	0x40015000
 80051fc:	40014000 	.word	0x40014000
 8005200:	40014400 	.word	0x40014400
 8005204:	40014800 	.word	0x40014800

08005208 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005208:	b480      	push	{r7}
 800520a:	b087      	sub	sp, #28
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800522e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800523a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800524c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	041b      	lsls	r3, r3, #16
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4313      	orrs	r3, r2
 8005258:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a19      	ldr	r2, [pc, #100]	@ (80052c4 <TIM_OC5_SetConfig+0xbc>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d013      	beq.n	800528a <TIM_OC5_SetConfig+0x82>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a18      	ldr	r2, [pc, #96]	@ (80052c8 <TIM_OC5_SetConfig+0xc0>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d00f      	beq.n	800528a <TIM_OC5_SetConfig+0x82>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a17      	ldr	r2, [pc, #92]	@ (80052cc <TIM_OC5_SetConfig+0xc4>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d00b      	beq.n	800528a <TIM_OC5_SetConfig+0x82>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a16      	ldr	r2, [pc, #88]	@ (80052d0 <TIM_OC5_SetConfig+0xc8>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d007      	beq.n	800528a <TIM_OC5_SetConfig+0x82>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a15      	ldr	r2, [pc, #84]	@ (80052d4 <TIM_OC5_SetConfig+0xcc>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d003      	beq.n	800528a <TIM_OC5_SetConfig+0x82>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a14      	ldr	r2, [pc, #80]	@ (80052d8 <TIM_OC5_SetConfig+0xd0>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d109      	bne.n	800529e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005290:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	021b      	lsls	r3, r3, #8
 8005298:	697a      	ldr	r2, [r7, #20]
 800529a:	4313      	orrs	r3, r2
 800529c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	697a      	ldr	r2, [r7, #20]
 80052a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	621a      	str	r2, [r3, #32]
}
 80052b8:	bf00      	nop
 80052ba:	371c      	adds	r7, #28
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	40012c00 	.word	0x40012c00
 80052c8:	40013400 	.word	0x40013400
 80052cc:	40014000 	.word	0x40014000
 80052d0:	40014400 	.word	0x40014400
 80052d4:	40014800 	.word	0x40014800
 80052d8:	40015000 	.word	0x40015000

080052dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800530a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800530e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	021b      	lsls	r3, r3, #8
 8005316:	68fa      	ldr	r2, [r7, #12]
 8005318:	4313      	orrs	r3, r2
 800531a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	051b      	lsls	r3, r3, #20
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	4313      	orrs	r3, r2
 800532e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a1a      	ldr	r2, [pc, #104]	@ (800539c <TIM_OC6_SetConfig+0xc0>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d013      	beq.n	8005360 <TIM_OC6_SetConfig+0x84>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a19      	ldr	r2, [pc, #100]	@ (80053a0 <TIM_OC6_SetConfig+0xc4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00f      	beq.n	8005360 <TIM_OC6_SetConfig+0x84>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a18      	ldr	r2, [pc, #96]	@ (80053a4 <TIM_OC6_SetConfig+0xc8>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d00b      	beq.n	8005360 <TIM_OC6_SetConfig+0x84>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a17      	ldr	r2, [pc, #92]	@ (80053a8 <TIM_OC6_SetConfig+0xcc>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d007      	beq.n	8005360 <TIM_OC6_SetConfig+0x84>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a16      	ldr	r2, [pc, #88]	@ (80053ac <TIM_OC6_SetConfig+0xd0>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d003      	beq.n	8005360 <TIM_OC6_SetConfig+0x84>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a15      	ldr	r2, [pc, #84]	@ (80053b0 <TIM_OC6_SetConfig+0xd4>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d109      	bne.n	8005374 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005366:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	029b      	lsls	r3, r3, #10
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	4313      	orrs	r3, r2
 8005372:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	621a      	str	r2, [r3, #32]
}
 800538e:	bf00      	nop
 8005390:	371c      	adds	r7, #28
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	40012c00 	.word	0x40012c00
 80053a0:	40013400 	.word	0x40013400
 80053a4:	40014000 	.word	0x40014000
 80053a8:	40014400 	.word	0x40014400
 80053ac:	40014800 	.word	0x40014800
 80053b0:	40015000 	.word	0x40015000

080053b4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b086      	sub	sp, #24
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053be:	2300      	movs	r3, #0
 80053c0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80053d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053d4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	693a      	ldr	r2, [r7, #16]
 80053dc:	4313      	orrs	r3, r2
 80053de:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053e6:	f023 0307 	bic.w	r3, r3, #7
 80053ea:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	4a56      	ldr	r2, [pc, #344]	@ (800555c <TIM_SlaveTimer_SetConfig+0x1a8>)
 8005404:	4293      	cmp	r3, r2
 8005406:	f000 80a2 	beq.w	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 800540a:	4a54      	ldr	r2, [pc, #336]	@ (800555c <TIM_SlaveTimer_SetConfig+0x1a8>)
 800540c:	4293      	cmp	r3, r2
 800540e:	f200 809b 	bhi.w	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005412:	4a53      	ldr	r2, [pc, #332]	@ (8005560 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8005414:	4293      	cmp	r3, r2
 8005416:	f000 809a 	beq.w	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 800541a:	4a51      	ldr	r2, [pc, #324]	@ (8005560 <TIM_SlaveTimer_SetConfig+0x1ac>)
 800541c:	4293      	cmp	r3, r2
 800541e:	f200 8093 	bhi.w	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005422:	4a50      	ldr	r2, [pc, #320]	@ (8005564 <TIM_SlaveTimer_SetConfig+0x1b0>)
 8005424:	4293      	cmp	r3, r2
 8005426:	f000 8092 	beq.w	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 800542a:	4a4e      	ldr	r2, [pc, #312]	@ (8005564 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800542c:	4293      	cmp	r3, r2
 800542e:	f200 808b 	bhi.w	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005432:	4a4d      	ldr	r2, [pc, #308]	@ (8005568 <TIM_SlaveTimer_SetConfig+0x1b4>)
 8005434:	4293      	cmp	r3, r2
 8005436:	f000 808a 	beq.w	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 800543a:	4a4b      	ldr	r2, [pc, #300]	@ (8005568 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800543c:	4293      	cmp	r3, r2
 800543e:	f200 8083 	bhi.w	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005442:	4a4a      	ldr	r2, [pc, #296]	@ (800556c <TIM_SlaveTimer_SetConfig+0x1b8>)
 8005444:	4293      	cmp	r3, r2
 8005446:	f000 8082 	beq.w	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 800544a:	4a48      	ldr	r2, [pc, #288]	@ (800556c <TIM_SlaveTimer_SetConfig+0x1b8>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d87b      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005450:	4a47      	ldr	r2, [pc, #284]	@ (8005570 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d07b      	beq.n	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 8005456:	4a46      	ldr	r2, [pc, #280]	@ (8005570 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d875      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 800545c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005460:	d075      	beq.n	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 8005462:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005466:	d86f      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005468:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800546c:	d06f      	beq.n	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 800546e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005472:	d869      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005474:	2b70      	cmp	r3, #112	@ 0x70
 8005476:	d01a      	beq.n	80054ae <TIM_SlaveTimer_SetConfig+0xfa>
 8005478:	2b70      	cmp	r3, #112	@ 0x70
 800547a:	d865      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 800547c:	2b60      	cmp	r3, #96	@ 0x60
 800547e:	d059      	beq.n	8005534 <TIM_SlaveTimer_SetConfig+0x180>
 8005480:	2b60      	cmp	r3, #96	@ 0x60
 8005482:	d861      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005484:	2b50      	cmp	r3, #80	@ 0x50
 8005486:	d04b      	beq.n	8005520 <TIM_SlaveTimer_SetConfig+0x16c>
 8005488:	2b50      	cmp	r3, #80	@ 0x50
 800548a:	d85d      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 800548c:	2b40      	cmp	r3, #64	@ 0x40
 800548e:	d019      	beq.n	80054c4 <TIM_SlaveTimer_SetConfig+0x110>
 8005490:	2b40      	cmp	r3, #64	@ 0x40
 8005492:	d859      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 8005494:	2b30      	cmp	r3, #48	@ 0x30
 8005496:	d05a      	beq.n	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 8005498:	2b30      	cmp	r3, #48	@ 0x30
 800549a:	d855      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 800549c:	2b20      	cmp	r3, #32
 800549e:	d056      	beq.n	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	d851      	bhi.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d052      	beq.n	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 80054a8:	2b10      	cmp	r3, #16
 80054aa:	d050      	beq.n	800554e <TIM_SlaveTimer_SetConfig+0x19a>
 80054ac:	e04c      	b.n	8005548 <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80054be:	f000 f8d5 	bl	800566c <TIM_ETR_SetConfig>
      break;
 80054c2:	e045      	b.n	8005550 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2b05      	cmp	r3, #5
 80054ca:	d004      	beq.n	80054d6 <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80054d0:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 80054d4:	d101      	bne.n	80054da <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e03b      	b.n	8005552 <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	6a1a      	ldr	r2, [r3, #32]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 0201 	bic.w	r2, r2, #1
 80054f0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005500:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	011b      	lsls	r3, r3, #4
 8005508:	68ba      	ldr	r2, [r7, #8]
 800550a:	4313      	orrs	r3, r2
 800550c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	621a      	str	r2, [r3, #32]
      break;
 800551e:	e017      	b.n	8005550 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800552c:	461a      	mov	r2, r3
 800552e:	f000 f821 	bl	8005574 <TIM_TI1_ConfigInputStage>
      break;
 8005532:	e00d      	b.n	8005550 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005540:	461a      	mov	r2, r3
 8005542:	f000 f846 	bl	80055d2 <TIM_TI2_ConfigInputStage>
      break;
 8005546:	e003      	b.n	8005550 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	75fb      	strb	r3, [r7, #23]
      break;
 800554c:	e000      	b.n	8005550 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 800554e:	bf00      	nop
  }

  return status;
 8005550:	7dfb      	ldrb	r3, [r7, #23]
}
 8005552:	4618      	mov	r0, r3
 8005554:	3718      	adds	r7, #24
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	00100070 	.word	0x00100070
 8005560:	00100060 	.word	0x00100060
 8005564:	00100050 	.word	0x00100050
 8005568:	00100040 	.word	0x00100040
 800556c:	00100030 	.word	0x00100030
 8005570:	00100020 	.word	0x00100020

08005574 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	f023 0201 	bic.w	r2, r3, #1
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800559e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f023 030a 	bic.w	r3, r3, #10
 80055b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	697a      	ldr	r2, [r7, #20]
 80055c4:	621a      	str	r2, [r3, #32]
}
 80055c6:	bf00      	nop
 80055c8:	371c      	adds	r7, #28
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr

080055d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055d2:	b480      	push	{r7}
 80055d4:	b087      	sub	sp, #28
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	60f8      	str	r0, [r7, #12]
 80055da:	60b9      	str	r1, [r7, #8]
 80055dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6a1b      	ldr	r3, [r3, #32]
 80055e8:	f023 0210 	bic.w	r2, r3, #16
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	031b      	lsls	r3, r3, #12
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	4313      	orrs	r3, r2
 8005606:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800560e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	011b      	lsls	r3, r3, #4
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	621a      	str	r2, [r3, #32]
}
 8005626:	bf00      	nop
 8005628:	371c      	adds	r7, #28
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr

08005632 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005632:	b480      	push	{r7}
 8005634:	b085      	sub	sp, #20
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
 800563a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005648:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800564c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	f043 0307 	orr.w	r3, r3, #7
 8005658:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	609a      	str	r2, [r3, #8]
}
 8005660:	bf00      	nop
 8005662:	3714      	adds	r7, #20
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
 8005678:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005686:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	021a      	lsls	r2, r3, #8
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	431a      	orrs	r2, r3
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	4313      	orrs	r3, r2
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	4313      	orrs	r3, r2
 8005698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	609a      	str	r2, [r3, #8]
}
 80056a0:	bf00      	nop
 80056a2:	371c      	adds	r7, #28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b087      	sub	sp, #28
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f003 031f 	and.w	r3, r3, #31
 80056be:	2201      	movs	r2, #1
 80056c0:	fa02 f303 	lsl.w	r3, r2, r3
 80056c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a1a      	ldr	r2, [r3, #32]
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	43db      	mvns	r3, r3
 80056ce:	401a      	ands	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6a1a      	ldr	r2, [r3, #32]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	f003 031f 	and.w	r3, r3, #31
 80056de:	6879      	ldr	r1, [r7, #4]
 80056e0:	fa01 f303 	lsl.w	r3, r1, r3
 80056e4:	431a      	orrs	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	621a      	str	r2, [r3, #32]
}
 80056ea:	bf00      	nop
 80056ec:	371c      	adds	r7, #28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
	...

080056f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005708:	2b01      	cmp	r3, #1
 800570a:	d101      	bne.n	8005710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800570c:	2302      	movs	r3, #2
 800570e:	e074      	b.n	80057fa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2202      	movs	r2, #2
 800571c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a34      	ldr	r2, [pc, #208]	@ (8005808 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d009      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a33      	ldr	r2, [pc, #204]	@ (800580c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d004      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a31      	ldr	r2, [pc, #196]	@ (8005810 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d108      	bne.n	8005760 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005754:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	4313      	orrs	r3, r2
 800575e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005766:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800576a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	4313      	orrs	r3, r2
 8005774:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a21      	ldr	r2, [pc, #132]	@ (8005808 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d022      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005790:	d01d      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a1f      	ldr	r2, [pc, #124]	@ (8005814 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d018      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005818 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d013      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a1c      	ldr	r2, [pc, #112]	@ (800581c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d00e      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a15      	ldr	r2, [pc, #84]	@ (800580c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d009      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a18      	ldr	r2, [pc, #96]	@ (8005820 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d004      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a11      	ldr	r2, [pc, #68]	@ (8005810 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d10c      	bne.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	4313      	orrs	r3, r2
 80057de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68ba      	ldr	r2, [r7, #8]
 80057e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3714      	adds	r7, #20
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	40012c00 	.word	0x40012c00
 800580c:	40013400 	.word	0x40013400
 8005810:	40015000 	.word	0x40015000
 8005814:	40000400 	.word	0x40000400
 8005818:	40000800 	.word	0x40000800
 800581c:	40000c00 	.word	0x40000c00
 8005820:	40014000 	.word	0x40014000

08005824 <srand>:
 8005824:	b538      	push	{r3, r4, r5, lr}
 8005826:	4b10      	ldr	r3, [pc, #64]	@ (8005868 <srand+0x44>)
 8005828:	681d      	ldr	r5, [r3, #0]
 800582a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800582c:	4604      	mov	r4, r0
 800582e:	b9b3      	cbnz	r3, 800585e <srand+0x3a>
 8005830:	2018      	movs	r0, #24
 8005832:	f000 fa0f 	bl	8005c54 <malloc>
 8005836:	4602      	mov	r2, r0
 8005838:	6328      	str	r0, [r5, #48]	@ 0x30
 800583a:	b920      	cbnz	r0, 8005846 <srand+0x22>
 800583c:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <srand+0x48>)
 800583e:	480c      	ldr	r0, [pc, #48]	@ (8005870 <srand+0x4c>)
 8005840:	2146      	movs	r1, #70	@ 0x46
 8005842:	f000 f99f 	bl	8005b84 <__assert_func>
 8005846:	490b      	ldr	r1, [pc, #44]	@ (8005874 <srand+0x50>)
 8005848:	4b0b      	ldr	r3, [pc, #44]	@ (8005878 <srand+0x54>)
 800584a:	e9c0 1300 	strd	r1, r3, [r0]
 800584e:	4b0b      	ldr	r3, [pc, #44]	@ (800587c <srand+0x58>)
 8005850:	6083      	str	r3, [r0, #8]
 8005852:	230b      	movs	r3, #11
 8005854:	8183      	strh	r3, [r0, #12]
 8005856:	2100      	movs	r1, #0
 8005858:	2001      	movs	r0, #1
 800585a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800585e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005860:	2200      	movs	r2, #0
 8005862:	611c      	str	r4, [r3, #16]
 8005864:	615a      	str	r2, [r3, #20]
 8005866:	bd38      	pop	{r3, r4, r5, pc}
 8005868:	200027bc 	.word	0x200027bc
 800586c:	08006bd8 	.word	0x08006bd8
 8005870:	08006bef 	.word	0x08006bef
 8005874:	abcd330e 	.word	0xabcd330e
 8005878:	e66d1234 	.word	0xe66d1234
 800587c:	0005deec 	.word	0x0005deec

08005880 <std>:
 8005880:	2300      	movs	r3, #0
 8005882:	b510      	push	{r4, lr}
 8005884:	4604      	mov	r4, r0
 8005886:	e9c0 3300 	strd	r3, r3, [r0]
 800588a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800588e:	6083      	str	r3, [r0, #8]
 8005890:	8181      	strh	r1, [r0, #12]
 8005892:	6643      	str	r3, [r0, #100]	@ 0x64
 8005894:	81c2      	strh	r2, [r0, #14]
 8005896:	6183      	str	r3, [r0, #24]
 8005898:	4619      	mov	r1, r3
 800589a:	2208      	movs	r2, #8
 800589c:	305c      	adds	r0, #92	@ 0x5c
 800589e:	f000 f8f4 	bl	8005a8a <memset>
 80058a2:	4b0d      	ldr	r3, [pc, #52]	@ (80058d8 <std+0x58>)
 80058a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80058a6:	4b0d      	ldr	r3, [pc, #52]	@ (80058dc <std+0x5c>)
 80058a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80058aa:	4b0d      	ldr	r3, [pc, #52]	@ (80058e0 <std+0x60>)
 80058ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80058ae:	4b0d      	ldr	r3, [pc, #52]	@ (80058e4 <std+0x64>)
 80058b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80058b2:	4b0d      	ldr	r3, [pc, #52]	@ (80058e8 <std+0x68>)
 80058b4:	6224      	str	r4, [r4, #32]
 80058b6:	429c      	cmp	r4, r3
 80058b8:	d006      	beq.n	80058c8 <std+0x48>
 80058ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80058be:	4294      	cmp	r4, r2
 80058c0:	d002      	beq.n	80058c8 <std+0x48>
 80058c2:	33d0      	adds	r3, #208	@ 0xd0
 80058c4:	429c      	cmp	r4, r3
 80058c6:	d105      	bne.n	80058d4 <std+0x54>
 80058c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80058cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058d0:	f000 b954 	b.w	8005b7c <__retarget_lock_init_recursive>
 80058d4:	bd10      	pop	{r4, pc}
 80058d6:	bf00      	nop
 80058d8:	08005a05 	.word	0x08005a05
 80058dc:	08005a27 	.word	0x08005a27
 80058e0:	08005a5f 	.word	0x08005a5f
 80058e4:	08005a83 	.word	0x08005a83
 80058e8:	20002a90 	.word	0x20002a90

080058ec <stdio_exit_handler>:
 80058ec:	4a02      	ldr	r2, [pc, #8]	@ (80058f8 <stdio_exit_handler+0xc>)
 80058ee:	4903      	ldr	r1, [pc, #12]	@ (80058fc <stdio_exit_handler+0x10>)
 80058f0:	4803      	ldr	r0, [pc, #12]	@ (8005900 <stdio_exit_handler+0x14>)
 80058f2:	f000 b869 	b.w	80059c8 <_fwalk_sglue>
 80058f6:	bf00      	nop
 80058f8:	200027b0 	.word	0x200027b0
 80058fc:	08005ec9 	.word	0x08005ec9
 8005900:	200027c0 	.word	0x200027c0

08005904 <cleanup_stdio>:
 8005904:	6841      	ldr	r1, [r0, #4]
 8005906:	4b0c      	ldr	r3, [pc, #48]	@ (8005938 <cleanup_stdio+0x34>)
 8005908:	4299      	cmp	r1, r3
 800590a:	b510      	push	{r4, lr}
 800590c:	4604      	mov	r4, r0
 800590e:	d001      	beq.n	8005914 <cleanup_stdio+0x10>
 8005910:	f000 fada 	bl	8005ec8 <_fflush_r>
 8005914:	68a1      	ldr	r1, [r4, #8]
 8005916:	4b09      	ldr	r3, [pc, #36]	@ (800593c <cleanup_stdio+0x38>)
 8005918:	4299      	cmp	r1, r3
 800591a:	d002      	beq.n	8005922 <cleanup_stdio+0x1e>
 800591c:	4620      	mov	r0, r4
 800591e:	f000 fad3 	bl	8005ec8 <_fflush_r>
 8005922:	68e1      	ldr	r1, [r4, #12]
 8005924:	4b06      	ldr	r3, [pc, #24]	@ (8005940 <cleanup_stdio+0x3c>)
 8005926:	4299      	cmp	r1, r3
 8005928:	d004      	beq.n	8005934 <cleanup_stdio+0x30>
 800592a:	4620      	mov	r0, r4
 800592c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005930:	f000 baca 	b.w	8005ec8 <_fflush_r>
 8005934:	bd10      	pop	{r4, pc}
 8005936:	bf00      	nop
 8005938:	20002a90 	.word	0x20002a90
 800593c:	20002af8 	.word	0x20002af8
 8005940:	20002b60 	.word	0x20002b60

08005944 <global_stdio_init.part.0>:
 8005944:	b510      	push	{r4, lr}
 8005946:	4b0b      	ldr	r3, [pc, #44]	@ (8005974 <global_stdio_init.part.0+0x30>)
 8005948:	4c0b      	ldr	r4, [pc, #44]	@ (8005978 <global_stdio_init.part.0+0x34>)
 800594a:	4a0c      	ldr	r2, [pc, #48]	@ (800597c <global_stdio_init.part.0+0x38>)
 800594c:	601a      	str	r2, [r3, #0]
 800594e:	4620      	mov	r0, r4
 8005950:	2200      	movs	r2, #0
 8005952:	2104      	movs	r1, #4
 8005954:	f7ff ff94 	bl	8005880 <std>
 8005958:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800595c:	2201      	movs	r2, #1
 800595e:	2109      	movs	r1, #9
 8005960:	f7ff ff8e 	bl	8005880 <std>
 8005964:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005968:	2202      	movs	r2, #2
 800596a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800596e:	2112      	movs	r1, #18
 8005970:	f7ff bf86 	b.w	8005880 <std>
 8005974:	20002bc8 	.word	0x20002bc8
 8005978:	20002a90 	.word	0x20002a90
 800597c:	080058ed 	.word	0x080058ed

08005980 <__sfp_lock_acquire>:
 8005980:	4801      	ldr	r0, [pc, #4]	@ (8005988 <__sfp_lock_acquire+0x8>)
 8005982:	f000 b8fc 	b.w	8005b7e <__retarget_lock_acquire_recursive>
 8005986:	bf00      	nop
 8005988:	20002bd1 	.word	0x20002bd1

0800598c <__sfp_lock_release>:
 800598c:	4801      	ldr	r0, [pc, #4]	@ (8005994 <__sfp_lock_release+0x8>)
 800598e:	f000 b8f7 	b.w	8005b80 <__retarget_lock_release_recursive>
 8005992:	bf00      	nop
 8005994:	20002bd1 	.word	0x20002bd1

08005998 <__sinit>:
 8005998:	b510      	push	{r4, lr}
 800599a:	4604      	mov	r4, r0
 800599c:	f7ff fff0 	bl	8005980 <__sfp_lock_acquire>
 80059a0:	6a23      	ldr	r3, [r4, #32]
 80059a2:	b11b      	cbz	r3, 80059ac <__sinit+0x14>
 80059a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059a8:	f7ff bff0 	b.w	800598c <__sfp_lock_release>
 80059ac:	4b04      	ldr	r3, [pc, #16]	@ (80059c0 <__sinit+0x28>)
 80059ae:	6223      	str	r3, [r4, #32]
 80059b0:	4b04      	ldr	r3, [pc, #16]	@ (80059c4 <__sinit+0x2c>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1f5      	bne.n	80059a4 <__sinit+0xc>
 80059b8:	f7ff ffc4 	bl	8005944 <global_stdio_init.part.0>
 80059bc:	e7f2      	b.n	80059a4 <__sinit+0xc>
 80059be:	bf00      	nop
 80059c0:	08005905 	.word	0x08005905
 80059c4:	20002bc8 	.word	0x20002bc8

080059c8 <_fwalk_sglue>:
 80059c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059cc:	4607      	mov	r7, r0
 80059ce:	4688      	mov	r8, r1
 80059d0:	4614      	mov	r4, r2
 80059d2:	2600      	movs	r6, #0
 80059d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80059d8:	f1b9 0901 	subs.w	r9, r9, #1
 80059dc:	d505      	bpl.n	80059ea <_fwalk_sglue+0x22>
 80059de:	6824      	ldr	r4, [r4, #0]
 80059e0:	2c00      	cmp	r4, #0
 80059e2:	d1f7      	bne.n	80059d4 <_fwalk_sglue+0xc>
 80059e4:	4630      	mov	r0, r6
 80059e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059ea:	89ab      	ldrh	r3, [r5, #12]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d907      	bls.n	8005a00 <_fwalk_sglue+0x38>
 80059f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80059f4:	3301      	adds	r3, #1
 80059f6:	d003      	beq.n	8005a00 <_fwalk_sglue+0x38>
 80059f8:	4629      	mov	r1, r5
 80059fa:	4638      	mov	r0, r7
 80059fc:	47c0      	blx	r8
 80059fe:	4306      	orrs	r6, r0
 8005a00:	3568      	adds	r5, #104	@ 0x68
 8005a02:	e7e9      	b.n	80059d8 <_fwalk_sglue+0x10>

08005a04 <__sread>:
 8005a04:	b510      	push	{r4, lr}
 8005a06:	460c      	mov	r4, r1
 8005a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a0c:	f000 f868 	bl	8005ae0 <_read_r>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	bfab      	itete	ge
 8005a14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a16:	89a3      	ldrhlt	r3, [r4, #12]
 8005a18:	181b      	addge	r3, r3, r0
 8005a1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a1e:	bfac      	ite	ge
 8005a20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a22:	81a3      	strhlt	r3, [r4, #12]
 8005a24:	bd10      	pop	{r4, pc}

08005a26 <__swrite>:
 8005a26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a2a:	461f      	mov	r7, r3
 8005a2c:	898b      	ldrh	r3, [r1, #12]
 8005a2e:	05db      	lsls	r3, r3, #23
 8005a30:	4605      	mov	r5, r0
 8005a32:	460c      	mov	r4, r1
 8005a34:	4616      	mov	r6, r2
 8005a36:	d505      	bpl.n	8005a44 <__swrite+0x1e>
 8005a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f000 f83c 	bl	8005abc <_lseek_r>
 8005a44:	89a3      	ldrh	r3, [r4, #12]
 8005a46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a4e:	81a3      	strh	r3, [r4, #12]
 8005a50:	4632      	mov	r2, r6
 8005a52:	463b      	mov	r3, r7
 8005a54:	4628      	mov	r0, r5
 8005a56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a5a:	f000 b853 	b.w	8005b04 <_write_r>

08005a5e <__sseek>:
 8005a5e:	b510      	push	{r4, lr}
 8005a60:	460c      	mov	r4, r1
 8005a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a66:	f000 f829 	bl	8005abc <_lseek_r>
 8005a6a:	1c43      	adds	r3, r0, #1
 8005a6c:	89a3      	ldrh	r3, [r4, #12]
 8005a6e:	bf15      	itete	ne
 8005a70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a7a:	81a3      	strheq	r3, [r4, #12]
 8005a7c:	bf18      	it	ne
 8005a7e:	81a3      	strhne	r3, [r4, #12]
 8005a80:	bd10      	pop	{r4, pc}

08005a82 <__sclose>:
 8005a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a86:	f000 b809 	b.w	8005a9c <_close_r>

08005a8a <memset>:
 8005a8a:	4402      	add	r2, r0
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d100      	bne.n	8005a94 <memset+0xa>
 8005a92:	4770      	bx	lr
 8005a94:	f803 1b01 	strb.w	r1, [r3], #1
 8005a98:	e7f9      	b.n	8005a8e <memset+0x4>
	...

08005a9c <_close_r>:
 8005a9c:	b538      	push	{r3, r4, r5, lr}
 8005a9e:	4d06      	ldr	r5, [pc, #24]	@ (8005ab8 <_close_r+0x1c>)
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	4608      	mov	r0, r1
 8005aa6:	602b      	str	r3, [r5, #0]
 8005aa8:	f7fb fc84 	bl	80013b4 <_close>
 8005aac:	1c43      	adds	r3, r0, #1
 8005aae:	d102      	bne.n	8005ab6 <_close_r+0x1a>
 8005ab0:	682b      	ldr	r3, [r5, #0]
 8005ab2:	b103      	cbz	r3, 8005ab6 <_close_r+0x1a>
 8005ab4:	6023      	str	r3, [r4, #0]
 8005ab6:	bd38      	pop	{r3, r4, r5, pc}
 8005ab8:	20002bcc 	.word	0x20002bcc

08005abc <_lseek_r>:
 8005abc:	b538      	push	{r3, r4, r5, lr}
 8005abe:	4d07      	ldr	r5, [pc, #28]	@ (8005adc <_lseek_r+0x20>)
 8005ac0:	4604      	mov	r4, r0
 8005ac2:	4608      	mov	r0, r1
 8005ac4:	4611      	mov	r1, r2
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	602a      	str	r2, [r5, #0]
 8005aca:	461a      	mov	r2, r3
 8005acc:	f7fb fc99 	bl	8001402 <_lseek>
 8005ad0:	1c43      	adds	r3, r0, #1
 8005ad2:	d102      	bne.n	8005ada <_lseek_r+0x1e>
 8005ad4:	682b      	ldr	r3, [r5, #0]
 8005ad6:	b103      	cbz	r3, 8005ada <_lseek_r+0x1e>
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	bd38      	pop	{r3, r4, r5, pc}
 8005adc:	20002bcc 	.word	0x20002bcc

08005ae0 <_read_r>:
 8005ae0:	b538      	push	{r3, r4, r5, lr}
 8005ae2:	4d07      	ldr	r5, [pc, #28]	@ (8005b00 <_read_r+0x20>)
 8005ae4:	4604      	mov	r4, r0
 8005ae6:	4608      	mov	r0, r1
 8005ae8:	4611      	mov	r1, r2
 8005aea:	2200      	movs	r2, #0
 8005aec:	602a      	str	r2, [r5, #0]
 8005aee:	461a      	mov	r2, r3
 8005af0:	f7fb fc27 	bl	8001342 <_read>
 8005af4:	1c43      	adds	r3, r0, #1
 8005af6:	d102      	bne.n	8005afe <_read_r+0x1e>
 8005af8:	682b      	ldr	r3, [r5, #0]
 8005afa:	b103      	cbz	r3, 8005afe <_read_r+0x1e>
 8005afc:	6023      	str	r3, [r4, #0]
 8005afe:	bd38      	pop	{r3, r4, r5, pc}
 8005b00:	20002bcc 	.word	0x20002bcc

08005b04 <_write_r>:
 8005b04:	b538      	push	{r3, r4, r5, lr}
 8005b06:	4d07      	ldr	r5, [pc, #28]	@ (8005b24 <_write_r+0x20>)
 8005b08:	4604      	mov	r4, r0
 8005b0a:	4608      	mov	r0, r1
 8005b0c:	4611      	mov	r1, r2
 8005b0e:	2200      	movs	r2, #0
 8005b10:	602a      	str	r2, [r5, #0]
 8005b12:	461a      	mov	r2, r3
 8005b14:	f7fb fc32 	bl	800137c <_write>
 8005b18:	1c43      	adds	r3, r0, #1
 8005b1a:	d102      	bne.n	8005b22 <_write_r+0x1e>
 8005b1c:	682b      	ldr	r3, [r5, #0]
 8005b1e:	b103      	cbz	r3, 8005b22 <_write_r+0x1e>
 8005b20:	6023      	str	r3, [r4, #0]
 8005b22:	bd38      	pop	{r3, r4, r5, pc}
 8005b24:	20002bcc 	.word	0x20002bcc

08005b28 <__errno>:
 8005b28:	4b01      	ldr	r3, [pc, #4]	@ (8005b30 <__errno+0x8>)
 8005b2a:	6818      	ldr	r0, [r3, #0]
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	200027bc 	.word	0x200027bc

08005b34 <__libc_init_array>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	4d0d      	ldr	r5, [pc, #52]	@ (8005b6c <__libc_init_array+0x38>)
 8005b38:	4c0d      	ldr	r4, [pc, #52]	@ (8005b70 <__libc_init_array+0x3c>)
 8005b3a:	1b64      	subs	r4, r4, r5
 8005b3c:	10a4      	asrs	r4, r4, #2
 8005b3e:	2600      	movs	r6, #0
 8005b40:	42a6      	cmp	r6, r4
 8005b42:	d109      	bne.n	8005b58 <__libc_init_array+0x24>
 8005b44:	4d0b      	ldr	r5, [pc, #44]	@ (8005b74 <__libc_init_array+0x40>)
 8005b46:	4c0c      	ldr	r4, [pc, #48]	@ (8005b78 <__libc_init_array+0x44>)
 8005b48:	f000 fe38 	bl	80067bc <_init>
 8005b4c:	1b64      	subs	r4, r4, r5
 8005b4e:	10a4      	asrs	r4, r4, #2
 8005b50:	2600      	movs	r6, #0
 8005b52:	42a6      	cmp	r6, r4
 8005b54:	d105      	bne.n	8005b62 <__libc_init_array+0x2e>
 8005b56:	bd70      	pop	{r4, r5, r6, pc}
 8005b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b5c:	4798      	blx	r3
 8005b5e:	3601      	adds	r6, #1
 8005b60:	e7ee      	b.n	8005b40 <__libc_init_array+0xc>
 8005b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b66:	4798      	blx	r3
 8005b68:	3601      	adds	r6, #1
 8005b6a:	e7f2      	b.n	8005b52 <__libc_init_array+0x1e>
 8005b6c:	08006cc0 	.word	0x08006cc0
 8005b70:	08006cc0 	.word	0x08006cc0
 8005b74:	08006cc0 	.word	0x08006cc0
 8005b78:	08006cc4 	.word	0x08006cc4

08005b7c <__retarget_lock_init_recursive>:
 8005b7c:	4770      	bx	lr

08005b7e <__retarget_lock_acquire_recursive>:
 8005b7e:	4770      	bx	lr

08005b80 <__retarget_lock_release_recursive>:
 8005b80:	4770      	bx	lr
	...

08005b84 <__assert_func>:
 8005b84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b86:	4614      	mov	r4, r2
 8005b88:	461a      	mov	r2, r3
 8005b8a:	4b09      	ldr	r3, [pc, #36]	@ (8005bb0 <__assert_func+0x2c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4605      	mov	r5, r0
 8005b90:	68d8      	ldr	r0, [r3, #12]
 8005b92:	b14c      	cbz	r4, 8005ba8 <__assert_func+0x24>
 8005b94:	4b07      	ldr	r3, [pc, #28]	@ (8005bb4 <__assert_func+0x30>)
 8005b96:	9100      	str	r1, [sp, #0]
 8005b98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b9c:	4906      	ldr	r1, [pc, #24]	@ (8005bb8 <__assert_func+0x34>)
 8005b9e:	462b      	mov	r3, r5
 8005ba0:	f000 f9ba 	bl	8005f18 <fiprintf>
 8005ba4:	f000 f9da 	bl	8005f5c <abort>
 8005ba8:	4b04      	ldr	r3, [pc, #16]	@ (8005bbc <__assert_func+0x38>)
 8005baa:	461c      	mov	r4, r3
 8005bac:	e7f3      	b.n	8005b96 <__assert_func+0x12>
 8005bae:	bf00      	nop
 8005bb0:	200027bc 	.word	0x200027bc
 8005bb4:	08006c47 	.word	0x08006c47
 8005bb8:	08006c54 	.word	0x08006c54
 8005bbc:	08006c82 	.word	0x08006c82

08005bc0 <_free_r>:
 8005bc0:	b538      	push	{r3, r4, r5, lr}
 8005bc2:	4605      	mov	r5, r0
 8005bc4:	2900      	cmp	r1, #0
 8005bc6:	d041      	beq.n	8005c4c <_free_r+0x8c>
 8005bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bcc:	1f0c      	subs	r4, r1, #4
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	bfb8      	it	lt
 8005bd2:	18e4      	addlt	r4, r4, r3
 8005bd4:	f000 f8e8 	bl	8005da8 <__malloc_lock>
 8005bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c50 <_free_r+0x90>)
 8005bda:	6813      	ldr	r3, [r2, #0]
 8005bdc:	b933      	cbnz	r3, 8005bec <_free_r+0x2c>
 8005bde:	6063      	str	r3, [r4, #4]
 8005be0:	6014      	str	r4, [r2, #0]
 8005be2:	4628      	mov	r0, r5
 8005be4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005be8:	f000 b8e4 	b.w	8005db4 <__malloc_unlock>
 8005bec:	42a3      	cmp	r3, r4
 8005bee:	d908      	bls.n	8005c02 <_free_r+0x42>
 8005bf0:	6820      	ldr	r0, [r4, #0]
 8005bf2:	1821      	adds	r1, r4, r0
 8005bf4:	428b      	cmp	r3, r1
 8005bf6:	bf01      	itttt	eq
 8005bf8:	6819      	ldreq	r1, [r3, #0]
 8005bfa:	685b      	ldreq	r3, [r3, #4]
 8005bfc:	1809      	addeq	r1, r1, r0
 8005bfe:	6021      	streq	r1, [r4, #0]
 8005c00:	e7ed      	b.n	8005bde <_free_r+0x1e>
 8005c02:	461a      	mov	r2, r3
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	b10b      	cbz	r3, 8005c0c <_free_r+0x4c>
 8005c08:	42a3      	cmp	r3, r4
 8005c0a:	d9fa      	bls.n	8005c02 <_free_r+0x42>
 8005c0c:	6811      	ldr	r1, [r2, #0]
 8005c0e:	1850      	adds	r0, r2, r1
 8005c10:	42a0      	cmp	r0, r4
 8005c12:	d10b      	bne.n	8005c2c <_free_r+0x6c>
 8005c14:	6820      	ldr	r0, [r4, #0]
 8005c16:	4401      	add	r1, r0
 8005c18:	1850      	adds	r0, r2, r1
 8005c1a:	4283      	cmp	r3, r0
 8005c1c:	6011      	str	r1, [r2, #0]
 8005c1e:	d1e0      	bne.n	8005be2 <_free_r+0x22>
 8005c20:	6818      	ldr	r0, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	6053      	str	r3, [r2, #4]
 8005c26:	4408      	add	r0, r1
 8005c28:	6010      	str	r0, [r2, #0]
 8005c2a:	e7da      	b.n	8005be2 <_free_r+0x22>
 8005c2c:	d902      	bls.n	8005c34 <_free_r+0x74>
 8005c2e:	230c      	movs	r3, #12
 8005c30:	602b      	str	r3, [r5, #0]
 8005c32:	e7d6      	b.n	8005be2 <_free_r+0x22>
 8005c34:	6820      	ldr	r0, [r4, #0]
 8005c36:	1821      	adds	r1, r4, r0
 8005c38:	428b      	cmp	r3, r1
 8005c3a:	bf04      	itt	eq
 8005c3c:	6819      	ldreq	r1, [r3, #0]
 8005c3e:	685b      	ldreq	r3, [r3, #4]
 8005c40:	6063      	str	r3, [r4, #4]
 8005c42:	bf04      	itt	eq
 8005c44:	1809      	addeq	r1, r1, r0
 8005c46:	6021      	streq	r1, [r4, #0]
 8005c48:	6054      	str	r4, [r2, #4]
 8005c4a:	e7ca      	b.n	8005be2 <_free_r+0x22>
 8005c4c:	bd38      	pop	{r3, r4, r5, pc}
 8005c4e:	bf00      	nop
 8005c50:	20002bd8 	.word	0x20002bd8

08005c54 <malloc>:
 8005c54:	4b02      	ldr	r3, [pc, #8]	@ (8005c60 <malloc+0xc>)
 8005c56:	4601      	mov	r1, r0
 8005c58:	6818      	ldr	r0, [r3, #0]
 8005c5a:	f000 b825 	b.w	8005ca8 <_malloc_r>
 8005c5e:	bf00      	nop
 8005c60:	200027bc 	.word	0x200027bc

08005c64 <sbrk_aligned>:
 8005c64:	b570      	push	{r4, r5, r6, lr}
 8005c66:	4e0f      	ldr	r6, [pc, #60]	@ (8005ca4 <sbrk_aligned+0x40>)
 8005c68:	460c      	mov	r4, r1
 8005c6a:	6831      	ldr	r1, [r6, #0]
 8005c6c:	4605      	mov	r5, r0
 8005c6e:	b911      	cbnz	r1, 8005c76 <sbrk_aligned+0x12>
 8005c70:	f000 f964 	bl	8005f3c <_sbrk_r>
 8005c74:	6030      	str	r0, [r6, #0]
 8005c76:	4621      	mov	r1, r4
 8005c78:	4628      	mov	r0, r5
 8005c7a:	f000 f95f 	bl	8005f3c <_sbrk_r>
 8005c7e:	1c43      	adds	r3, r0, #1
 8005c80:	d103      	bne.n	8005c8a <sbrk_aligned+0x26>
 8005c82:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005c86:	4620      	mov	r0, r4
 8005c88:	bd70      	pop	{r4, r5, r6, pc}
 8005c8a:	1cc4      	adds	r4, r0, #3
 8005c8c:	f024 0403 	bic.w	r4, r4, #3
 8005c90:	42a0      	cmp	r0, r4
 8005c92:	d0f8      	beq.n	8005c86 <sbrk_aligned+0x22>
 8005c94:	1a21      	subs	r1, r4, r0
 8005c96:	4628      	mov	r0, r5
 8005c98:	f000 f950 	bl	8005f3c <_sbrk_r>
 8005c9c:	3001      	adds	r0, #1
 8005c9e:	d1f2      	bne.n	8005c86 <sbrk_aligned+0x22>
 8005ca0:	e7ef      	b.n	8005c82 <sbrk_aligned+0x1e>
 8005ca2:	bf00      	nop
 8005ca4:	20002bd4 	.word	0x20002bd4

08005ca8 <_malloc_r>:
 8005ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cac:	1ccd      	adds	r5, r1, #3
 8005cae:	f025 0503 	bic.w	r5, r5, #3
 8005cb2:	3508      	adds	r5, #8
 8005cb4:	2d0c      	cmp	r5, #12
 8005cb6:	bf38      	it	cc
 8005cb8:	250c      	movcc	r5, #12
 8005cba:	2d00      	cmp	r5, #0
 8005cbc:	4606      	mov	r6, r0
 8005cbe:	db01      	blt.n	8005cc4 <_malloc_r+0x1c>
 8005cc0:	42a9      	cmp	r1, r5
 8005cc2:	d904      	bls.n	8005cce <_malloc_r+0x26>
 8005cc4:	230c      	movs	r3, #12
 8005cc6:	6033      	str	r3, [r6, #0]
 8005cc8:	2000      	movs	r0, #0
 8005cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005da4 <_malloc_r+0xfc>
 8005cd2:	f000 f869 	bl	8005da8 <__malloc_lock>
 8005cd6:	f8d8 3000 	ldr.w	r3, [r8]
 8005cda:	461c      	mov	r4, r3
 8005cdc:	bb44      	cbnz	r4, 8005d30 <_malloc_r+0x88>
 8005cde:	4629      	mov	r1, r5
 8005ce0:	4630      	mov	r0, r6
 8005ce2:	f7ff ffbf 	bl	8005c64 <sbrk_aligned>
 8005ce6:	1c43      	adds	r3, r0, #1
 8005ce8:	4604      	mov	r4, r0
 8005cea:	d158      	bne.n	8005d9e <_malloc_r+0xf6>
 8005cec:	f8d8 4000 	ldr.w	r4, [r8]
 8005cf0:	4627      	mov	r7, r4
 8005cf2:	2f00      	cmp	r7, #0
 8005cf4:	d143      	bne.n	8005d7e <_malloc_r+0xd6>
 8005cf6:	2c00      	cmp	r4, #0
 8005cf8:	d04b      	beq.n	8005d92 <_malloc_r+0xea>
 8005cfa:	6823      	ldr	r3, [r4, #0]
 8005cfc:	4639      	mov	r1, r7
 8005cfe:	4630      	mov	r0, r6
 8005d00:	eb04 0903 	add.w	r9, r4, r3
 8005d04:	f000 f91a 	bl	8005f3c <_sbrk_r>
 8005d08:	4581      	cmp	r9, r0
 8005d0a:	d142      	bne.n	8005d92 <_malloc_r+0xea>
 8005d0c:	6821      	ldr	r1, [r4, #0]
 8005d0e:	1a6d      	subs	r5, r5, r1
 8005d10:	4629      	mov	r1, r5
 8005d12:	4630      	mov	r0, r6
 8005d14:	f7ff ffa6 	bl	8005c64 <sbrk_aligned>
 8005d18:	3001      	adds	r0, #1
 8005d1a:	d03a      	beq.n	8005d92 <_malloc_r+0xea>
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	442b      	add	r3, r5
 8005d20:	6023      	str	r3, [r4, #0]
 8005d22:	f8d8 3000 	ldr.w	r3, [r8]
 8005d26:	685a      	ldr	r2, [r3, #4]
 8005d28:	bb62      	cbnz	r2, 8005d84 <_malloc_r+0xdc>
 8005d2a:	f8c8 7000 	str.w	r7, [r8]
 8005d2e:	e00f      	b.n	8005d50 <_malloc_r+0xa8>
 8005d30:	6822      	ldr	r2, [r4, #0]
 8005d32:	1b52      	subs	r2, r2, r5
 8005d34:	d420      	bmi.n	8005d78 <_malloc_r+0xd0>
 8005d36:	2a0b      	cmp	r2, #11
 8005d38:	d917      	bls.n	8005d6a <_malloc_r+0xc2>
 8005d3a:	1961      	adds	r1, r4, r5
 8005d3c:	42a3      	cmp	r3, r4
 8005d3e:	6025      	str	r5, [r4, #0]
 8005d40:	bf18      	it	ne
 8005d42:	6059      	strne	r1, [r3, #4]
 8005d44:	6863      	ldr	r3, [r4, #4]
 8005d46:	bf08      	it	eq
 8005d48:	f8c8 1000 	streq.w	r1, [r8]
 8005d4c:	5162      	str	r2, [r4, r5]
 8005d4e:	604b      	str	r3, [r1, #4]
 8005d50:	4630      	mov	r0, r6
 8005d52:	f000 f82f 	bl	8005db4 <__malloc_unlock>
 8005d56:	f104 000b 	add.w	r0, r4, #11
 8005d5a:	1d23      	adds	r3, r4, #4
 8005d5c:	f020 0007 	bic.w	r0, r0, #7
 8005d60:	1ac2      	subs	r2, r0, r3
 8005d62:	bf1c      	itt	ne
 8005d64:	1a1b      	subne	r3, r3, r0
 8005d66:	50a3      	strne	r3, [r4, r2]
 8005d68:	e7af      	b.n	8005cca <_malloc_r+0x22>
 8005d6a:	6862      	ldr	r2, [r4, #4]
 8005d6c:	42a3      	cmp	r3, r4
 8005d6e:	bf0c      	ite	eq
 8005d70:	f8c8 2000 	streq.w	r2, [r8]
 8005d74:	605a      	strne	r2, [r3, #4]
 8005d76:	e7eb      	b.n	8005d50 <_malloc_r+0xa8>
 8005d78:	4623      	mov	r3, r4
 8005d7a:	6864      	ldr	r4, [r4, #4]
 8005d7c:	e7ae      	b.n	8005cdc <_malloc_r+0x34>
 8005d7e:	463c      	mov	r4, r7
 8005d80:	687f      	ldr	r7, [r7, #4]
 8005d82:	e7b6      	b.n	8005cf2 <_malloc_r+0x4a>
 8005d84:	461a      	mov	r2, r3
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	42a3      	cmp	r3, r4
 8005d8a:	d1fb      	bne.n	8005d84 <_malloc_r+0xdc>
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	6053      	str	r3, [r2, #4]
 8005d90:	e7de      	b.n	8005d50 <_malloc_r+0xa8>
 8005d92:	230c      	movs	r3, #12
 8005d94:	6033      	str	r3, [r6, #0]
 8005d96:	4630      	mov	r0, r6
 8005d98:	f000 f80c 	bl	8005db4 <__malloc_unlock>
 8005d9c:	e794      	b.n	8005cc8 <_malloc_r+0x20>
 8005d9e:	6005      	str	r5, [r0, #0]
 8005da0:	e7d6      	b.n	8005d50 <_malloc_r+0xa8>
 8005da2:	bf00      	nop
 8005da4:	20002bd8 	.word	0x20002bd8

08005da8 <__malloc_lock>:
 8005da8:	4801      	ldr	r0, [pc, #4]	@ (8005db0 <__malloc_lock+0x8>)
 8005daa:	f7ff bee8 	b.w	8005b7e <__retarget_lock_acquire_recursive>
 8005dae:	bf00      	nop
 8005db0:	20002bd0 	.word	0x20002bd0

08005db4 <__malloc_unlock>:
 8005db4:	4801      	ldr	r0, [pc, #4]	@ (8005dbc <__malloc_unlock+0x8>)
 8005db6:	f7ff bee3 	b.w	8005b80 <__retarget_lock_release_recursive>
 8005dba:	bf00      	nop
 8005dbc:	20002bd0 	.word	0x20002bd0

08005dc0 <__sflush_r>:
 8005dc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc8:	0716      	lsls	r6, r2, #28
 8005dca:	4605      	mov	r5, r0
 8005dcc:	460c      	mov	r4, r1
 8005dce:	d454      	bmi.n	8005e7a <__sflush_r+0xba>
 8005dd0:	684b      	ldr	r3, [r1, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	dc02      	bgt.n	8005ddc <__sflush_r+0x1c>
 8005dd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	dd48      	ble.n	8005e6e <__sflush_r+0xae>
 8005ddc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005dde:	2e00      	cmp	r6, #0
 8005de0:	d045      	beq.n	8005e6e <__sflush_r+0xae>
 8005de2:	2300      	movs	r3, #0
 8005de4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005de8:	682f      	ldr	r7, [r5, #0]
 8005dea:	6a21      	ldr	r1, [r4, #32]
 8005dec:	602b      	str	r3, [r5, #0]
 8005dee:	d030      	beq.n	8005e52 <__sflush_r+0x92>
 8005df0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005df2:	89a3      	ldrh	r3, [r4, #12]
 8005df4:	0759      	lsls	r1, r3, #29
 8005df6:	d505      	bpl.n	8005e04 <__sflush_r+0x44>
 8005df8:	6863      	ldr	r3, [r4, #4]
 8005dfa:	1ad2      	subs	r2, r2, r3
 8005dfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005dfe:	b10b      	cbz	r3, 8005e04 <__sflush_r+0x44>
 8005e00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e02:	1ad2      	subs	r2, r2, r3
 8005e04:	2300      	movs	r3, #0
 8005e06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e08:	6a21      	ldr	r1, [r4, #32]
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	47b0      	blx	r6
 8005e0e:	1c43      	adds	r3, r0, #1
 8005e10:	89a3      	ldrh	r3, [r4, #12]
 8005e12:	d106      	bne.n	8005e22 <__sflush_r+0x62>
 8005e14:	6829      	ldr	r1, [r5, #0]
 8005e16:	291d      	cmp	r1, #29
 8005e18:	d82b      	bhi.n	8005e72 <__sflush_r+0xb2>
 8005e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8005ec4 <__sflush_r+0x104>)
 8005e1c:	40ca      	lsrs	r2, r1
 8005e1e:	07d6      	lsls	r6, r2, #31
 8005e20:	d527      	bpl.n	8005e72 <__sflush_r+0xb2>
 8005e22:	2200      	movs	r2, #0
 8005e24:	6062      	str	r2, [r4, #4]
 8005e26:	04d9      	lsls	r1, r3, #19
 8005e28:	6922      	ldr	r2, [r4, #16]
 8005e2a:	6022      	str	r2, [r4, #0]
 8005e2c:	d504      	bpl.n	8005e38 <__sflush_r+0x78>
 8005e2e:	1c42      	adds	r2, r0, #1
 8005e30:	d101      	bne.n	8005e36 <__sflush_r+0x76>
 8005e32:	682b      	ldr	r3, [r5, #0]
 8005e34:	b903      	cbnz	r3, 8005e38 <__sflush_r+0x78>
 8005e36:	6560      	str	r0, [r4, #84]	@ 0x54
 8005e38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e3a:	602f      	str	r7, [r5, #0]
 8005e3c:	b1b9      	cbz	r1, 8005e6e <__sflush_r+0xae>
 8005e3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e42:	4299      	cmp	r1, r3
 8005e44:	d002      	beq.n	8005e4c <__sflush_r+0x8c>
 8005e46:	4628      	mov	r0, r5
 8005e48:	f7ff feba 	bl	8005bc0 <_free_r>
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e50:	e00d      	b.n	8005e6e <__sflush_r+0xae>
 8005e52:	2301      	movs	r3, #1
 8005e54:	4628      	mov	r0, r5
 8005e56:	47b0      	blx	r6
 8005e58:	4602      	mov	r2, r0
 8005e5a:	1c50      	adds	r0, r2, #1
 8005e5c:	d1c9      	bne.n	8005df2 <__sflush_r+0x32>
 8005e5e:	682b      	ldr	r3, [r5, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d0c6      	beq.n	8005df2 <__sflush_r+0x32>
 8005e64:	2b1d      	cmp	r3, #29
 8005e66:	d001      	beq.n	8005e6c <__sflush_r+0xac>
 8005e68:	2b16      	cmp	r3, #22
 8005e6a:	d11e      	bne.n	8005eaa <__sflush_r+0xea>
 8005e6c:	602f      	str	r7, [r5, #0]
 8005e6e:	2000      	movs	r0, #0
 8005e70:	e022      	b.n	8005eb8 <__sflush_r+0xf8>
 8005e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e76:	b21b      	sxth	r3, r3
 8005e78:	e01b      	b.n	8005eb2 <__sflush_r+0xf2>
 8005e7a:	690f      	ldr	r7, [r1, #16]
 8005e7c:	2f00      	cmp	r7, #0
 8005e7e:	d0f6      	beq.n	8005e6e <__sflush_r+0xae>
 8005e80:	0793      	lsls	r3, r2, #30
 8005e82:	680e      	ldr	r6, [r1, #0]
 8005e84:	bf08      	it	eq
 8005e86:	694b      	ldreq	r3, [r1, #20]
 8005e88:	600f      	str	r7, [r1, #0]
 8005e8a:	bf18      	it	ne
 8005e8c:	2300      	movne	r3, #0
 8005e8e:	eba6 0807 	sub.w	r8, r6, r7
 8005e92:	608b      	str	r3, [r1, #8]
 8005e94:	f1b8 0f00 	cmp.w	r8, #0
 8005e98:	dde9      	ble.n	8005e6e <__sflush_r+0xae>
 8005e9a:	6a21      	ldr	r1, [r4, #32]
 8005e9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005e9e:	4643      	mov	r3, r8
 8005ea0:	463a      	mov	r2, r7
 8005ea2:	4628      	mov	r0, r5
 8005ea4:	47b0      	blx	r6
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	dc08      	bgt.n	8005ebc <__sflush_r+0xfc>
 8005eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005eb2:	81a3      	strh	r3, [r4, #12]
 8005eb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ebc:	4407      	add	r7, r0
 8005ebe:	eba8 0800 	sub.w	r8, r8, r0
 8005ec2:	e7e7      	b.n	8005e94 <__sflush_r+0xd4>
 8005ec4:	20400001 	.word	0x20400001

08005ec8 <_fflush_r>:
 8005ec8:	b538      	push	{r3, r4, r5, lr}
 8005eca:	690b      	ldr	r3, [r1, #16]
 8005ecc:	4605      	mov	r5, r0
 8005ece:	460c      	mov	r4, r1
 8005ed0:	b913      	cbnz	r3, 8005ed8 <_fflush_r+0x10>
 8005ed2:	2500      	movs	r5, #0
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	bd38      	pop	{r3, r4, r5, pc}
 8005ed8:	b118      	cbz	r0, 8005ee2 <_fflush_r+0x1a>
 8005eda:	6a03      	ldr	r3, [r0, #32]
 8005edc:	b90b      	cbnz	r3, 8005ee2 <_fflush_r+0x1a>
 8005ede:	f7ff fd5b 	bl	8005998 <__sinit>
 8005ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d0f3      	beq.n	8005ed2 <_fflush_r+0xa>
 8005eea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005eec:	07d0      	lsls	r0, r2, #31
 8005eee:	d404      	bmi.n	8005efa <_fflush_r+0x32>
 8005ef0:	0599      	lsls	r1, r3, #22
 8005ef2:	d402      	bmi.n	8005efa <_fflush_r+0x32>
 8005ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ef6:	f7ff fe42 	bl	8005b7e <__retarget_lock_acquire_recursive>
 8005efa:	4628      	mov	r0, r5
 8005efc:	4621      	mov	r1, r4
 8005efe:	f7ff ff5f 	bl	8005dc0 <__sflush_r>
 8005f02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f04:	07da      	lsls	r2, r3, #31
 8005f06:	4605      	mov	r5, r0
 8005f08:	d4e4      	bmi.n	8005ed4 <_fflush_r+0xc>
 8005f0a:	89a3      	ldrh	r3, [r4, #12]
 8005f0c:	059b      	lsls	r3, r3, #22
 8005f0e:	d4e1      	bmi.n	8005ed4 <_fflush_r+0xc>
 8005f10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f12:	f7ff fe35 	bl	8005b80 <__retarget_lock_release_recursive>
 8005f16:	e7dd      	b.n	8005ed4 <_fflush_r+0xc>

08005f18 <fiprintf>:
 8005f18:	b40e      	push	{r1, r2, r3}
 8005f1a:	b503      	push	{r0, r1, lr}
 8005f1c:	4601      	mov	r1, r0
 8005f1e:	ab03      	add	r3, sp, #12
 8005f20:	4805      	ldr	r0, [pc, #20]	@ (8005f38 <fiprintf+0x20>)
 8005f22:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f26:	6800      	ldr	r0, [r0, #0]
 8005f28:	9301      	str	r3, [sp, #4]
 8005f2a:	f000 f847 	bl	8005fbc <_vfiprintf_r>
 8005f2e:	b002      	add	sp, #8
 8005f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f34:	b003      	add	sp, #12
 8005f36:	4770      	bx	lr
 8005f38:	200027bc 	.word	0x200027bc

08005f3c <_sbrk_r>:
 8005f3c:	b538      	push	{r3, r4, r5, lr}
 8005f3e:	4d06      	ldr	r5, [pc, #24]	@ (8005f58 <_sbrk_r+0x1c>)
 8005f40:	2300      	movs	r3, #0
 8005f42:	4604      	mov	r4, r0
 8005f44:	4608      	mov	r0, r1
 8005f46:	602b      	str	r3, [r5, #0]
 8005f48:	f7fb fa68 	bl	800141c <_sbrk>
 8005f4c:	1c43      	adds	r3, r0, #1
 8005f4e:	d102      	bne.n	8005f56 <_sbrk_r+0x1a>
 8005f50:	682b      	ldr	r3, [r5, #0]
 8005f52:	b103      	cbz	r3, 8005f56 <_sbrk_r+0x1a>
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	bd38      	pop	{r3, r4, r5, pc}
 8005f58:	20002bcc 	.word	0x20002bcc

08005f5c <abort>:
 8005f5c:	b508      	push	{r3, lr}
 8005f5e:	2006      	movs	r0, #6
 8005f60:	f000 fb8c 	bl	800667c <raise>
 8005f64:	2001      	movs	r0, #1
 8005f66:	f7fb f9e1 	bl	800132c <_exit>

08005f6a <__sfputc_r>:
 8005f6a:	6893      	ldr	r3, [r2, #8]
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	b410      	push	{r4}
 8005f72:	6093      	str	r3, [r2, #8]
 8005f74:	da08      	bge.n	8005f88 <__sfputc_r+0x1e>
 8005f76:	6994      	ldr	r4, [r2, #24]
 8005f78:	42a3      	cmp	r3, r4
 8005f7a:	db01      	blt.n	8005f80 <__sfputc_r+0x16>
 8005f7c:	290a      	cmp	r1, #10
 8005f7e:	d103      	bne.n	8005f88 <__sfputc_r+0x1e>
 8005f80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f84:	f000 babe 	b.w	8006504 <__swbuf_r>
 8005f88:	6813      	ldr	r3, [r2, #0]
 8005f8a:	1c58      	adds	r0, r3, #1
 8005f8c:	6010      	str	r0, [r2, #0]
 8005f8e:	7019      	strb	r1, [r3, #0]
 8005f90:	4608      	mov	r0, r1
 8005f92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <__sfputs_r>:
 8005f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	460f      	mov	r7, r1
 8005f9e:	4614      	mov	r4, r2
 8005fa0:	18d5      	adds	r5, r2, r3
 8005fa2:	42ac      	cmp	r4, r5
 8005fa4:	d101      	bne.n	8005faa <__sfputs_r+0x12>
 8005fa6:	2000      	movs	r0, #0
 8005fa8:	e007      	b.n	8005fba <__sfputs_r+0x22>
 8005faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fae:	463a      	mov	r2, r7
 8005fb0:	4630      	mov	r0, r6
 8005fb2:	f7ff ffda 	bl	8005f6a <__sfputc_r>
 8005fb6:	1c43      	adds	r3, r0, #1
 8005fb8:	d1f3      	bne.n	8005fa2 <__sfputs_r+0xa>
 8005fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005fbc <_vfiprintf_r>:
 8005fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc0:	460d      	mov	r5, r1
 8005fc2:	b09d      	sub	sp, #116	@ 0x74
 8005fc4:	4614      	mov	r4, r2
 8005fc6:	4698      	mov	r8, r3
 8005fc8:	4606      	mov	r6, r0
 8005fca:	b118      	cbz	r0, 8005fd4 <_vfiprintf_r+0x18>
 8005fcc:	6a03      	ldr	r3, [r0, #32]
 8005fce:	b90b      	cbnz	r3, 8005fd4 <_vfiprintf_r+0x18>
 8005fd0:	f7ff fce2 	bl	8005998 <__sinit>
 8005fd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fd6:	07d9      	lsls	r1, r3, #31
 8005fd8:	d405      	bmi.n	8005fe6 <_vfiprintf_r+0x2a>
 8005fda:	89ab      	ldrh	r3, [r5, #12]
 8005fdc:	059a      	lsls	r2, r3, #22
 8005fde:	d402      	bmi.n	8005fe6 <_vfiprintf_r+0x2a>
 8005fe0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fe2:	f7ff fdcc 	bl	8005b7e <__retarget_lock_acquire_recursive>
 8005fe6:	89ab      	ldrh	r3, [r5, #12]
 8005fe8:	071b      	lsls	r3, r3, #28
 8005fea:	d501      	bpl.n	8005ff0 <_vfiprintf_r+0x34>
 8005fec:	692b      	ldr	r3, [r5, #16]
 8005fee:	b99b      	cbnz	r3, 8006018 <_vfiprintf_r+0x5c>
 8005ff0:	4629      	mov	r1, r5
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	f000 fac4 	bl	8006580 <__swsetup_r>
 8005ff8:	b170      	cbz	r0, 8006018 <_vfiprintf_r+0x5c>
 8005ffa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ffc:	07dc      	lsls	r4, r3, #31
 8005ffe:	d504      	bpl.n	800600a <_vfiprintf_r+0x4e>
 8006000:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006004:	b01d      	add	sp, #116	@ 0x74
 8006006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800600a:	89ab      	ldrh	r3, [r5, #12]
 800600c:	0598      	lsls	r0, r3, #22
 800600e:	d4f7      	bmi.n	8006000 <_vfiprintf_r+0x44>
 8006010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006012:	f7ff fdb5 	bl	8005b80 <__retarget_lock_release_recursive>
 8006016:	e7f3      	b.n	8006000 <_vfiprintf_r+0x44>
 8006018:	2300      	movs	r3, #0
 800601a:	9309      	str	r3, [sp, #36]	@ 0x24
 800601c:	2320      	movs	r3, #32
 800601e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006022:	f8cd 800c 	str.w	r8, [sp, #12]
 8006026:	2330      	movs	r3, #48	@ 0x30
 8006028:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80061d8 <_vfiprintf_r+0x21c>
 800602c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006030:	f04f 0901 	mov.w	r9, #1
 8006034:	4623      	mov	r3, r4
 8006036:	469a      	mov	sl, r3
 8006038:	f813 2b01 	ldrb.w	r2, [r3], #1
 800603c:	b10a      	cbz	r2, 8006042 <_vfiprintf_r+0x86>
 800603e:	2a25      	cmp	r2, #37	@ 0x25
 8006040:	d1f9      	bne.n	8006036 <_vfiprintf_r+0x7a>
 8006042:	ebba 0b04 	subs.w	fp, sl, r4
 8006046:	d00b      	beq.n	8006060 <_vfiprintf_r+0xa4>
 8006048:	465b      	mov	r3, fp
 800604a:	4622      	mov	r2, r4
 800604c:	4629      	mov	r1, r5
 800604e:	4630      	mov	r0, r6
 8006050:	f7ff ffa2 	bl	8005f98 <__sfputs_r>
 8006054:	3001      	adds	r0, #1
 8006056:	f000 80a7 	beq.w	80061a8 <_vfiprintf_r+0x1ec>
 800605a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800605c:	445a      	add	r2, fp
 800605e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006060:	f89a 3000 	ldrb.w	r3, [sl]
 8006064:	2b00      	cmp	r3, #0
 8006066:	f000 809f 	beq.w	80061a8 <_vfiprintf_r+0x1ec>
 800606a:	2300      	movs	r3, #0
 800606c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006074:	f10a 0a01 	add.w	sl, sl, #1
 8006078:	9304      	str	r3, [sp, #16]
 800607a:	9307      	str	r3, [sp, #28]
 800607c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006080:	931a      	str	r3, [sp, #104]	@ 0x68
 8006082:	4654      	mov	r4, sl
 8006084:	2205      	movs	r2, #5
 8006086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800608a:	4853      	ldr	r0, [pc, #332]	@ (80061d8 <_vfiprintf_r+0x21c>)
 800608c:	f7fa f8c8 	bl	8000220 <memchr>
 8006090:	9a04      	ldr	r2, [sp, #16]
 8006092:	b9d8      	cbnz	r0, 80060cc <_vfiprintf_r+0x110>
 8006094:	06d1      	lsls	r1, r2, #27
 8006096:	bf44      	itt	mi
 8006098:	2320      	movmi	r3, #32
 800609a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800609e:	0713      	lsls	r3, r2, #28
 80060a0:	bf44      	itt	mi
 80060a2:	232b      	movmi	r3, #43	@ 0x2b
 80060a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060a8:	f89a 3000 	ldrb.w	r3, [sl]
 80060ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80060ae:	d015      	beq.n	80060dc <_vfiprintf_r+0x120>
 80060b0:	9a07      	ldr	r2, [sp, #28]
 80060b2:	4654      	mov	r4, sl
 80060b4:	2000      	movs	r0, #0
 80060b6:	f04f 0c0a 	mov.w	ip, #10
 80060ba:	4621      	mov	r1, r4
 80060bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060c0:	3b30      	subs	r3, #48	@ 0x30
 80060c2:	2b09      	cmp	r3, #9
 80060c4:	d94b      	bls.n	800615e <_vfiprintf_r+0x1a2>
 80060c6:	b1b0      	cbz	r0, 80060f6 <_vfiprintf_r+0x13a>
 80060c8:	9207      	str	r2, [sp, #28]
 80060ca:	e014      	b.n	80060f6 <_vfiprintf_r+0x13a>
 80060cc:	eba0 0308 	sub.w	r3, r0, r8
 80060d0:	fa09 f303 	lsl.w	r3, r9, r3
 80060d4:	4313      	orrs	r3, r2
 80060d6:	9304      	str	r3, [sp, #16]
 80060d8:	46a2      	mov	sl, r4
 80060da:	e7d2      	b.n	8006082 <_vfiprintf_r+0xc6>
 80060dc:	9b03      	ldr	r3, [sp, #12]
 80060de:	1d19      	adds	r1, r3, #4
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	9103      	str	r1, [sp, #12]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	bfbb      	ittet	lt
 80060e8:	425b      	neglt	r3, r3
 80060ea:	f042 0202 	orrlt.w	r2, r2, #2
 80060ee:	9307      	strge	r3, [sp, #28]
 80060f0:	9307      	strlt	r3, [sp, #28]
 80060f2:	bfb8      	it	lt
 80060f4:	9204      	strlt	r2, [sp, #16]
 80060f6:	7823      	ldrb	r3, [r4, #0]
 80060f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80060fa:	d10a      	bne.n	8006112 <_vfiprintf_r+0x156>
 80060fc:	7863      	ldrb	r3, [r4, #1]
 80060fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006100:	d132      	bne.n	8006168 <_vfiprintf_r+0x1ac>
 8006102:	9b03      	ldr	r3, [sp, #12]
 8006104:	1d1a      	adds	r2, r3, #4
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	9203      	str	r2, [sp, #12]
 800610a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800610e:	3402      	adds	r4, #2
 8006110:	9305      	str	r3, [sp, #20]
 8006112:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80061e8 <_vfiprintf_r+0x22c>
 8006116:	7821      	ldrb	r1, [r4, #0]
 8006118:	2203      	movs	r2, #3
 800611a:	4650      	mov	r0, sl
 800611c:	f7fa f880 	bl	8000220 <memchr>
 8006120:	b138      	cbz	r0, 8006132 <_vfiprintf_r+0x176>
 8006122:	9b04      	ldr	r3, [sp, #16]
 8006124:	eba0 000a 	sub.w	r0, r0, sl
 8006128:	2240      	movs	r2, #64	@ 0x40
 800612a:	4082      	lsls	r2, r0
 800612c:	4313      	orrs	r3, r2
 800612e:	3401      	adds	r4, #1
 8006130:	9304      	str	r3, [sp, #16]
 8006132:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006136:	4829      	ldr	r0, [pc, #164]	@ (80061dc <_vfiprintf_r+0x220>)
 8006138:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800613c:	2206      	movs	r2, #6
 800613e:	f7fa f86f 	bl	8000220 <memchr>
 8006142:	2800      	cmp	r0, #0
 8006144:	d03f      	beq.n	80061c6 <_vfiprintf_r+0x20a>
 8006146:	4b26      	ldr	r3, [pc, #152]	@ (80061e0 <_vfiprintf_r+0x224>)
 8006148:	bb1b      	cbnz	r3, 8006192 <_vfiprintf_r+0x1d6>
 800614a:	9b03      	ldr	r3, [sp, #12]
 800614c:	3307      	adds	r3, #7
 800614e:	f023 0307 	bic.w	r3, r3, #7
 8006152:	3308      	adds	r3, #8
 8006154:	9303      	str	r3, [sp, #12]
 8006156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006158:	443b      	add	r3, r7
 800615a:	9309      	str	r3, [sp, #36]	@ 0x24
 800615c:	e76a      	b.n	8006034 <_vfiprintf_r+0x78>
 800615e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006162:	460c      	mov	r4, r1
 8006164:	2001      	movs	r0, #1
 8006166:	e7a8      	b.n	80060ba <_vfiprintf_r+0xfe>
 8006168:	2300      	movs	r3, #0
 800616a:	3401      	adds	r4, #1
 800616c:	9305      	str	r3, [sp, #20]
 800616e:	4619      	mov	r1, r3
 8006170:	f04f 0c0a 	mov.w	ip, #10
 8006174:	4620      	mov	r0, r4
 8006176:	f810 2b01 	ldrb.w	r2, [r0], #1
 800617a:	3a30      	subs	r2, #48	@ 0x30
 800617c:	2a09      	cmp	r2, #9
 800617e:	d903      	bls.n	8006188 <_vfiprintf_r+0x1cc>
 8006180:	2b00      	cmp	r3, #0
 8006182:	d0c6      	beq.n	8006112 <_vfiprintf_r+0x156>
 8006184:	9105      	str	r1, [sp, #20]
 8006186:	e7c4      	b.n	8006112 <_vfiprintf_r+0x156>
 8006188:	fb0c 2101 	mla	r1, ip, r1, r2
 800618c:	4604      	mov	r4, r0
 800618e:	2301      	movs	r3, #1
 8006190:	e7f0      	b.n	8006174 <_vfiprintf_r+0x1b8>
 8006192:	ab03      	add	r3, sp, #12
 8006194:	9300      	str	r3, [sp, #0]
 8006196:	462a      	mov	r2, r5
 8006198:	4b12      	ldr	r3, [pc, #72]	@ (80061e4 <_vfiprintf_r+0x228>)
 800619a:	a904      	add	r1, sp, #16
 800619c:	4630      	mov	r0, r6
 800619e:	f3af 8000 	nop.w
 80061a2:	4607      	mov	r7, r0
 80061a4:	1c78      	adds	r0, r7, #1
 80061a6:	d1d6      	bne.n	8006156 <_vfiprintf_r+0x19a>
 80061a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061aa:	07d9      	lsls	r1, r3, #31
 80061ac:	d405      	bmi.n	80061ba <_vfiprintf_r+0x1fe>
 80061ae:	89ab      	ldrh	r3, [r5, #12]
 80061b0:	059a      	lsls	r2, r3, #22
 80061b2:	d402      	bmi.n	80061ba <_vfiprintf_r+0x1fe>
 80061b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061b6:	f7ff fce3 	bl	8005b80 <__retarget_lock_release_recursive>
 80061ba:	89ab      	ldrh	r3, [r5, #12]
 80061bc:	065b      	lsls	r3, r3, #25
 80061be:	f53f af1f 	bmi.w	8006000 <_vfiprintf_r+0x44>
 80061c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061c4:	e71e      	b.n	8006004 <_vfiprintf_r+0x48>
 80061c6:	ab03      	add	r3, sp, #12
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	462a      	mov	r2, r5
 80061cc:	4b05      	ldr	r3, [pc, #20]	@ (80061e4 <_vfiprintf_r+0x228>)
 80061ce:	a904      	add	r1, sp, #16
 80061d0:	4630      	mov	r0, r6
 80061d2:	f000 f879 	bl	80062c8 <_printf_i>
 80061d6:	e7e4      	b.n	80061a2 <_vfiprintf_r+0x1e6>
 80061d8:	08006c83 	.word	0x08006c83
 80061dc:	08006c8d 	.word	0x08006c8d
 80061e0:	00000000 	.word	0x00000000
 80061e4:	08005f99 	.word	0x08005f99
 80061e8:	08006c89 	.word	0x08006c89

080061ec <_printf_common>:
 80061ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f0:	4616      	mov	r6, r2
 80061f2:	4698      	mov	r8, r3
 80061f4:	688a      	ldr	r2, [r1, #8]
 80061f6:	690b      	ldr	r3, [r1, #16]
 80061f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061fc:	4293      	cmp	r3, r2
 80061fe:	bfb8      	it	lt
 8006200:	4613      	movlt	r3, r2
 8006202:	6033      	str	r3, [r6, #0]
 8006204:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006208:	4607      	mov	r7, r0
 800620a:	460c      	mov	r4, r1
 800620c:	b10a      	cbz	r2, 8006212 <_printf_common+0x26>
 800620e:	3301      	adds	r3, #1
 8006210:	6033      	str	r3, [r6, #0]
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	0699      	lsls	r1, r3, #26
 8006216:	bf42      	ittt	mi
 8006218:	6833      	ldrmi	r3, [r6, #0]
 800621a:	3302      	addmi	r3, #2
 800621c:	6033      	strmi	r3, [r6, #0]
 800621e:	6825      	ldr	r5, [r4, #0]
 8006220:	f015 0506 	ands.w	r5, r5, #6
 8006224:	d106      	bne.n	8006234 <_printf_common+0x48>
 8006226:	f104 0a19 	add.w	sl, r4, #25
 800622a:	68e3      	ldr	r3, [r4, #12]
 800622c:	6832      	ldr	r2, [r6, #0]
 800622e:	1a9b      	subs	r3, r3, r2
 8006230:	42ab      	cmp	r3, r5
 8006232:	dc26      	bgt.n	8006282 <_printf_common+0x96>
 8006234:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006238:	6822      	ldr	r2, [r4, #0]
 800623a:	3b00      	subs	r3, #0
 800623c:	bf18      	it	ne
 800623e:	2301      	movne	r3, #1
 8006240:	0692      	lsls	r2, r2, #26
 8006242:	d42b      	bmi.n	800629c <_printf_common+0xb0>
 8006244:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006248:	4641      	mov	r1, r8
 800624a:	4638      	mov	r0, r7
 800624c:	47c8      	blx	r9
 800624e:	3001      	adds	r0, #1
 8006250:	d01e      	beq.n	8006290 <_printf_common+0xa4>
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	6922      	ldr	r2, [r4, #16]
 8006256:	f003 0306 	and.w	r3, r3, #6
 800625a:	2b04      	cmp	r3, #4
 800625c:	bf02      	ittt	eq
 800625e:	68e5      	ldreq	r5, [r4, #12]
 8006260:	6833      	ldreq	r3, [r6, #0]
 8006262:	1aed      	subeq	r5, r5, r3
 8006264:	68a3      	ldr	r3, [r4, #8]
 8006266:	bf0c      	ite	eq
 8006268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800626c:	2500      	movne	r5, #0
 800626e:	4293      	cmp	r3, r2
 8006270:	bfc4      	itt	gt
 8006272:	1a9b      	subgt	r3, r3, r2
 8006274:	18ed      	addgt	r5, r5, r3
 8006276:	2600      	movs	r6, #0
 8006278:	341a      	adds	r4, #26
 800627a:	42b5      	cmp	r5, r6
 800627c:	d11a      	bne.n	80062b4 <_printf_common+0xc8>
 800627e:	2000      	movs	r0, #0
 8006280:	e008      	b.n	8006294 <_printf_common+0xa8>
 8006282:	2301      	movs	r3, #1
 8006284:	4652      	mov	r2, sl
 8006286:	4641      	mov	r1, r8
 8006288:	4638      	mov	r0, r7
 800628a:	47c8      	blx	r9
 800628c:	3001      	adds	r0, #1
 800628e:	d103      	bne.n	8006298 <_printf_common+0xac>
 8006290:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006298:	3501      	adds	r5, #1
 800629a:	e7c6      	b.n	800622a <_printf_common+0x3e>
 800629c:	18e1      	adds	r1, r4, r3
 800629e:	1c5a      	adds	r2, r3, #1
 80062a0:	2030      	movs	r0, #48	@ 0x30
 80062a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062a6:	4422      	add	r2, r4
 80062a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062b0:	3302      	adds	r3, #2
 80062b2:	e7c7      	b.n	8006244 <_printf_common+0x58>
 80062b4:	2301      	movs	r3, #1
 80062b6:	4622      	mov	r2, r4
 80062b8:	4641      	mov	r1, r8
 80062ba:	4638      	mov	r0, r7
 80062bc:	47c8      	blx	r9
 80062be:	3001      	adds	r0, #1
 80062c0:	d0e6      	beq.n	8006290 <_printf_common+0xa4>
 80062c2:	3601      	adds	r6, #1
 80062c4:	e7d9      	b.n	800627a <_printf_common+0x8e>
	...

080062c8 <_printf_i>:
 80062c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062cc:	7e0f      	ldrb	r7, [r1, #24]
 80062ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062d0:	2f78      	cmp	r7, #120	@ 0x78
 80062d2:	4691      	mov	r9, r2
 80062d4:	4680      	mov	r8, r0
 80062d6:	460c      	mov	r4, r1
 80062d8:	469a      	mov	sl, r3
 80062da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062de:	d807      	bhi.n	80062f0 <_printf_i+0x28>
 80062e0:	2f62      	cmp	r7, #98	@ 0x62
 80062e2:	d80a      	bhi.n	80062fa <_printf_i+0x32>
 80062e4:	2f00      	cmp	r7, #0
 80062e6:	f000 80d1 	beq.w	800648c <_printf_i+0x1c4>
 80062ea:	2f58      	cmp	r7, #88	@ 0x58
 80062ec:	f000 80b8 	beq.w	8006460 <_printf_i+0x198>
 80062f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80062f8:	e03a      	b.n	8006370 <_printf_i+0xa8>
 80062fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80062fe:	2b15      	cmp	r3, #21
 8006300:	d8f6      	bhi.n	80062f0 <_printf_i+0x28>
 8006302:	a101      	add	r1, pc, #4	@ (adr r1, 8006308 <_printf_i+0x40>)
 8006304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006308:	08006361 	.word	0x08006361
 800630c:	08006375 	.word	0x08006375
 8006310:	080062f1 	.word	0x080062f1
 8006314:	080062f1 	.word	0x080062f1
 8006318:	080062f1 	.word	0x080062f1
 800631c:	080062f1 	.word	0x080062f1
 8006320:	08006375 	.word	0x08006375
 8006324:	080062f1 	.word	0x080062f1
 8006328:	080062f1 	.word	0x080062f1
 800632c:	080062f1 	.word	0x080062f1
 8006330:	080062f1 	.word	0x080062f1
 8006334:	08006473 	.word	0x08006473
 8006338:	0800639f 	.word	0x0800639f
 800633c:	0800642d 	.word	0x0800642d
 8006340:	080062f1 	.word	0x080062f1
 8006344:	080062f1 	.word	0x080062f1
 8006348:	08006495 	.word	0x08006495
 800634c:	080062f1 	.word	0x080062f1
 8006350:	0800639f 	.word	0x0800639f
 8006354:	080062f1 	.word	0x080062f1
 8006358:	080062f1 	.word	0x080062f1
 800635c:	08006435 	.word	0x08006435
 8006360:	6833      	ldr	r3, [r6, #0]
 8006362:	1d1a      	adds	r2, r3, #4
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	6032      	str	r2, [r6, #0]
 8006368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800636c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006370:	2301      	movs	r3, #1
 8006372:	e09c      	b.n	80064ae <_printf_i+0x1e6>
 8006374:	6833      	ldr	r3, [r6, #0]
 8006376:	6820      	ldr	r0, [r4, #0]
 8006378:	1d19      	adds	r1, r3, #4
 800637a:	6031      	str	r1, [r6, #0]
 800637c:	0606      	lsls	r6, r0, #24
 800637e:	d501      	bpl.n	8006384 <_printf_i+0xbc>
 8006380:	681d      	ldr	r5, [r3, #0]
 8006382:	e003      	b.n	800638c <_printf_i+0xc4>
 8006384:	0645      	lsls	r5, r0, #25
 8006386:	d5fb      	bpl.n	8006380 <_printf_i+0xb8>
 8006388:	f9b3 5000 	ldrsh.w	r5, [r3]
 800638c:	2d00      	cmp	r5, #0
 800638e:	da03      	bge.n	8006398 <_printf_i+0xd0>
 8006390:	232d      	movs	r3, #45	@ 0x2d
 8006392:	426d      	negs	r5, r5
 8006394:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006398:	4858      	ldr	r0, [pc, #352]	@ (80064fc <_printf_i+0x234>)
 800639a:	230a      	movs	r3, #10
 800639c:	e011      	b.n	80063c2 <_printf_i+0xfa>
 800639e:	6821      	ldr	r1, [r4, #0]
 80063a0:	6833      	ldr	r3, [r6, #0]
 80063a2:	0608      	lsls	r0, r1, #24
 80063a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80063a8:	d402      	bmi.n	80063b0 <_printf_i+0xe8>
 80063aa:	0649      	lsls	r1, r1, #25
 80063ac:	bf48      	it	mi
 80063ae:	b2ad      	uxthmi	r5, r5
 80063b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80063b2:	4852      	ldr	r0, [pc, #328]	@ (80064fc <_printf_i+0x234>)
 80063b4:	6033      	str	r3, [r6, #0]
 80063b6:	bf14      	ite	ne
 80063b8:	230a      	movne	r3, #10
 80063ba:	2308      	moveq	r3, #8
 80063bc:	2100      	movs	r1, #0
 80063be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063c2:	6866      	ldr	r6, [r4, #4]
 80063c4:	60a6      	str	r6, [r4, #8]
 80063c6:	2e00      	cmp	r6, #0
 80063c8:	db05      	blt.n	80063d6 <_printf_i+0x10e>
 80063ca:	6821      	ldr	r1, [r4, #0]
 80063cc:	432e      	orrs	r6, r5
 80063ce:	f021 0104 	bic.w	r1, r1, #4
 80063d2:	6021      	str	r1, [r4, #0]
 80063d4:	d04b      	beq.n	800646e <_printf_i+0x1a6>
 80063d6:	4616      	mov	r6, r2
 80063d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80063dc:	fb03 5711 	mls	r7, r3, r1, r5
 80063e0:	5dc7      	ldrb	r7, [r0, r7]
 80063e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063e6:	462f      	mov	r7, r5
 80063e8:	42bb      	cmp	r3, r7
 80063ea:	460d      	mov	r5, r1
 80063ec:	d9f4      	bls.n	80063d8 <_printf_i+0x110>
 80063ee:	2b08      	cmp	r3, #8
 80063f0:	d10b      	bne.n	800640a <_printf_i+0x142>
 80063f2:	6823      	ldr	r3, [r4, #0]
 80063f4:	07df      	lsls	r7, r3, #31
 80063f6:	d508      	bpl.n	800640a <_printf_i+0x142>
 80063f8:	6923      	ldr	r3, [r4, #16]
 80063fa:	6861      	ldr	r1, [r4, #4]
 80063fc:	4299      	cmp	r1, r3
 80063fe:	bfde      	ittt	le
 8006400:	2330      	movle	r3, #48	@ 0x30
 8006402:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006406:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800640a:	1b92      	subs	r2, r2, r6
 800640c:	6122      	str	r2, [r4, #16]
 800640e:	f8cd a000 	str.w	sl, [sp]
 8006412:	464b      	mov	r3, r9
 8006414:	aa03      	add	r2, sp, #12
 8006416:	4621      	mov	r1, r4
 8006418:	4640      	mov	r0, r8
 800641a:	f7ff fee7 	bl	80061ec <_printf_common>
 800641e:	3001      	adds	r0, #1
 8006420:	d14a      	bne.n	80064b8 <_printf_i+0x1f0>
 8006422:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006426:	b004      	add	sp, #16
 8006428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800642c:	6823      	ldr	r3, [r4, #0]
 800642e:	f043 0320 	orr.w	r3, r3, #32
 8006432:	6023      	str	r3, [r4, #0]
 8006434:	4832      	ldr	r0, [pc, #200]	@ (8006500 <_printf_i+0x238>)
 8006436:	2778      	movs	r7, #120	@ 0x78
 8006438:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	6831      	ldr	r1, [r6, #0]
 8006440:	061f      	lsls	r7, r3, #24
 8006442:	f851 5b04 	ldr.w	r5, [r1], #4
 8006446:	d402      	bmi.n	800644e <_printf_i+0x186>
 8006448:	065f      	lsls	r7, r3, #25
 800644a:	bf48      	it	mi
 800644c:	b2ad      	uxthmi	r5, r5
 800644e:	6031      	str	r1, [r6, #0]
 8006450:	07d9      	lsls	r1, r3, #31
 8006452:	bf44      	itt	mi
 8006454:	f043 0320 	orrmi.w	r3, r3, #32
 8006458:	6023      	strmi	r3, [r4, #0]
 800645a:	b11d      	cbz	r5, 8006464 <_printf_i+0x19c>
 800645c:	2310      	movs	r3, #16
 800645e:	e7ad      	b.n	80063bc <_printf_i+0xf4>
 8006460:	4826      	ldr	r0, [pc, #152]	@ (80064fc <_printf_i+0x234>)
 8006462:	e7e9      	b.n	8006438 <_printf_i+0x170>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	f023 0320 	bic.w	r3, r3, #32
 800646a:	6023      	str	r3, [r4, #0]
 800646c:	e7f6      	b.n	800645c <_printf_i+0x194>
 800646e:	4616      	mov	r6, r2
 8006470:	e7bd      	b.n	80063ee <_printf_i+0x126>
 8006472:	6833      	ldr	r3, [r6, #0]
 8006474:	6825      	ldr	r5, [r4, #0]
 8006476:	6961      	ldr	r1, [r4, #20]
 8006478:	1d18      	adds	r0, r3, #4
 800647a:	6030      	str	r0, [r6, #0]
 800647c:	062e      	lsls	r6, r5, #24
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	d501      	bpl.n	8006486 <_printf_i+0x1be>
 8006482:	6019      	str	r1, [r3, #0]
 8006484:	e002      	b.n	800648c <_printf_i+0x1c4>
 8006486:	0668      	lsls	r0, r5, #25
 8006488:	d5fb      	bpl.n	8006482 <_printf_i+0x1ba>
 800648a:	8019      	strh	r1, [r3, #0]
 800648c:	2300      	movs	r3, #0
 800648e:	6123      	str	r3, [r4, #16]
 8006490:	4616      	mov	r6, r2
 8006492:	e7bc      	b.n	800640e <_printf_i+0x146>
 8006494:	6833      	ldr	r3, [r6, #0]
 8006496:	1d1a      	adds	r2, r3, #4
 8006498:	6032      	str	r2, [r6, #0]
 800649a:	681e      	ldr	r6, [r3, #0]
 800649c:	6862      	ldr	r2, [r4, #4]
 800649e:	2100      	movs	r1, #0
 80064a0:	4630      	mov	r0, r6
 80064a2:	f7f9 febd 	bl	8000220 <memchr>
 80064a6:	b108      	cbz	r0, 80064ac <_printf_i+0x1e4>
 80064a8:	1b80      	subs	r0, r0, r6
 80064aa:	6060      	str	r0, [r4, #4]
 80064ac:	6863      	ldr	r3, [r4, #4]
 80064ae:	6123      	str	r3, [r4, #16]
 80064b0:	2300      	movs	r3, #0
 80064b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064b6:	e7aa      	b.n	800640e <_printf_i+0x146>
 80064b8:	6923      	ldr	r3, [r4, #16]
 80064ba:	4632      	mov	r2, r6
 80064bc:	4649      	mov	r1, r9
 80064be:	4640      	mov	r0, r8
 80064c0:	47d0      	blx	sl
 80064c2:	3001      	adds	r0, #1
 80064c4:	d0ad      	beq.n	8006422 <_printf_i+0x15a>
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	079b      	lsls	r3, r3, #30
 80064ca:	d413      	bmi.n	80064f4 <_printf_i+0x22c>
 80064cc:	68e0      	ldr	r0, [r4, #12]
 80064ce:	9b03      	ldr	r3, [sp, #12]
 80064d0:	4298      	cmp	r0, r3
 80064d2:	bfb8      	it	lt
 80064d4:	4618      	movlt	r0, r3
 80064d6:	e7a6      	b.n	8006426 <_printf_i+0x15e>
 80064d8:	2301      	movs	r3, #1
 80064da:	4632      	mov	r2, r6
 80064dc:	4649      	mov	r1, r9
 80064de:	4640      	mov	r0, r8
 80064e0:	47d0      	blx	sl
 80064e2:	3001      	adds	r0, #1
 80064e4:	d09d      	beq.n	8006422 <_printf_i+0x15a>
 80064e6:	3501      	adds	r5, #1
 80064e8:	68e3      	ldr	r3, [r4, #12]
 80064ea:	9903      	ldr	r1, [sp, #12]
 80064ec:	1a5b      	subs	r3, r3, r1
 80064ee:	42ab      	cmp	r3, r5
 80064f0:	dcf2      	bgt.n	80064d8 <_printf_i+0x210>
 80064f2:	e7eb      	b.n	80064cc <_printf_i+0x204>
 80064f4:	2500      	movs	r5, #0
 80064f6:	f104 0619 	add.w	r6, r4, #25
 80064fa:	e7f5      	b.n	80064e8 <_printf_i+0x220>
 80064fc:	08006c94 	.word	0x08006c94
 8006500:	08006ca5 	.word	0x08006ca5

08006504 <__swbuf_r>:
 8006504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006506:	460e      	mov	r6, r1
 8006508:	4614      	mov	r4, r2
 800650a:	4605      	mov	r5, r0
 800650c:	b118      	cbz	r0, 8006516 <__swbuf_r+0x12>
 800650e:	6a03      	ldr	r3, [r0, #32]
 8006510:	b90b      	cbnz	r3, 8006516 <__swbuf_r+0x12>
 8006512:	f7ff fa41 	bl	8005998 <__sinit>
 8006516:	69a3      	ldr	r3, [r4, #24]
 8006518:	60a3      	str	r3, [r4, #8]
 800651a:	89a3      	ldrh	r3, [r4, #12]
 800651c:	071a      	lsls	r2, r3, #28
 800651e:	d501      	bpl.n	8006524 <__swbuf_r+0x20>
 8006520:	6923      	ldr	r3, [r4, #16]
 8006522:	b943      	cbnz	r3, 8006536 <__swbuf_r+0x32>
 8006524:	4621      	mov	r1, r4
 8006526:	4628      	mov	r0, r5
 8006528:	f000 f82a 	bl	8006580 <__swsetup_r>
 800652c:	b118      	cbz	r0, 8006536 <__swbuf_r+0x32>
 800652e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006532:	4638      	mov	r0, r7
 8006534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	6922      	ldr	r2, [r4, #16]
 800653a:	1a98      	subs	r0, r3, r2
 800653c:	6963      	ldr	r3, [r4, #20]
 800653e:	b2f6      	uxtb	r6, r6
 8006540:	4283      	cmp	r3, r0
 8006542:	4637      	mov	r7, r6
 8006544:	dc05      	bgt.n	8006552 <__swbuf_r+0x4e>
 8006546:	4621      	mov	r1, r4
 8006548:	4628      	mov	r0, r5
 800654a:	f7ff fcbd 	bl	8005ec8 <_fflush_r>
 800654e:	2800      	cmp	r0, #0
 8006550:	d1ed      	bne.n	800652e <__swbuf_r+0x2a>
 8006552:	68a3      	ldr	r3, [r4, #8]
 8006554:	3b01      	subs	r3, #1
 8006556:	60a3      	str	r3, [r4, #8]
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	1c5a      	adds	r2, r3, #1
 800655c:	6022      	str	r2, [r4, #0]
 800655e:	701e      	strb	r6, [r3, #0]
 8006560:	6962      	ldr	r2, [r4, #20]
 8006562:	1c43      	adds	r3, r0, #1
 8006564:	429a      	cmp	r2, r3
 8006566:	d004      	beq.n	8006572 <__swbuf_r+0x6e>
 8006568:	89a3      	ldrh	r3, [r4, #12]
 800656a:	07db      	lsls	r3, r3, #31
 800656c:	d5e1      	bpl.n	8006532 <__swbuf_r+0x2e>
 800656e:	2e0a      	cmp	r6, #10
 8006570:	d1df      	bne.n	8006532 <__swbuf_r+0x2e>
 8006572:	4621      	mov	r1, r4
 8006574:	4628      	mov	r0, r5
 8006576:	f7ff fca7 	bl	8005ec8 <_fflush_r>
 800657a:	2800      	cmp	r0, #0
 800657c:	d0d9      	beq.n	8006532 <__swbuf_r+0x2e>
 800657e:	e7d6      	b.n	800652e <__swbuf_r+0x2a>

08006580 <__swsetup_r>:
 8006580:	b538      	push	{r3, r4, r5, lr}
 8006582:	4b29      	ldr	r3, [pc, #164]	@ (8006628 <__swsetup_r+0xa8>)
 8006584:	4605      	mov	r5, r0
 8006586:	6818      	ldr	r0, [r3, #0]
 8006588:	460c      	mov	r4, r1
 800658a:	b118      	cbz	r0, 8006594 <__swsetup_r+0x14>
 800658c:	6a03      	ldr	r3, [r0, #32]
 800658e:	b90b      	cbnz	r3, 8006594 <__swsetup_r+0x14>
 8006590:	f7ff fa02 	bl	8005998 <__sinit>
 8006594:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006598:	0719      	lsls	r1, r3, #28
 800659a:	d422      	bmi.n	80065e2 <__swsetup_r+0x62>
 800659c:	06da      	lsls	r2, r3, #27
 800659e:	d407      	bmi.n	80065b0 <__swsetup_r+0x30>
 80065a0:	2209      	movs	r2, #9
 80065a2:	602a      	str	r2, [r5, #0]
 80065a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065a8:	81a3      	strh	r3, [r4, #12]
 80065aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065ae:	e033      	b.n	8006618 <__swsetup_r+0x98>
 80065b0:	0758      	lsls	r0, r3, #29
 80065b2:	d512      	bpl.n	80065da <__swsetup_r+0x5a>
 80065b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065b6:	b141      	cbz	r1, 80065ca <__swsetup_r+0x4a>
 80065b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065bc:	4299      	cmp	r1, r3
 80065be:	d002      	beq.n	80065c6 <__swsetup_r+0x46>
 80065c0:	4628      	mov	r0, r5
 80065c2:	f7ff fafd 	bl	8005bc0 <_free_r>
 80065c6:	2300      	movs	r3, #0
 80065c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80065ca:	89a3      	ldrh	r3, [r4, #12]
 80065cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80065d0:	81a3      	strh	r3, [r4, #12]
 80065d2:	2300      	movs	r3, #0
 80065d4:	6063      	str	r3, [r4, #4]
 80065d6:	6923      	ldr	r3, [r4, #16]
 80065d8:	6023      	str	r3, [r4, #0]
 80065da:	89a3      	ldrh	r3, [r4, #12]
 80065dc:	f043 0308 	orr.w	r3, r3, #8
 80065e0:	81a3      	strh	r3, [r4, #12]
 80065e2:	6923      	ldr	r3, [r4, #16]
 80065e4:	b94b      	cbnz	r3, 80065fa <__swsetup_r+0x7a>
 80065e6:	89a3      	ldrh	r3, [r4, #12]
 80065e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80065ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065f0:	d003      	beq.n	80065fa <__swsetup_r+0x7a>
 80065f2:	4621      	mov	r1, r4
 80065f4:	4628      	mov	r0, r5
 80065f6:	f000 f883 	bl	8006700 <__smakebuf_r>
 80065fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065fe:	f013 0201 	ands.w	r2, r3, #1
 8006602:	d00a      	beq.n	800661a <__swsetup_r+0x9a>
 8006604:	2200      	movs	r2, #0
 8006606:	60a2      	str	r2, [r4, #8]
 8006608:	6962      	ldr	r2, [r4, #20]
 800660a:	4252      	negs	r2, r2
 800660c:	61a2      	str	r2, [r4, #24]
 800660e:	6922      	ldr	r2, [r4, #16]
 8006610:	b942      	cbnz	r2, 8006624 <__swsetup_r+0xa4>
 8006612:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006616:	d1c5      	bne.n	80065a4 <__swsetup_r+0x24>
 8006618:	bd38      	pop	{r3, r4, r5, pc}
 800661a:	0799      	lsls	r1, r3, #30
 800661c:	bf58      	it	pl
 800661e:	6962      	ldrpl	r2, [r4, #20]
 8006620:	60a2      	str	r2, [r4, #8]
 8006622:	e7f4      	b.n	800660e <__swsetup_r+0x8e>
 8006624:	2000      	movs	r0, #0
 8006626:	e7f7      	b.n	8006618 <__swsetup_r+0x98>
 8006628:	200027bc 	.word	0x200027bc

0800662c <_raise_r>:
 800662c:	291f      	cmp	r1, #31
 800662e:	b538      	push	{r3, r4, r5, lr}
 8006630:	4605      	mov	r5, r0
 8006632:	460c      	mov	r4, r1
 8006634:	d904      	bls.n	8006640 <_raise_r+0x14>
 8006636:	2316      	movs	r3, #22
 8006638:	6003      	str	r3, [r0, #0]
 800663a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800663e:	bd38      	pop	{r3, r4, r5, pc}
 8006640:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006642:	b112      	cbz	r2, 800664a <_raise_r+0x1e>
 8006644:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006648:	b94b      	cbnz	r3, 800665e <_raise_r+0x32>
 800664a:	4628      	mov	r0, r5
 800664c:	f000 f830 	bl	80066b0 <_getpid_r>
 8006650:	4622      	mov	r2, r4
 8006652:	4601      	mov	r1, r0
 8006654:	4628      	mov	r0, r5
 8006656:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800665a:	f000 b817 	b.w	800668c <_kill_r>
 800665e:	2b01      	cmp	r3, #1
 8006660:	d00a      	beq.n	8006678 <_raise_r+0x4c>
 8006662:	1c59      	adds	r1, r3, #1
 8006664:	d103      	bne.n	800666e <_raise_r+0x42>
 8006666:	2316      	movs	r3, #22
 8006668:	6003      	str	r3, [r0, #0]
 800666a:	2001      	movs	r0, #1
 800666c:	e7e7      	b.n	800663e <_raise_r+0x12>
 800666e:	2100      	movs	r1, #0
 8006670:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006674:	4620      	mov	r0, r4
 8006676:	4798      	blx	r3
 8006678:	2000      	movs	r0, #0
 800667a:	e7e0      	b.n	800663e <_raise_r+0x12>

0800667c <raise>:
 800667c:	4b02      	ldr	r3, [pc, #8]	@ (8006688 <raise+0xc>)
 800667e:	4601      	mov	r1, r0
 8006680:	6818      	ldr	r0, [r3, #0]
 8006682:	f7ff bfd3 	b.w	800662c <_raise_r>
 8006686:	bf00      	nop
 8006688:	200027bc 	.word	0x200027bc

0800668c <_kill_r>:
 800668c:	b538      	push	{r3, r4, r5, lr}
 800668e:	4d07      	ldr	r5, [pc, #28]	@ (80066ac <_kill_r+0x20>)
 8006690:	2300      	movs	r3, #0
 8006692:	4604      	mov	r4, r0
 8006694:	4608      	mov	r0, r1
 8006696:	4611      	mov	r1, r2
 8006698:	602b      	str	r3, [r5, #0]
 800669a:	f7fa fe37 	bl	800130c <_kill>
 800669e:	1c43      	adds	r3, r0, #1
 80066a0:	d102      	bne.n	80066a8 <_kill_r+0x1c>
 80066a2:	682b      	ldr	r3, [r5, #0]
 80066a4:	b103      	cbz	r3, 80066a8 <_kill_r+0x1c>
 80066a6:	6023      	str	r3, [r4, #0]
 80066a8:	bd38      	pop	{r3, r4, r5, pc}
 80066aa:	bf00      	nop
 80066ac:	20002bcc 	.word	0x20002bcc

080066b0 <_getpid_r>:
 80066b0:	f7fa be24 	b.w	80012fc <_getpid>

080066b4 <__swhatbuf_r>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	460c      	mov	r4, r1
 80066b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066bc:	2900      	cmp	r1, #0
 80066be:	b096      	sub	sp, #88	@ 0x58
 80066c0:	4615      	mov	r5, r2
 80066c2:	461e      	mov	r6, r3
 80066c4:	da0d      	bge.n	80066e2 <__swhatbuf_r+0x2e>
 80066c6:	89a3      	ldrh	r3, [r4, #12]
 80066c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80066cc:	f04f 0100 	mov.w	r1, #0
 80066d0:	bf14      	ite	ne
 80066d2:	2340      	movne	r3, #64	@ 0x40
 80066d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80066d8:	2000      	movs	r0, #0
 80066da:	6031      	str	r1, [r6, #0]
 80066dc:	602b      	str	r3, [r5, #0]
 80066de:	b016      	add	sp, #88	@ 0x58
 80066e0:	bd70      	pop	{r4, r5, r6, pc}
 80066e2:	466a      	mov	r2, sp
 80066e4:	f000 f848 	bl	8006778 <_fstat_r>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	dbec      	blt.n	80066c6 <__swhatbuf_r+0x12>
 80066ec:	9901      	ldr	r1, [sp, #4]
 80066ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80066f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80066f6:	4259      	negs	r1, r3
 80066f8:	4159      	adcs	r1, r3
 80066fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066fe:	e7eb      	b.n	80066d8 <__swhatbuf_r+0x24>

08006700 <__smakebuf_r>:
 8006700:	898b      	ldrh	r3, [r1, #12]
 8006702:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006704:	079d      	lsls	r5, r3, #30
 8006706:	4606      	mov	r6, r0
 8006708:	460c      	mov	r4, r1
 800670a:	d507      	bpl.n	800671c <__smakebuf_r+0x1c>
 800670c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	6123      	str	r3, [r4, #16]
 8006714:	2301      	movs	r3, #1
 8006716:	6163      	str	r3, [r4, #20]
 8006718:	b003      	add	sp, #12
 800671a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800671c:	ab01      	add	r3, sp, #4
 800671e:	466a      	mov	r2, sp
 8006720:	f7ff ffc8 	bl	80066b4 <__swhatbuf_r>
 8006724:	9f00      	ldr	r7, [sp, #0]
 8006726:	4605      	mov	r5, r0
 8006728:	4639      	mov	r1, r7
 800672a:	4630      	mov	r0, r6
 800672c:	f7ff fabc 	bl	8005ca8 <_malloc_r>
 8006730:	b948      	cbnz	r0, 8006746 <__smakebuf_r+0x46>
 8006732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006736:	059a      	lsls	r2, r3, #22
 8006738:	d4ee      	bmi.n	8006718 <__smakebuf_r+0x18>
 800673a:	f023 0303 	bic.w	r3, r3, #3
 800673e:	f043 0302 	orr.w	r3, r3, #2
 8006742:	81a3      	strh	r3, [r4, #12]
 8006744:	e7e2      	b.n	800670c <__smakebuf_r+0xc>
 8006746:	89a3      	ldrh	r3, [r4, #12]
 8006748:	6020      	str	r0, [r4, #0]
 800674a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800674e:	81a3      	strh	r3, [r4, #12]
 8006750:	9b01      	ldr	r3, [sp, #4]
 8006752:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006756:	b15b      	cbz	r3, 8006770 <__smakebuf_r+0x70>
 8006758:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800675c:	4630      	mov	r0, r6
 800675e:	f000 f81d 	bl	800679c <_isatty_r>
 8006762:	b128      	cbz	r0, 8006770 <__smakebuf_r+0x70>
 8006764:	89a3      	ldrh	r3, [r4, #12]
 8006766:	f023 0303 	bic.w	r3, r3, #3
 800676a:	f043 0301 	orr.w	r3, r3, #1
 800676e:	81a3      	strh	r3, [r4, #12]
 8006770:	89a3      	ldrh	r3, [r4, #12]
 8006772:	431d      	orrs	r5, r3
 8006774:	81a5      	strh	r5, [r4, #12]
 8006776:	e7cf      	b.n	8006718 <__smakebuf_r+0x18>

08006778 <_fstat_r>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	4d07      	ldr	r5, [pc, #28]	@ (8006798 <_fstat_r+0x20>)
 800677c:	2300      	movs	r3, #0
 800677e:	4604      	mov	r4, r0
 8006780:	4608      	mov	r0, r1
 8006782:	4611      	mov	r1, r2
 8006784:	602b      	str	r3, [r5, #0]
 8006786:	f7fa fe21 	bl	80013cc <_fstat>
 800678a:	1c43      	adds	r3, r0, #1
 800678c:	d102      	bne.n	8006794 <_fstat_r+0x1c>
 800678e:	682b      	ldr	r3, [r5, #0]
 8006790:	b103      	cbz	r3, 8006794 <_fstat_r+0x1c>
 8006792:	6023      	str	r3, [r4, #0]
 8006794:	bd38      	pop	{r3, r4, r5, pc}
 8006796:	bf00      	nop
 8006798:	20002bcc 	.word	0x20002bcc

0800679c <_isatty_r>:
 800679c:	b538      	push	{r3, r4, r5, lr}
 800679e:	4d06      	ldr	r5, [pc, #24]	@ (80067b8 <_isatty_r+0x1c>)
 80067a0:	2300      	movs	r3, #0
 80067a2:	4604      	mov	r4, r0
 80067a4:	4608      	mov	r0, r1
 80067a6:	602b      	str	r3, [r5, #0]
 80067a8:	f7fa fe20 	bl	80013ec <_isatty>
 80067ac:	1c43      	adds	r3, r0, #1
 80067ae:	d102      	bne.n	80067b6 <_isatty_r+0x1a>
 80067b0:	682b      	ldr	r3, [r5, #0]
 80067b2:	b103      	cbz	r3, 80067b6 <_isatty_r+0x1a>
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	bd38      	pop	{r3, r4, r5, pc}
 80067b8:	20002bcc 	.word	0x20002bcc

080067bc <_init>:
 80067bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067be:	bf00      	nop
 80067c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067c2:	bc08      	pop	{r3}
 80067c4:	469e      	mov	lr, r3
 80067c6:	4770      	bx	lr

080067c8 <_fini>:
 80067c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ca:	bf00      	nop
 80067cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ce:	bc08      	pop	{r3}
 80067d0:	469e      	mov	lr, r3
 80067d2:	4770      	bx	lr
