<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p601" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_601{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t2_601{left:791px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3_601{left:837px;bottom:68px;letter-spacing:0.1px;}
#t4_601{left:96px;bottom:1088px;}
#t5_601{left:122px;bottom:1088px;letter-spacing:-0.15px;}
#t6_601{left:157px;bottom:1088px;letter-spacing:-0.17px;}
#t7_601{left:96px;bottom:1063px;}
#t8_601{left:122px;bottom:1063px;letter-spacing:-0.15px;}
#t9_601{left:166px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_601{left:70px;bottom:1037px;}
#tb_601{left:96px;bottom:1040px;letter-spacing:-0.16px;}
#tc_601{left:156px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_601{left:70px;bottom:1014px;}
#te_601{left:96px;bottom:1017px;letter-spacing:-0.17px;word-spacing:-0.53px;}
#tf_601{left:96px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_601{left:441px;bottom:961px;letter-spacing:-0.13px;}
#th_601{left:124px;bottom:940px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#ti_601{left:124px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_601{left:124px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_601{left:124px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tl_601{left:124px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tm_601{left:124px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_601{left:124px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#to_601{left:70px;bottom:789px;letter-spacing:-0.08px;}
#tp_601{left:156px;bottom:789px;letter-spacing:-0.1px;}
#tq_601{left:70px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tr_601{left:70px;bottom:748px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_601{left:70px;bottom:721px;}
#tt_601{left:96px;bottom:725px;letter-spacing:-0.11px;}
#tu_601{left:131px;bottom:725px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_601{left:96px;bottom:708px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_601{left:70px;bottom:682px;}
#tx_601{left:96px;bottom:685px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ty_601{left:190px;bottom:685px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_601{left:96px;bottom:668px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t10_601{left:96px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_601{left:70px;bottom:625px;}
#t12_601{left:96px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_601{left:244px;bottom:629px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t14_601{left:96px;bottom:612px;letter-spacing:-0.12px;}
#t15_601{left:157px;bottom:612px;letter-spacing:-0.15px;}
#t16_601{left:203px;bottom:612px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_601{left:96px;bottom:595px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t18_601{left:96px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_601{left:96px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_601{left:70px;bottom:535px;}
#t1b_601{left:96px;bottom:538px;letter-spacing:-0.06px;}
#t1c_601{left:117px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1d_601{left:96px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1e_601{left:70px;bottom:495px;}
#t1f_601{left:96px;bottom:499px;letter-spacing:-0.13px;}
#t1g_601{left:127px;bottom:499px;letter-spacing:-0.18px;word-spacing:-0.68px;}
#t1h_601{left:96px;bottom:482px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1i_601{left:70px;bottom:456px;}
#t1j_601{left:96px;bottom:459px;letter-spacing:-0.13px;}
#t1k_601{left:127px;bottom:459px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t1l_601{left:96px;bottom:442px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_601{left:70px;bottom:416px;}
#t1n_601{left:96px;bottom:419px;letter-spacing:-0.13px;}
#t1o_601{left:127px;bottom:419px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t1p_601{left:96px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1q_601{left:70px;bottom:376px;}
#t1r_601{left:96px;bottom:380px;letter-spacing:-0.17px;}
#t1s_601{left:144px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1t_601{left:96px;bottom:363px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1u_601{left:96px;bottom:346px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_601{left:96px;bottom:329px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t1w_601{left:70px;bottom:303px;}
#t1x_601{left:96px;bottom:306px;letter-spacing:-0.19px;}
#t1y_601{left:154px;bottom:306px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1z_601{left:96px;bottom:289px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t20_601{left:70px;bottom:263px;}
#t21_601{left:96px;bottom:267px;letter-spacing:0.24px;}
#t22_601{left:156px;bottom:267px;letter-spacing:0.39px;word-spacing:-0.54px;}
#t23_601{left:96px;bottom:250px;letter-spacing:0.4px;word-spacing:-0.54px;}
#t24_601{left:70px;bottom:223px;}
#t25_601{left:96px;bottom:227px;letter-spacing:0.24px;}
#t26_601{left:156px;bottom:227px;letter-spacing:0.39px;word-spacing:-0.92px;}
#t27_601{left:96px;bottom:210px;letter-spacing:0.39px;word-spacing:-0.52px;}
#t28_601{left:96px;bottom:193px;letter-spacing:0.39px;word-spacing:-0.51px;}
#t29_601{left:70px;bottom:167px;}
#t2a_601{left:96px;bottom:170px;letter-spacing:-0.17px;}
#t2b_601{left:141px;bottom:170px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t2c_601{left:96px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t2d_601{left:96px;bottom:137px;letter-spacing:-0.13px;word-spacing:-0.52px;}

.s1_601{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s2_601{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_601{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_601{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_601{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_601{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_601{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts601" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg601Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg601" style="-webkit-user-select: none;"><object width="935" height="1210" data="601/601.svg" type="image/svg+xml" id="pdf601" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_601" class="t s1_601">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t2_601" class="t s2_601">Vol. 2A </span><span id="t3_601" class="t s2_601">3-5 </span>
<span id="t4_601" class="t s3_601">— </span><span id="t5_601" class="t s4_601">W1: </span><span id="t6_601" class="t s3_601">EVEX.W=1. </span>
<span id="t7_601" class="t s3_601">— </span><span id="t8_601" class="t s4_601">WIG: </span><span id="t9_601" class="t s3_601">EVEX.W bit ignored </span>
<span id="ta_601" class="t s5_601">• </span><span id="tb_601" class="t s4_601">opcode </span><span id="tc_601" class="t s3_601">— Instruction opcode. </span>
<span id="td_601" class="t s5_601">• </span><span id="te_601" class="t s3_601">In general, the encoding of EVEX.R and R’, EVEX.X and X’, and EVEX.B and B’ fields are not shown explicitly in </span>
<span id="tf_601" class="t s3_601">the opcode column. </span>
<span id="tg_601" class="t s6_601">NOTE </span>
<span id="th_601" class="t s3_601">Previously, the terms NDS, NDD, and DDS were used in instructions with an EVEX (or VEX) prefix. </span>
<span id="ti_601" class="t s3_601">These terms indicated that the vvvv field was valid for encoding, and specified register usage. </span>
<span id="tj_601" class="t s3_601">These terms are no longer necessary and are redundant with the instruction operand encoding </span>
<span id="tk_601" class="t s3_601">tables provided with each instruction. The instruction operand encoding tables give explicit details </span>
<span id="tl_601" class="t s3_601">on all operands, indicating where every operand is stored and if they are read or written. If vvvv is </span>
<span id="tm_601" class="t s3_601">not listed as an operand in the instruction operand encoding table, then EVEX (or VEX) vvvv must </span>
<span id="tn_601" class="t s3_601">be 0b1111. </span>
<span id="to_601" class="t s6_601">3.1.1.3 </span><span id="tp_601" class="t s6_601">Instruction Column in the Opcode Summary Table </span>
<span id="tq_601" class="t s3_601">The “Instruction” column gives the syntax of the instruction statement as it would appear in an ASM386 program. </span>
<span id="tr_601" class="t s3_601">The following is a list of the symbols used to represent operands in the instruction statements: </span>
<span id="ts_601" class="t s5_601">• </span><span id="tt_601" class="t s4_601">rel8 </span><span id="tu_601" class="t s3_601">— A relative address in the range from 128 bytes before the end of the instruction to 127 bytes after the </span>
<span id="tv_601" class="t s3_601">end of the instruction. </span>
<span id="tw_601" class="t s5_601">• </span><span id="tx_601" class="t s4_601">rel16, rel32 </span><span id="ty_601" class="t s3_601">— A relative address within the same code segment as the instruction assembled. The rel16 </span>
<span id="tz_601" class="t s3_601">symbol applies to instructions with an operand-size attribute of 16 bits; the rel32 symbol applies to instructions </span>
<span id="t10_601" class="t s3_601">with an operand-size attribute of 32 bits. </span>
<span id="t11_601" class="t s5_601">• </span><span id="t12_601" class="t s4_601">ptr16:16, ptr16:32 </span><span id="t13_601" class="t s3_601">— A far pointer, typically to a code segment different from that of the instruction. The </span>
<span id="t14_601" class="t s3_601">notation </span><span id="t15_601" class="t s7_601">16:16 </span><span id="t16_601" class="t s3_601">indicates that the value of the pointer has two parts. The value to the left of the colon is a 16- </span>
<span id="t17_601" class="t s3_601">bit selector or value destined for the code segment register. The value to the right corresponds to the offset </span>
<span id="t18_601" class="t s3_601">within the destination segment. The ptr16:16 symbol is used when the instruction's operand-size attribute is </span>
<span id="t19_601" class="t s3_601">16 bits; the ptr16:32 symbol is used when the operand-size attribute is 32 bits. </span>
<span id="t1a_601" class="t s5_601">• </span><span id="t1b_601" class="t s4_601">r8 </span><span id="t1c_601" class="t s3_601">— One of the byte general-purpose registers: AL, CL, DL, BL, AH, CH, DH, BH, BPL, SPL, DIL, and SIL; or </span>
<span id="t1d_601" class="t s3_601">one of the byte registers (R8B - R15B) available when using REX.R and 64-bit mode. </span>
<span id="t1e_601" class="t s5_601">• </span><span id="t1f_601" class="t s4_601">r16 </span><span id="t1g_601" class="t s3_601">— One of the word general-purpose registers: AX, CX, DX, BX, SP, BP, SI, DI; or one of the word registers </span>
<span id="t1h_601" class="t s3_601">(R8-R15) available when using REX.R and 64-bit mode. </span>
<span id="t1i_601" class="t s5_601">• </span><span id="t1j_601" class="t s4_601">r32 </span><span id="t1k_601" class="t s3_601">— One of the doubleword general-purpose registers: EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI; or one of </span>
<span id="t1l_601" class="t s3_601">the doubleword registers (R8D - R15D) available when using REX.R in 64-bit mode. </span>
<span id="t1m_601" class="t s5_601">• </span><span id="t1n_601" class="t s4_601">r64 </span><span id="t1o_601" class="t s3_601">— One of the quadword general-purpose registers: RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, R8–R15. </span>
<span id="t1p_601" class="t s3_601">These are available when using REX.R and 64-bit mode. </span>
<span id="t1q_601" class="t s5_601">• </span><span id="t1r_601" class="t s4_601">imm8 </span><span id="t1s_601" class="t s3_601">— An immediate byte value. The imm8 symbol is a signed number between –128 and +127 inclusive. </span>
<span id="t1t_601" class="t s3_601">For instructions in which imm8 is combined with a word or doubleword operand, the immediate value is sign- </span>
<span id="t1u_601" class="t s3_601">extended to form a word or doubleword. The upper byte of the word is filled with the topmost bit of the </span>
<span id="t1v_601" class="t s3_601">immediate value. </span>
<span id="t1w_601" class="t s5_601">• </span><span id="t1x_601" class="t s4_601">imm16 </span><span id="t1y_601" class="t s3_601">— An immediate word value used for instructions whose operand-size attribute is 16 bits. This is a </span>
<span id="t1z_601" class="t s3_601">number between –32,768 and +32,767 inclusive. </span>
<span id="t20_601" class="t s5_601">• </span><span id="t21_601" class="t s4_601">imm32 </span><span id="t22_601" class="t s3_601">— An immediate doubleword value used for instructions whose operand-size attribute is 32 </span>
<span id="t23_601" class="t s3_601">bits. It allows the use of a number between +2,147,483,647 and –2,147,483,648 inclusive. </span>
<span id="t24_601" class="t s5_601">• </span><span id="t25_601" class="t s4_601">imm64 </span><span id="t26_601" class="t s3_601">— An immediate quadword value used for instructions whose operand-size attribute is 64 bits. </span>
<span id="t27_601" class="t s3_601">The value allows the use of a number between +9,223,372,036,854,775,807 and – </span>
<span id="t28_601" class="t s3_601">9,223,372,036,854,775,808 inclusive. </span>
<span id="t29_601" class="t s5_601">• </span><span id="t2a_601" class="t s4_601">r/m8 </span><span id="t2b_601" class="t s3_601">— A byte operand that is either the contents of a byte general-purpose register (AL, CL, DL, BL, AH, CH, </span>
<span id="t2c_601" class="t s3_601">DH, BH, BPL, SPL, DIL, and SIL) or a byte from memory. Byte registers R8B - R15B are available using REX.R </span>
<span id="t2d_601" class="t s3_601">in 64-bit mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
