DECL|BITDELAY|member|uint32_t BITDELAY:1; /*!< bit: 7 Data Delay from Frame Sync */
DECL|BITREV|member|uint32_t BITREV:1; /*!< bit: 15 Data Formatting Bit Reverse */
DECL|CKEN0|member|uint16_t CKEN0:1; /*!< bit: 2 Clock Unit 0 Enable Synchronization Status */
DECL|CKEN0|member|uint8_t CKEN0:1; /*!< bit: 2 Clock Unit 0 Enable */
DECL|CKEN1|member|uint16_t CKEN1:1; /*!< bit: 3 Clock Unit 1 Enable Synchronization Status */
DECL|CKEN1|member|uint8_t CKEN1:1; /*!< bit: 3 Clock Unit 1 Enable */
DECL|CKEN|member|uint16_t CKEN:2; /*!< bit: 2.. 3 Clock Unit x Enable Synchronization Status */
DECL|CKEN|member|uint8_t CKEN:2; /*!< bit: 2.. 3 Clock Unit x Enable */
DECL|CLKCTRL|member|__IO I2S_CLKCTRL_Type CLKCTRL[2]; /**< \brief Offset: 0x04 (R/W 32) Clock Unit n Control */
DECL|CLKSEL|member|uint32_t CLKSEL:1; /*!< bit: 5 Clock Unit Selection */
DECL|CTRLA|member|__IO I2S_CTRLA_Type CTRLA; /**< \brief Offset: 0x00 (R/W 8) Control A */
DECL|DATA0|member|uint16_t DATA0:1; /*!< bit: 8 Data 0 Synchronization Status */
DECL|DATA1|member|uint16_t DATA1:1; /*!< bit: 9 Data 1 Synchronization Status */
DECL|DATASIZE|member|uint32_t DATASIZE:3; /*!< bit: 8..10 Data Word Size */
DECL|DATA|member|__IO I2S_DATA_Type DATA[2]; /**< \brief Offset: 0x30 (R/W 32) Data n */
DECL|DATA|member|uint16_t DATA:2; /*!< bit: 8.. 9 Data x Synchronization Status */
DECL|DATA|member|uint32_t DATA:32; /*!< bit: 0..31 Sample Data */
DECL|DMA|member|uint32_t DMA:1; /*!< bit: 25 Single or Multiple DMA Channels */
DECL|ENABLE|member|uint16_t ENABLE:1; /*!< bit: 1 Enable Synchronization Status */
DECL|ENABLE|member|uint8_t ENABLE:1; /*!< bit: 1 Enable */
DECL|EXTEND|member|uint32_t EXTEND:2; /*!< bit: 13..14 Data Formatting Bit Extension */
DECL|FSINV|member|uint32_t FSINV:1; /*!< bit: 11 Frame Sync Invert */
DECL|FSOUTINV|member|uint32_t FSOUTINV:1; /*!< bit: 29 Frame Sync Output Invert */
DECL|FSSEL|member|uint32_t FSSEL:1; /*!< bit: 8 Frame Sync Select */
DECL|FSWIDTH|member|uint32_t FSWIDTH:2; /*!< bit: 5.. 6 Frame Sync Width */
DECL|I2S_CLKCTRL_BITDELAY_I2S_Val|macro|I2S_CLKCTRL_BITDELAY_I2S_Val
DECL|I2S_CLKCTRL_BITDELAY_I2S|macro|I2S_CLKCTRL_BITDELAY_I2S
DECL|I2S_CLKCTRL_BITDELAY_LJ_Val|macro|I2S_CLKCTRL_BITDELAY_LJ_Val
DECL|I2S_CLKCTRL_BITDELAY_LJ|macro|I2S_CLKCTRL_BITDELAY_LJ
DECL|I2S_CLKCTRL_BITDELAY_Pos|macro|I2S_CLKCTRL_BITDELAY_Pos
DECL|I2S_CLKCTRL_BITDELAY|macro|I2S_CLKCTRL_BITDELAY
DECL|I2S_CLKCTRL_FSINV_Pos|macro|I2S_CLKCTRL_FSINV_Pos
DECL|I2S_CLKCTRL_FSINV|macro|I2S_CLKCTRL_FSINV
DECL|I2S_CLKCTRL_FSOUTINV_Pos|macro|I2S_CLKCTRL_FSOUTINV_Pos
DECL|I2S_CLKCTRL_FSOUTINV|macro|I2S_CLKCTRL_FSOUTINV
DECL|I2S_CLKCTRL_FSSEL_FSPIN_Val|macro|I2S_CLKCTRL_FSSEL_FSPIN_Val
DECL|I2S_CLKCTRL_FSSEL_FSPIN|macro|I2S_CLKCTRL_FSSEL_FSPIN
DECL|I2S_CLKCTRL_FSSEL_Pos|macro|I2S_CLKCTRL_FSSEL_Pos
DECL|I2S_CLKCTRL_FSSEL_SCKDIV_Val|macro|I2S_CLKCTRL_FSSEL_SCKDIV_Val
DECL|I2S_CLKCTRL_FSSEL_SCKDIV|macro|I2S_CLKCTRL_FSSEL_SCKDIV
DECL|I2S_CLKCTRL_FSSEL|macro|I2S_CLKCTRL_FSSEL
DECL|I2S_CLKCTRL_FSWIDTH_BIT_Val|macro|I2S_CLKCTRL_FSWIDTH_BIT_Val
DECL|I2S_CLKCTRL_FSWIDTH_BIT|macro|I2S_CLKCTRL_FSWIDTH_BIT
DECL|I2S_CLKCTRL_FSWIDTH_BURST_Val|macro|I2S_CLKCTRL_FSWIDTH_BURST_Val
DECL|I2S_CLKCTRL_FSWIDTH_BURST|macro|I2S_CLKCTRL_FSWIDTH_BURST
DECL|I2S_CLKCTRL_FSWIDTH_HALF_Val|macro|I2S_CLKCTRL_FSWIDTH_HALF_Val
DECL|I2S_CLKCTRL_FSWIDTH_HALF|macro|I2S_CLKCTRL_FSWIDTH_HALF
DECL|I2S_CLKCTRL_FSWIDTH_Msk|macro|I2S_CLKCTRL_FSWIDTH_Msk
DECL|I2S_CLKCTRL_FSWIDTH_Pos|macro|I2S_CLKCTRL_FSWIDTH_Pos
DECL|I2S_CLKCTRL_FSWIDTH_SLOT_Val|macro|I2S_CLKCTRL_FSWIDTH_SLOT_Val
DECL|I2S_CLKCTRL_FSWIDTH_SLOT|macro|I2S_CLKCTRL_FSWIDTH_SLOT
DECL|I2S_CLKCTRL_FSWIDTH|macro|I2S_CLKCTRL_FSWIDTH
DECL|I2S_CLKCTRL_MASK|macro|I2S_CLKCTRL_MASK
DECL|I2S_CLKCTRL_MCKDIV_Msk|macro|I2S_CLKCTRL_MCKDIV_Msk
DECL|I2S_CLKCTRL_MCKDIV_Pos|macro|I2S_CLKCTRL_MCKDIV_Pos
DECL|I2S_CLKCTRL_MCKDIV|macro|I2S_CLKCTRL_MCKDIV
DECL|I2S_CLKCTRL_MCKEN_Pos|macro|I2S_CLKCTRL_MCKEN_Pos
DECL|I2S_CLKCTRL_MCKEN|macro|I2S_CLKCTRL_MCKEN
DECL|I2S_CLKCTRL_MCKOUTDIV_Msk|macro|I2S_CLKCTRL_MCKOUTDIV_Msk
DECL|I2S_CLKCTRL_MCKOUTDIV_Pos|macro|I2S_CLKCTRL_MCKOUTDIV_Pos
DECL|I2S_CLKCTRL_MCKOUTDIV|macro|I2S_CLKCTRL_MCKOUTDIV
DECL|I2S_CLKCTRL_MCKOUTINV_Pos|macro|I2S_CLKCTRL_MCKOUTINV_Pos
DECL|I2S_CLKCTRL_MCKOUTINV|macro|I2S_CLKCTRL_MCKOUTINV
DECL|I2S_CLKCTRL_MCKSEL_GCLK_Val|macro|I2S_CLKCTRL_MCKSEL_GCLK_Val
DECL|I2S_CLKCTRL_MCKSEL_GCLK|macro|I2S_CLKCTRL_MCKSEL_GCLK
DECL|I2S_CLKCTRL_MCKSEL_MCKPIN_Val|macro|I2S_CLKCTRL_MCKSEL_MCKPIN_Val
DECL|I2S_CLKCTRL_MCKSEL_MCKPIN|macro|I2S_CLKCTRL_MCKSEL_MCKPIN
DECL|I2S_CLKCTRL_MCKSEL_Pos|macro|I2S_CLKCTRL_MCKSEL_Pos
DECL|I2S_CLKCTRL_MCKSEL|macro|I2S_CLKCTRL_MCKSEL
DECL|I2S_CLKCTRL_NBSLOTS_Msk|macro|I2S_CLKCTRL_NBSLOTS_Msk
DECL|I2S_CLKCTRL_NBSLOTS_Pos|macro|I2S_CLKCTRL_NBSLOTS_Pos
DECL|I2S_CLKCTRL_NBSLOTS|macro|I2S_CLKCTRL_NBSLOTS
DECL|I2S_CLKCTRL_OFFSET|macro|I2S_CLKCTRL_OFFSET
DECL|I2S_CLKCTRL_RESETVALUE|macro|I2S_CLKCTRL_RESETVALUE
DECL|I2S_CLKCTRL_SCKOUTINV_Pos|macro|I2S_CLKCTRL_SCKOUTINV_Pos
DECL|I2S_CLKCTRL_SCKOUTINV|macro|I2S_CLKCTRL_SCKOUTINV
DECL|I2S_CLKCTRL_SCKSEL_MCKDIV_Val|macro|I2S_CLKCTRL_SCKSEL_MCKDIV_Val
DECL|I2S_CLKCTRL_SCKSEL_MCKDIV|macro|I2S_CLKCTRL_SCKSEL_MCKDIV
DECL|I2S_CLKCTRL_SCKSEL_Pos|macro|I2S_CLKCTRL_SCKSEL_Pos
DECL|I2S_CLKCTRL_SCKSEL_SCKPIN_Val|macro|I2S_CLKCTRL_SCKSEL_SCKPIN_Val
DECL|I2S_CLKCTRL_SCKSEL_SCKPIN|macro|I2S_CLKCTRL_SCKSEL_SCKPIN
DECL|I2S_CLKCTRL_SCKSEL|macro|I2S_CLKCTRL_SCKSEL
DECL|I2S_CLKCTRL_SLOTSIZE_16_Val|macro|I2S_CLKCTRL_SLOTSIZE_16_Val
DECL|I2S_CLKCTRL_SLOTSIZE_16|macro|I2S_CLKCTRL_SLOTSIZE_16
DECL|I2S_CLKCTRL_SLOTSIZE_24_Val|macro|I2S_CLKCTRL_SLOTSIZE_24_Val
DECL|I2S_CLKCTRL_SLOTSIZE_24|macro|I2S_CLKCTRL_SLOTSIZE_24
DECL|I2S_CLKCTRL_SLOTSIZE_32_Val|macro|I2S_CLKCTRL_SLOTSIZE_32_Val
DECL|I2S_CLKCTRL_SLOTSIZE_32|macro|I2S_CLKCTRL_SLOTSIZE_32
DECL|I2S_CLKCTRL_SLOTSIZE_8_Val|macro|I2S_CLKCTRL_SLOTSIZE_8_Val
DECL|I2S_CLKCTRL_SLOTSIZE_8|macro|I2S_CLKCTRL_SLOTSIZE_8
DECL|I2S_CLKCTRL_SLOTSIZE_Msk|macro|I2S_CLKCTRL_SLOTSIZE_Msk
DECL|I2S_CLKCTRL_SLOTSIZE_Pos|macro|I2S_CLKCTRL_SLOTSIZE_Pos
DECL|I2S_CLKCTRL_SLOTSIZE|macro|I2S_CLKCTRL_SLOTSIZE
DECL|I2S_CLKCTRL_Type|typedef|} I2S_CLKCTRL_Type;
DECL|I2S_CTRLA_CKEN0_Pos|macro|I2S_CTRLA_CKEN0_Pos
DECL|I2S_CTRLA_CKEN0|macro|I2S_CTRLA_CKEN0
DECL|I2S_CTRLA_CKEN1_Pos|macro|I2S_CTRLA_CKEN1_Pos
DECL|I2S_CTRLA_CKEN1|macro|I2S_CTRLA_CKEN1
DECL|I2S_CTRLA_CKEN_Msk|macro|I2S_CTRLA_CKEN_Msk
DECL|I2S_CTRLA_CKEN_Pos|macro|I2S_CTRLA_CKEN_Pos
DECL|I2S_CTRLA_CKEN|macro|I2S_CTRLA_CKEN
DECL|I2S_CTRLA_ENABLE_Pos|macro|I2S_CTRLA_ENABLE_Pos
DECL|I2S_CTRLA_ENABLE|macro|I2S_CTRLA_ENABLE
DECL|I2S_CTRLA_MASK|macro|I2S_CTRLA_MASK
DECL|I2S_CTRLA_OFFSET|macro|I2S_CTRLA_OFFSET
DECL|I2S_CTRLA_RESETVALUE|macro|I2S_CTRLA_RESETVALUE
DECL|I2S_CTRLA_SEREN0_Pos|macro|I2S_CTRLA_SEREN0_Pos
DECL|I2S_CTRLA_SEREN0|macro|I2S_CTRLA_SEREN0
DECL|I2S_CTRLA_SEREN1_Pos|macro|I2S_CTRLA_SEREN1_Pos
DECL|I2S_CTRLA_SEREN1|macro|I2S_CTRLA_SEREN1
DECL|I2S_CTRLA_SEREN_Msk|macro|I2S_CTRLA_SEREN_Msk
DECL|I2S_CTRLA_SEREN_Pos|macro|I2S_CTRLA_SEREN_Pos
DECL|I2S_CTRLA_SEREN|macro|I2S_CTRLA_SEREN
DECL|I2S_CTRLA_SWRST_Pos|macro|I2S_CTRLA_SWRST_Pos
DECL|I2S_CTRLA_SWRST|macro|I2S_CTRLA_SWRST
DECL|I2S_CTRLA_Type|typedef|} I2S_CTRLA_Type;
DECL|I2S_DATA_DATA_Msk|macro|I2S_DATA_DATA_Msk
DECL|I2S_DATA_DATA_Pos|macro|I2S_DATA_DATA_Pos
DECL|I2S_DATA_DATA|macro|I2S_DATA_DATA
DECL|I2S_DATA_MASK|macro|I2S_DATA_MASK
DECL|I2S_DATA_OFFSET|macro|I2S_DATA_OFFSET
DECL|I2S_DATA_RESETVALUE|macro|I2S_DATA_RESETVALUE
DECL|I2S_DATA_Type|typedef|} I2S_DATA_Type;
DECL|I2S_INTENCLR_MASK|macro|I2S_INTENCLR_MASK
DECL|I2S_INTENCLR_OFFSET|macro|I2S_INTENCLR_OFFSET
DECL|I2S_INTENCLR_RESETVALUE|macro|I2S_INTENCLR_RESETVALUE
DECL|I2S_INTENCLR_RXOR0_Pos|macro|I2S_INTENCLR_RXOR0_Pos
DECL|I2S_INTENCLR_RXOR0|macro|I2S_INTENCLR_RXOR0
DECL|I2S_INTENCLR_RXOR1_Pos|macro|I2S_INTENCLR_RXOR1_Pos
DECL|I2S_INTENCLR_RXOR1|macro|I2S_INTENCLR_RXOR1
DECL|I2S_INTENCLR_RXOR_Msk|macro|I2S_INTENCLR_RXOR_Msk
DECL|I2S_INTENCLR_RXOR_Pos|macro|I2S_INTENCLR_RXOR_Pos
DECL|I2S_INTENCLR_RXOR|macro|I2S_INTENCLR_RXOR
DECL|I2S_INTENCLR_RXRDY0_Pos|macro|I2S_INTENCLR_RXRDY0_Pos
DECL|I2S_INTENCLR_RXRDY0|macro|I2S_INTENCLR_RXRDY0
DECL|I2S_INTENCLR_RXRDY1_Pos|macro|I2S_INTENCLR_RXRDY1_Pos
DECL|I2S_INTENCLR_RXRDY1|macro|I2S_INTENCLR_RXRDY1
DECL|I2S_INTENCLR_RXRDY_Msk|macro|I2S_INTENCLR_RXRDY_Msk
DECL|I2S_INTENCLR_RXRDY_Pos|macro|I2S_INTENCLR_RXRDY_Pos
DECL|I2S_INTENCLR_RXRDY|macro|I2S_INTENCLR_RXRDY
DECL|I2S_INTENCLR_TXRDY0_Pos|macro|I2S_INTENCLR_TXRDY0_Pos
DECL|I2S_INTENCLR_TXRDY0|macro|I2S_INTENCLR_TXRDY0
DECL|I2S_INTENCLR_TXRDY1_Pos|macro|I2S_INTENCLR_TXRDY1_Pos
DECL|I2S_INTENCLR_TXRDY1|macro|I2S_INTENCLR_TXRDY1
DECL|I2S_INTENCLR_TXRDY_Msk|macro|I2S_INTENCLR_TXRDY_Msk
DECL|I2S_INTENCLR_TXRDY_Pos|macro|I2S_INTENCLR_TXRDY_Pos
DECL|I2S_INTENCLR_TXRDY|macro|I2S_INTENCLR_TXRDY
DECL|I2S_INTENCLR_TXUR0_Pos|macro|I2S_INTENCLR_TXUR0_Pos
DECL|I2S_INTENCLR_TXUR0|macro|I2S_INTENCLR_TXUR0
DECL|I2S_INTENCLR_TXUR1_Pos|macro|I2S_INTENCLR_TXUR1_Pos
DECL|I2S_INTENCLR_TXUR1|macro|I2S_INTENCLR_TXUR1
DECL|I2S_INTENCLR_TXUR_Msk|macro|I2S_INTENCLR_TXUR_Msk
DECL|I2S_INTENCLR_TXUR_Pos|macro|I2S_INTENCLR_TXUR_Pos
DECL|I2S_INTENCLR_TXUR|macro|I2S_INTENCLR_TXUR
DECL|I2S_INTENCLR_Type|typedef|} I2S_INTENCLR_Type;
DECL|I2S_INTENSET_MASK|macro|I2S_INTENSET_MASK
DECL|I2S_INTENSET_OFFSET|macro|I2S_INTENSET_OFFSET
DECL|I2S_INTENSET_RESETVALUE|macro|I2S_INTENSET_RESETVALUE
DECL|I2S_INTENSET_RXOR0_Pos|macro|I2S_INTENSET_RXOR0_Pos
DECL|I2S_INTENSET_RXOR0|macro|I2S_INTENSET_RXOR0
DECL|I2S_INTENSET_RXOR1_Pos|macro|I2S_INTENSET_RXOR1_Pos
DECL|I2S_INTENSET_RXOR1|macro|I2S_INTENSET_RXOR1
DECL|I2S_INTENSET_RXOR_Msk|macro|I2S_INTENSET_RXOR_Msk
DECL|I2S_INTENSET_RXOR_Pos|macro|I2S_INTENSET_RXOR_Pos
DECL|I2S_INTENSET_RXOR|macro|I2S_INTENSET_RXOR
DECL|I2S_INTENSET_RXRDY0_Pos|macro|I2S_INTENSET_RXRDY0_Pos
DECL|I2S_INTENSET_RXRDY0|macro|I2S_INTENSET_RXRDY0
DECL|I2S_INTENSET_RXRDY1_Pos|macro|I2S_INTENSET_RXRDY1_Pos
DECL|I2S_INTENSET_RXRDY1|macro|I2S_INTENSET_RXRDY1
DECL|I2S_INTENSET_RXRDY_Msk|macro|I2S_INTENSET_RXRDY_Msk
DECL|I2S_INTENSET_RXRDY_Pos|macro|I2S_INTENSET_RXRDY_Pos
DECL|I2S_INTENSET_RXRDY|macro|I2S_INTENSET_RXRDY
DECL|I2S_INTENSET_TXRDY0_Pos|macro|I2S_INTENSET_TXRDY0_Pos
DECL|I2S_INTENSET_TXRDY0|macro|I2S_INTENSET_TXRDY0
DECL|I2S_INTENSET_TXRDY1_Pos|macro|I2S_INTENSET_TXRDY1_Pos
DECL|I2S_INTENSET_TXRDY1|macro|I2S_INTENSET_TXRDY1
DECL|I2S_INTENSET_TXRDY_Msk|macro|I2S_INTENSET_TXRDY_Msk
DECL|I2S_INTENSET_TXRDY_Pos|macro|I2S_INTENSET_TXRDY_Pos
DECL|I2S_INTENSET_TXRDY|macro|I2S_INTENSET_TXRDY
DECL|I2S_INTENSET_TXUR0_Pos|macro|I2S_INTENSET_TXUR0_Pos
DECL|I2S_INTENSET_TXUR0|macro|I2S_INTENSET_TXUR0
DECL|I2S_INTENSET_TXUR1_Pos|macro|I2S_INTENSET_TXUR1_Pos
DECL|I2S_INTENSET_TXUR1|macro|I2S_INTENSET_TXUR1
DECL|I2S_INTENSET_TXUR_Msk|macro|I2S_INTENSET_TXUR_Msk
DECL|I2S_INTENSET_TXUR_Pos|macro|I2S_INTENSET_TXUR_Pos
DECL|I2S_INTENSET_TXUR|macro|I2S_INTENSET_TXUR
DECL|I2S_INTENSET_Type|typedef|} I2S_INTENSET_Type;
DECL|I2S_INTFLAG_MASK|macro|I2S_INTFLAG_MASK
DECL|I2S_INTFLAG_OFFSET|macro|I2S_INTFLAG_OFFSET
DECL|I2S_INTFLAG_RESETVALUE|macro|I2S_INTFLAG_RESETVALUE
DECL|I2S_INTFLAG_RXOR0_Pos|macro|I2S_INTFLAG_RXOR0_Pos
DECL|I2S_INTFLAG_RXOR0|macro|I2S_INTFLAG_RXOR0
DECL|I2S_INTFLAG_RXOR1_Pos|macro|I2S_INTFLAG_RXOR1_Pos
DECL|I2S_INTFLAG_RXOR1|macro|I2S_INTFLAG_RXOR1
DECL|I2S_INTFLAG_RXOR_Msk|macro|I2S_INTFLAG_RXOR_Msk
DECL|I2S_INTFLAG_RXOR_Pos|macro|I2S_INTFLAG_RXOR_Pos
DECL|I2S_INTFLAG_RXOR|macro|I2S_INTFLAG_RXOR
DECL|I2S_INTFLAG_RXRDY0_Pos|macro|I2S_INTFLAG_RXRDY0_Pos
DECL|I2S_INTFLAG_RXRDY0|macro|I2S_INTFLAG_RXRDY0
DECL|I2S_INTFLAG_RXRDY1_Pos|macro|I2S_INTFLAG_RXRDY1_Pos
DECL|I2S_INTFLAG_RXRDY1|macro|I2S_INTFLAG_RXRDY1
DECL|I2S_INTFLAG_RXRDY_Msk|macro|I2S_INTFLAG_RXRDY_Msk
DECL|I2S_INTFLAG_RXRDY_Pos|macro|I2S_INTFLAG_RXRDY_Pos
DECL|I2S_INTFLAG_RXRDY|macro|I2S_INTFLAG_RXRDY
DECL|I2S_INTFLAG_TXRDY0_Pos|macro|I2S_INTFLAG_TXRDY0_Pos
DECL|I2S_INTFLAG_TXRDY0|macro|I2S_INTFLAG_TXRDY0
DECL|I2S_INTFLAG_TXRDY1_Pos|macro|I2S_INTFLAG_TXRDY1_Pos
DECL|I2S_INTFLAG_TXRDY1|macro|I2S_INTFLAG_TXRDY1
DECL|I2S_INTFLAG_TXRDY_Msk|macro|I2S_INTFLAG_TXRDY_Msk
DECL|I2S_INTFLAG_TXRDY_Pos|macro|I2S_INTFLAG_TXRDY_Pos
DECL|I2S_INTFLAG_TXRDY|macro|I2S_INTFLAG_TXRDY
DECL|I2S_INTFLAG_TXUR0_Pos|macro|I2S_INTFLAG_TXUR0_Pos
DECL|I2S_INTFLAG_TXUR0|macro|I2S_INTFLAG_TXUR0
DECL|I2S_INTFLAG_TXUR1_Pos|macro|I2S_INTFLAG_TXUR1_Pos
DECL|I2S_INTFLAG_TXUR1|macro|I2S_INTFLAG_TXUR1
DECL|I2S_INTFLAG_TXUR_Msk|macro|I2S_INTFLAG_TXUR_Msk
DECL|I2S_INTFLAG_TXUR_Pos|macro|I2S_INTFLAG_TXUR_Pos
DECL|I2S_INTFLAG_TXUR|macro|I2S_INTFLAG_TXUR
DECL|I2S_INTFLAG_Type|typedef|} I2S_INTFLAG_Type;
DECL|I2S_SERCTRL_BITREV_LSBIT_Val|macro|I2S_SERCTRL_BITREV_LSBIT_Val
DECL|I2S_SERCTRL_BITREV_LSBIT|macro|I2S_SERCTRL_BITREV_LSBIT
DECL|I2S_SERCTRL_BITREV_MSBIT_Val|macro|I2S_SERCTRL_BITREV_MSBIT_Val
DECL|I2S_SERCTRL_BITREV_MSBIT|macro|I2S_SERCTRL_BITREV_MSBIT
DECL|I2S_SERCTRL_BITREV_Pos|macro|I2S_SERCTRL_BITREV_Pos
DECL|I2S_SERCTRL_BITREV|macro|I2S_SERCTRL_BITREV
DECL|I2S_SERCTRL_CLKSEL_CLK0_Val|macro|I2S_SERCTRL_CLKSEL_CLK0_Val
DECL|I2S_SERCTRL_CLKSEL_CLK0|macro|I2S_SERCTRL_CLKSEL_CLK0
DECL|I2S_SERCTRL_CLKSEL_CLK1_Val|macro|I2S_SERCTRL_CLKSEL_CLK1_Val
DECL|I2S_SERCTRL_CLKSEL_CLK1|macro|I2S_SERCTRL_CLKSEL_CLK1
DECL|I2S_SERCTRL_CLKSEL_Pos|macro|I2S_SERCTRL_CLKSEL_Pos
DECL|I2S_SERCTRL_CLKSEL|macro|I2S_SERCTRL_CLKSEL
DECL|I2S_SERCTRL_DATASIZE_16C_Val|macro|I2S_SERCTRL_DATASIZE_16C_Val
DECL|I2S_SERCTRL_DATASIZE_16C|macro|I2S_SERCTRL_DATASIZE_16C
DECL|I2S_SERCTRL_DATASIZE_16_Val|macro|I2S_SERCTRL_DATASIZE_16_Val
DECL|I2S_SERCTRL_DATASIZE_16|macro|I2S_SERCTRL_DATASIZE_16
DECL|I2S_SERCTRL_DATASIZE_18_Val|macro|I2S_SERCTRL_DATASIZE_18_Val
DECL|I2S_SERCTRL_DATASIZE_18|macro|I2S_SERCTRL_DATASIZE_18
DECL|I2S_SERCTRL_DATASIZE_20_Val|macro|I2S_SERCTRL_DATASIZE_20_Val
DECL|I2S_SERCTRL_DATASIZE_20|macro|I2S_SERCTRL_DATASIZE_20
DECL|I2S_SERCTRL_DATASIZE_24_Val|macro|I2S_SERCTRL_DATASIZE_24_Val
DECL|I2S_SERCTRL_DATASIZE_24|macro|I2S_SERCTRL_DATASIZE_24
DECL|I2S_SERCTRL_DATASIZE_32_Val|macro|I2S_SERCTRL_DATASIZE_32_Val
DECL|I2S_SERCTRL_DATASIZE_32|macro|I2S_SERCTRL_DATASIZE_32
DECL|I2S_SERCTRL_DATASIZE_8C_Val|macro|I2S_SERCTRL_DATASIZE_8C_Val
DECL|I2S_SERCTRL_DATASIZE_8C|macro|I2S_SERCTRL_DATASIZE_8C
DECL|I2S_SERCTRL_DATASIZE_8_Val|macro|I2S_SERCTRL_DATASIZE_8_Val
DECL|I2S_SERCTRL_DATASIZE_8|macro|I2S_SERCTRL_DATASIZE_8
DECL|I2S_SERCTRL_DATASIZE_Msk|macro|I2S_SERCTRL_DATASIZE_Msk
DECL|I2S_SERCTRL_DATASIZE_Pos|macro|I2S_SERCTRL_DATASIZE_Pos
DECL|I2S_SERCTRL_DATASIZE|macro|I2S_SERCTRL_DATASIZE
DECL|I2S_SERCTRL_DMA_MULTIPLE_Val|macro|I2S_SERCTRL_DMA_MULTIPLE_Val
DECL|I2S_SERCTRL_DMA_MULTIPLE|macro|I2S_SERCTRL_DMA_MULTIPLE
DECL|I2S_SERCTRL_DMA_Pos|macro|I2S_SERCTRL_DMA_Pos
DECL|I2S_SERCTRL_DMA_SINGLE_Val|macro|I2S_SERCTRL_DMA_SINGLE_Val
DECL|I2S_SERCTRL_DMA_SINGLE|macro|I2S_SERCTRL_DMA_SINGLE
DECL|I2S_SERCTRL_DMA|macro|I2S_SERCTRL_DMA
DECL|I2S_SERCTRL_EXTEND_LSBIT_Val|macro|I2S_SERCTRL_EXTEND_LSBIT_Val
DECL|I2S_SERCTRL_EXTEND_LSBIT|macro|I2S_SERCTRL_EXTEND_LSBIT
DECL|I2S_SERCTRL_EXTEND_MSBIT_Val|macro|I2S_SERCTRL_EXTEND_MSBIT_Val
DECL|I2S_SERCTRL_EXTEND_MSBIT|macro|I2S_SERCTRL_EXTEND_MSBIT
DECL|I2S_SERCTRL_EXTEND_Msk|macro|I2S_SERCTRL_EXTEND_Msk
DECL|I2S_SERCTRL_EXTEND_ONE_Val|macro|I2S_SERCTRL_EXTEND_ONE_Val
DECL|I2S_SERCTRL_EXTEND_ONE|macro|I2S_SERCTRL_EXTEND_ONE
DECL|I2S_SERCTRL_EXTEND_Pos|macro|I2S_SERCTRL_EXTEND_Pos
DECL|I2S_SERCTRL_EXTEND_ZERO_Val|macro|I2S_SERCTRL_EXTEND_ZERO_Val
DECL|I2S_SERCTRL_EXTEND_ZERO|macro|I2S_SERCTRL_EXTEND_ZERO
DECL|I2S_SERCTRL_EXTEND|macro|I2S_SERCTRL_EXTEND
DECL|I2S_SERCTRL_MASK|macro|I2S_SERCTRL_MASK
DECL|I2S_SERCTRL_MONO_MONO_Val|macro|I2S_SERCTRL_MONO_MONO_Val
DECL|I2S_SERCTRL_MONO_MONO|macro|I2S_SERCTRL_MONO_MONO
DECL|I2S_SERCTRL_MONO_Pos|macro|I2S_SERCTRL_MONO_Pos
DECL|I2S_SERCTRL_MONO_STEREO_Val|macro|I2S_SERCTRL_MONO_STEREO_Val
DECL|I2S_SERCTRL_MONO_STEREO|macro|I2S_SERCTRL_MONO_STEREO
DECL|I2S_SERCTRL_MONO|macro|I2S_SERCTRL_MONO
DECL|I2S_SERCTRL_OFFSET|macro|I2S_SERCTRL_OFFSET
DECL|I2S_SERCTRL_RESETVALUE|macro|I2S_SERCTRL_RESETVALUE
DECL|I2S_SERCTRL_RXLOOP_Pos|macro|I2S_SERCTRL_RXLOOP_Pos
DECL|I2S_SERCTRL_RXLOOP|macro|I2S_SERCTRL_RXLOOP
DECL|I2S_SERCTRL_SERMODE_Msk|macro|I2S_SERCTRL_SERMODE_Msk
DECL|I2S_SERCTRL_SERMODE_PDM2_Val|macro|I2S_SERCTRL_SERMODE_PDM2_Val
DECL|I2S_SERCTRL_SERMODE_PDM2|macro|I2S_SERCTRL_SERMODE_PDM2
DECL|I2S_SERCTRL_SERMODE_Pos|macro|I2S_SERCTRL_SERMODE_Pos
DECL|I2S_SERCTRL_SERMODE_RX_Val|macro|I2S_SERCTRL_SERMODE_RX_Val
DECL|I2S_SERCTRL_SERMODE_RX|macro|I2S_SERCTRL_SERMODE_RX
DECL|I2S_SERCTRL_SERMODE_TX_Val|macro|I2S_SERCTRL_SERMODE_TX_Val
DECL|I2S_SERCTRL_SERMODE_TX|macro|I2S_SERCTRL_SERMODE_TX
DECL|I2S_SERCTRL_SERMODE|macro|I2S_SERCTRL_SERMODE
DECL|I2S_SERCTRL_SLOTADJ_LEFT_Val|macro|I2S_SERCTRL_SLOTADJ_LEFT_Val
DECL|I2S_SERCTRL_SLOTADJ_LEFT|macro|I2S_SERCTRL_SLOTADJ_LEFT
DECL|I2S_SERCTRL_SLOTADJ_Pos|macro|I2S_SERCTRL_SLOTADJ_Pos
DECL|I2S_SERCTRL_SLOTADJ_RIGHT_Val|macro|I2S_SERCTRL_SLOTADJ_RIGHT_Val
DECL|I2S_SERCTRL_SLOTADJ_RIGHT|macro|I2S_SERCTRL_SLOTADJ_RIGHT
DECL|I2S_SERCTRL_SLOTADJ|macro|I2S_SERCTRL_SLOTADJ
DECL|I2S_SERCTRL_SLOTDIS0_Pos|macro|I2S_SERCTRL_SLOTDIS0_Pos
DECL|I2S_SERCTRL_SLOTDIS0|macro|I2S_SERCTRL_SLOTDIS0
DECL|I2S_SERCTRL_SLOTDIS1_Pos|macro|I2S_SERCTRL_SLOTDIS1_Pos
DECL|I2S_SERCTRL_SLOTDIS1|macro|I2S_SERCTRL_SLOTDIS1
DECL|I2S_SERCTRL_SLOTDIS2_Pos|macro|I2S_SERCTRL_SLOTDIS2_Pos
DECL|I2S_SERCTRL_SLOTDIS2|macro|I2S_SERCTRL_SLOTDIS2
DECL|I2S_SERCTRL_SLOTDIS3_Pos|macro|I2S_SERCTRL_SLOTDIS3_Pos
DECL|I2S_SERCTRL_SLOTDIS3|macro|I2S_SERCTRL_SLOTDIS3
DECL|I2S_SERCTRL_SLOTDIS4_Pos|macro|I2S_SERCTRL_SLOTDIS4_Pos
DECL|I2S_SERCTRL_SLOTDIS4|macro|I2S_SERCTRL_SLOTDIS4
DECL|I2S_SERCTRL_SLOTDIS5_Pos|macro|I2S_SERCTRL_SLOTDIS5_Pos
DECL|I2S_SERCTRL_SLOTDIS5|macro|I2S_SERCTRL_SLOTDIS5
DECL|I2S_SERCTRL_SLOTDIS6_Pos|macro|I2S_SERCTRL_SLOTDIS6_Pos
DECL|I2S_SERCTRL_SLOTDIS6|macro|I2S_SERCTRL_SLOTDIS6
DECL|I2S_SERCTRL_SLOTDIS7_Pos|macro|I2S_SERCTRL_SLOTDIS7_Pos
DECL|I2S_SERCTRL_SLOTDIS7|macro|I2S_SERCTRL_SLOTDIS7
DECL|I2S_SERCTRL_SLOTDIS_Msk|macro|I2S_SERCTRL_SLOTDIS_Msk
DECL|I2S_SERCTRL_SLOTDIS_Pos|macro|I2S_SERCTRL_SLOTDIS_Pos
DECL|I2S_SERCTRL_SLOTDIS|macro|I2S_SERCTRL_SLOTDIS
DECL|I2S_SERCTRL_TXDEFAULT_HIZ_Val|macro|I2S_SERCTRL_TXDEFAULT_HIZ_Val
DECL|I2S_SERCTRL_TXDEFAULT_HIZ|macro|I2S_SERCTRL_TXDEFAULT_HIZ
DECL|I2S_SERCTRL_TXDEFAULT_Msk|macro|I2S_SERCTRL_TXDEFAULT_Msk
DECL|I2S_SERCTRL_TXDEFAULT_ONE_Val|macro|I2S_SERCTRL_TXDEFAULT_ONE_Val
DECL|I2S_SERCTRL_TXDEFAULT_ONE|macro|I2S_SERCTRL_TXDEFAULT_ONE
DECL|I2S_SERCTRL_TXDEFAULT_Pos|macro|I2S_SERCTRL_TXDEFAULT_Pos
DECL|I2S_SERCTRL_TXDEFAULT_ZERO_Val|macro|I2S_SERCTRL_TXDEFAULT_ZERO_Val
DECL|I2S_SERCTRL_TXDEFAULT_ZERO|macro|I2S_SERCTRL_TXDEFAULT_ZERO
DECL|I2S_SERCTRL_TXDEFAULT|macro|I2S_SERCTRL_TXDEFAULT
DECL|I2S_SERCTRL_TXSAME_Pos|macro|I2S_SERCTRL_TXSAME_Pos
DECL|I2S_SERCTRL_TXSAME_SAME_Val|macro|I2S_SERCTRL_TXSAME_SAME_Val
DECL|I2S_SERCTRL_TXSAME_SAME|macro|I2S_SERCTRL_TXSAME_SAME
DECL|I2S_SERCTRL_TXSAME_ZERO_Val|macro|I2S_SERCTRL_TXSAME_ZERO_Val
DECL|I2S_SERCTRL_TXSAME_ZERO|macro|I2S_SERCTRL_TXSAME_ZERO
DECL|I2S_SERCTRL_TXSAME|macro|I2S_SERCTRL_TXSAME
DECL|I2S_SERCTRL_Type|typedef|} I2S_SERCTRL_Type;
DECL|I2S_SERCTRL_WORDADJ_LEFT_Val|macro|I2S_SERCTRL_WORDADJ_LEFT_Val
DECL|I2S_SERCTRL_WORDADJ_LEFT|macro|I2S_SERCTRL_WORDADJ_LEFT
DECL|I2S_SERCTRL_WORDADJ_Pos|macro|I2S_SERCTRL_WORDADJ_Pos
DECL|I2S_SERCTRL_WORDADJ_RIGHT_Val|macro|I2S_SERCTRL_WORDADJ_RIGHT_Val
DECL|I2S_SERCTRL_WORDADJ_RIGHT|macro|I2S_SERCTRL_WORDADJ_RIGHT
DECL|I2S_SERCTRL_WORDADJ|macro|I2S_SERCTRL_WORDADJ
DECL|I2S_SYNCBUSY_CKEN0_Pos|macro|I2S_SYNCBUSY_CKEN0_Pos
DECL|I2S_SYNCBUSY_CKEN0|macro|I2S_SYNCBUSY_CKEN0
DECL|I2S_SYNCBUSY_CKEN1_Pos|macro|I2S_SYNCBUSY_CKEN1_Pos
DECL|I2S_SYNCBUSY_CKEN1|macro|I2S_SYNCBUSY_CKEN1
DECL|I2S_SYNCBUSY_CKEN_Msk|macro|I2S_SYNCBUSY_CKEN_Msk
DECL|I2S_SYNCBUSY_CKEN_Pos|macro|I2S_SYNCBUSY_CKEN_Pos
DECL|I2S_SYNCBUSY_CKEN|macro|I2S_SYNCBUSY_CKEN
DECL|I2S_SYNCBUSY_DATA0_Pos|macro|I2S_SYNCBUSY_DATA0_Pos
DECL|I2S_SYNCBUSY_DATA0|macro|I2S_SYNCBUSY_DATA0
DECL|I2S_SYNCBUSY_DATA1_Pos|macro|I2S_SYNCBUSY_DATA1_Pos
DECL|I2S_SYNCBUSY_DATA1|macro|I2S_SYNCBUSY_DATA1
DECL|I2S_SYNCBUSY_DATA_Msk|macro|I2S_SYNCBUSY_DATA_Msk
DECL|I2S_SYNCBUSY_DATA_Pos|macro|I2S_SYNCBUSY_DATA_Pos
DECL|I2S_SYNCBUSY_DATA|macro|I2S_SYNCBUSY_DATA
DECL|I2S_SYNCBUSY_ENABLE_Pos|macro|I2S_SYNCBUSY_ENABLE_Pos
DECL|I2S_SYNCBUSY_ENABLE|macro|I2S_SYNCBUSY_ENABLE
DECL|I2S_SYNCBUSY_MASK|macro|I2S_SYNCBUSY_MASK
DECL|I2S_SYNCBUSY_OFFSET|macro|I2S_SYNCBUSY_OFFSET
DECL|I2S_SYNCBUSY_RESETVALUE|macro|I2S_SYNCBUSY_RESETVALUE
DECL|I2S_SYNCBUSY_SEREN0_Pos|macro|I2S_SYNCBUSY_SEREN0_Pos
DECL|I2S_SYNCBUSY_SEREN0|macro|I2S_SYNCBUSY_SEREN0
DECL|I2S_SYNCBUSY_SEREN1_Pos|macro|I2S_SYNCBUSY_SEREN1_Pos
DECL|I2S_SYNCBUSY_SEREN1|macro|I2S_SYNCBUSY_SEREN1
DECL|I2S_SYNCBUSY_SEREN_Msk|macro|I2S_SYNCBUSY_SEREN_Msk
DECL|I2S_SYNCBUSY_SEREN_Pos|macro|I2S_SYNCBUSY_SEREN_Pos
DECL|I2S_SYNCBUSY_SEREN|macro|I2S_SYNCBUSY_SEREN
DECL|I2S_SYNCBUSY_SWRST_Pos|macro|I2S_SYNCBUSY_SWRST_Pos
DECL|I2S_SYNCBUSY_SWRST|macro|I2S_SYNCBUSY_SWRST
DECL|I2S_SYNCBUSY_Type|typedef|} I2S_SYNCBUSY_Type;
DECL|I2S_U2224|macro|I2S_U2224
DECL|I2s|typedef|} I2s;
DECL|INTENCLR|member|__IO I2S_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x0C (R/W 16) Interrupt Enable Clear */
DECL|INTENSET|member|__IO I2S_INTENSET_Type INTENSET; /**< \brief Offset: 0x10 (R/W 16) Interrupt Enable Set */
DECL|INTFLAG|member|__IO I2S_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x14 (R/W 16) Interrupt Flag Status and Clear */
DECL|MCKDIV|member|uint32_t MCKDIV:5; /*!< bit: 19..23 Master Clock Division Factor */
DECL|MCKEN|member|uint32_t MCKEN:1; /*!< bit: 18 Master Clock Enable */
DECL|MCKOUTDIV|member|uint32_t MCKOUTDIV:5; /*!< bit: 24..28 Master Clock Output Division Factor */
DECL|MCKOUTINV|member|uint32_t MCKOUTINV:1; /*!< bit: 31 Master Clock Output Invert */
DECL|MCKSEL|member|uint32_t MCKSEL:1; /*!< bit: 16 Master Clock Select */
DECL|MONO|member|uint32_t MONO:1; /*!< bit: 24 Mono Mode */
DECL|NBSLOTS|member|uint32_t NBSLOTS:3; /*!< bit: 2.. 4 Number of Slots in Frame */
DECL|REV_I2S|macro|REV_I2S
DECL|RXLOOP|member|uint32_t RXLOOP:1; /*!< bit: 26 Loop-back Test Mode */
DECL|RXOR0|member|__I uint16_t RXOR0:1; /*!< bit: 4 Receive Overrun 0 */
DECL|RXOR0|member|uint16_t RXOR0:1; /*!< bit: 4 Receive Overrun 0 Interrupt Enable */
DECL|RXOR0|member|uint16_t RXOR0:1; /*!< bit: 4 Receive Overrun 0 Interrupt Enable */
DECL|RXOR1|member|__I uint16_t RXOR1:1; /*!< bit: 5 Receive Overrun 1 */
DECL|RXOR1|member|uint16_t RXOR1:1; /*!< bit: 5 Receive Overrun 1 Interrupt Enable */
DECL|RXOR1|member|uint16_t RXOR1:1; /*!< bit: 5 Receive Overrun 1 Interrupt Enable */
DECL|RXOR|member|__I uint16_t RXOR:2; /*!< bit: 4.. 5 Receive Overrun x */
DECL|RXOR|member|uint16_t RXOR:2; /*!< bit: 4.. 5 Receive Overrun x Interrupt Enable */
DECL|RXOR|member|uint16_t RXOR:2; /*!< bit: 4.. 5 Receive Overrun x Interrupt Enable */
DECL|RXRDY0|member|__I uint16_t RXRDY0:1; /*!< bit: 0 Receive Ready 0 */
DECL|RXRDY0|member|uint16_t RXRDY0:1; /*!< bit: 0 Receive Ready 0 Interrupt Enable */
DECL|RXRDY0|member|uint16_t RXRDY0:1; /*!< bit: 0 Receive Ready 0 Interrupt Enable */
DECL|RXRDY1|member|__I uint16_t RXRDY1:1; /*!< bit: 1 Receive Ready 1 */
DECL|RXRDY1|member|uint16_t RXRDY1:1; /*!< bit: 1 Receive Ready 1 Interrupt Enable */
DECL|RXRDY1|member|uint16_t RXRDY1:1; /*!< bit: 1 Receive Ready 1 Interrupt Enable */
DECL|RXRDY|member|__I uint16_t RXRDY:2; /*!< bit: 0.. 1 Receive Ready x */
DECL|RXRDY|member|uint16_t RXRDY:2; /*!< bit: 0.. 1 Receive Ready x Interrupt Enable */
DECL|RXRDY|member|uint16_t RXRDY:2; /*!< bit: 0.. 1 Receive Ready x Interrupt Enable */
DECL|Reserved1|member|RoReg8 Reserved1[0x3];
DECL|Reserved2|member|RoReg8 Reserved2[0x2];
DECL|Reserved3|member|RoReg8 Reserved3[0x2];
DECL|Reserved4|member|RoReg8 Reserved4[0x2];
DECL|Reserved5|member|RoReg8 Reserved5[0x6];
DECL|Reserved6|member|RoReg8 Reserved6[0x8];
DECL|SCKOUTINV|member|uint32_t SCKOUTINV:1; /*!< bit: 30 Serial Clock Output Invert */
DECL|SCKSEL|member|uint32_t SCKSEL:1; /*!< bit: 12 Serial Clock Select */
DECL|SERCTRL|member|__IO I2S_SERCTRL_Type SERCTRL[2]; /**< \brief Offset: 0x20 (R/W 32) Serializer n Control */
DECL|SEREN0|member|uint16_t SEREN0:1; /*!< bit: 4 Serializer 0 Enable Synchronization Status */
DECL|SEREN0|member|uint8_t SEREN0:1; /*!< bit: 4 Serializer 0 Enable */
DECL|SEREN1|member|uint16_t SEREN1:1; /*!< bit: 5 Serializer 1 Enable Synchronization Status */
DECL|SEREN1|member|uint8_t SEREN1:1; /*!< bit: 5 Serializer 1 Enable */
DECL|SEREN|member|uint16_t SEREN:2; /*!< bit: 4.. 5 Serializer x Enable Synchronization Status */
DECL|SEREN|member|uint8_t SEREN:2; /*!< bit: 4.. 5 Serializer x Enable */
DECL|SERMODE|member|uint32_t SERMODE:2; /*!< bit: 0.. 1 Serializer Mode */
DECL|SLOTADJ|member|uint32_t SLOTADJ:1; /*!< bit: 7 Data Slot Formatting Adjust */
DECL|SLOTDIS0|member|uint32_t SLOTDIS0:1; /*!< bit: 16 Slot 0 Disabled for this Serializer */
DECL|SLOTDIS1|member|uint32_t SLOTDIS1:1; /*!< bit: 17 Slot 1 Disabled for this Serializer */
DECL|SLOTDIS2|member|uint32_t SLOTDIS2:1; /*!< bit: 18 Slot 2 Disabled for this Serializer */
DECL|SLOTDIS3|member|uint32_t SLOTDIS3:1; /*!< bit: 19 Slot 3 Disabled for this Serializer */
DECL|SLOTDIS4|member|uint32_t SLOTDIS4:1; /*!< bit: 20 Slot 4 Disabled for this Serializer */
DECL|SLOTDIS5|member|uint32_t SLOTDIS5:1; /*!< bit: 21 Slot 5 Disabled for this Serializer */
DECL|SLOTDIS6|member|uint32_t SLOTDIS6:1; /*!< bit: 22 Slot 6 Disabled for this Serializer */
DECL|SLOTDIS7|member|uint32_t SLOTDIS7:1; /*!< bit: 23 Slot 7 Disabled for this Serializer */
DECL|SLOTDIS|member|uint32_t SLOTDIS:8; /*!< bit: 16..23 Slot x Disabled for this Serializer */
DECL|SLOTSIZE|member|uint32_t SLOTSIZE:2; /*!< bit: 0.. 1 Slot Size */
DECL|SWRST|member|uint16_t SWRST:1; /*!< bit: 0 Software Reset Synchronization Status */
DECL|SWRST|member|uint8_t SWRST:1; /*!< bit: 0 Software Reset */
DECL|SYNCBUSY|member|__I I2S_SYNCBUSY_Type SYNCBUSY; /**< \brief Offset: 0x18 (R/ 16) Synchronization Status */
DECL|TXDEFAULT|member|uint32_t TXDEFAULT:2; /*!< bit: 2.. 3 Line Default Line when Slot Disabled */
DECL|TXRDY0|member|__I uint16_t TXRDY0:1; /*!< bit: 8 Transmit Ready 0 */
DECL|TXRDY0|member|uint16_t TXRDY0:1; /*!< bit: 8 Transmit Ready 0 Interrupt Enable */
DECL|TXRDY0|member|uint16_t TXRDY0:1; /*!< bit: 8 Transmit Ready 0 Interrupt Enable */
DECL|TXRDY1|member|__I uint16_t TXRDY1:1; /*!< bit: 9 Transmit Ready 1 */
DECL|TXRDY1|member|uint16_t TXRDY1:1; /*!< bit: 9 Transmit Ready 1 Interrupt Enable */
DECL|TXRDY1|member|uint16_t TXRDY1:1; /*!< bit: 9 Transmit Ready 1 Interrupt Enable */
DECL|TXRDY|member|__I uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x */
DECL|TXRDY|member|uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */
DECL|TXRDY|member|uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */
DECL|TXSAME|member|uint32_t TXSAME:1; /*!< bit: 4 Transmit Data when Underrun */
DECL|TXUR0|member|__I uint16_t TXUR0:1; /*!< bit: 12 Transmit Underrun 0 */
DECL|TXUR0|member|uint16_t TXUR0:1; /*!< bit: 12 Transmit Underrun 0 Interrupt Enable */
DECL|TXUR0|member|uint16_t TXUR0:1; /*!< bit: 12 Transmit Underrun 0 Interrupt Enable */
DECL|TXUR1|member|__I uint16_t TXUR1:1; /*!< bit: 13 Transmit Underrun 1 */
DECL|TXUR1|member|uint16_t TXUR1:1; /*!< bit: 13 Transmit Underrun 1 Interrupt Enable */
DECL|TXUR1|member|uint16_t TXUR1:1; /*!< bit: 13 Transmit Underrun 1 Interrupt Enable */
DECL|TXUR|member|__I uint16_t TXUR:2; /*!< bit: 12..13 Transmit Underrun x */
DECL|TXUR|member|uint16_t TXUR:2; /*!< bit: 12..13 Transmit Underrun x Interrupt Enable */
DECL|TXUR|member|uint16_t TXUR:2; /*!< bit: 12..13 Transmit Underrun x Interrupt Enable */
DECL|WORDADJ|member|uint32_t WORDADJ:1; /*!< bit: 12 Data Word Formatting Adjust */
DECL|_SAMD21_I2S_COMPONENT_|macro|_SAMD21_I2S_COMPONENT_
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint32_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|uint16_t|member|__I uint16_t :2; /*!< bit: 10..11 Reserved */
DECL|uint16_t|member|__I uint16_t :2; /*!< bit: 10..11 Reserved */
DECL|uint16_t|member|__I uint16_t :2; /*!< bit: 14..15 Reserved */
DECL|uint16_t|member|__I uint16_t :2; /*!< bit: 14..15 Reserved */
DECL|uint16_t|member|__I uint16_t :2; /*!< bit: 2.. 3 Reserved */
DECL|uint16_t|member|__I uint16_t :2; /*!< bit: 2.. 3 Reserved */
DECL|uint16_t|member|__I uint16_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint16_t|member|__I uint16_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 0.. 1 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 10..11 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 10..11 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 10..11 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 10..11 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 14..15 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 14..15 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 14..15 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 14..15 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 2.. 3 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 2.. 3 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 2.. 3 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 2.. 3 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint16_t|member|uint16_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint16_t|member|uint16_t :6; /*!< bit: 10..15 Reserved */
DECL|uint16_t|member|uint16_t :6; /*!< bit: 10..15 Reserved */
DECL|uint32_t|member|uint32_t :16; /*!< bit: 0..15 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 11 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 17 Reserved */
DECL|uint32_t|member|uint32_t :1; /*!< bit: 6 Reserved */
DECL|uint32_t|member|uint32_t :2; /*!< bit: 9..10 Reserved */
DECL|uint32_t|member|uint32_t :3; /*!< bit: 13..15 Reserved */
DECL|uint32_t|member|uint32_t :5; /*!< bit: 27..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /*!< bit: 24..31 Reserved */
DECL|uint8_t|member|uint8_t :2; /*!< bit: 0.. 1 Reserved */
DECL|uint8_t|member|uint8_t :2; /*!< bit: 6.. 7 Reserved */
DECL|uint8_t|member|uint8_t :2; /*!< bit: 6.. 7 Reserved */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
DECL|vec|member|} vec; /*!< Structure used for vec access */
