$date
	Tue Oct 19 15:46:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module NAND $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOR $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module NOT $end
$var wire 1 1 A $end
$var wire 1 2 Y $end
$upscope $end
$scope module testbench_bits8_32word $end
$var wire 1 3 valid_out_e $end
$var wire 1 4 valid_out_c $end
$var wire 1 5 valid_in $end
$var wire 1 6 reset $end
$var wire 1 7 clk_4f $end
$var wire 32 8 Data_out_e [31:0] $end
$var wire 32 9 Data_out_c [31:0] $end
$var wire 8 : Data_in [7:0] $end
$scope module bits8_32word_1 $end
$var wire 1 5 valid_in $end
$var wire 1 6 reset $end
$var wire 1 7 clk_4f_c $end
$var wire 8 ; Data_in [7:0] $end
$var reg 32 < Data_out_c [31:0] $end
$var reg 2 = contador [1:0] $end
$var reg 1 > down $end
$var reg 32 ? memoria [31:0] $end
$var reg 1 @ valid $end
$var reg 1 4 valid_out_c $end
$upscope $end
$scope module bits8_32word_2 $end
$var wire 1 A _12_ $end
$var wire 1 5 valid_in $end
$var wire 1 6 reset $end
$var wire 1 7 clk_4f_e $end
$var wire 8 B Data_in [7:0] $end
$var reg 32 C Data_out_e [31:0] $end
$var reg 32 D _00_ [31:0] $end
$var reg 2 E _01_ [1:0] $end
$var reg 1 F _02_ $end
$var reg 32 G _03_ [31:0] $end
$var reg 1 H _04_ $end
$var reg 1 I _05_ $end
$var reg 32 J _06_ [31:0] $end
$var reg 2 K _07_ [1:0] $end
$var reg 1 L _08_ $end
$var reg 32 M _09_ [31:0] $end
$var reg 1 N _10_ $end
$var reg 1 O _11_ $end
$var reg 2 P contador [1:0] $end
$var reg 1 Q down $end
$var reg 32 R memoria [31:0] $end
$var reg 1 S valid $end
$var reg 1 3 valid_out_e $end
$upscope $end
$scope module probador_1 $end
$var wire 32 T Data_out_c [31:0] $end
$var wire 32 U Data_out_e [31:0] $end
$var wire 1 4 valid_out_c $end
$var wire 1 3 valid_out_e $end
$var reg 8 V Data_in [7:0] $end
$var reg 2 W checker [1:0] $end
$var reg 1 7 clk_4f $end
$var reg 1 6 reset $end
$var reg 1 5 valid_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 W
b0 V
b0 U
b0 T
0S
b0 R
0Q
b11 P
0O
0N
b0 M
1L
b0 K
b0 J
0I
0H
b0 G
0F
b11 E
b0 D
b0 C
b0 B
1A
0@
b0 ?
0>
b11 =
b0 <
b0 ;
b0 :
b0 9
b0 8
07
06
05
04
03
z2
z1
x0
z/
z.
x-
z,
z+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#1000
1F
b0 E
b1 K
b11111111000000000000000000000000 M
0A
1>
b0 =
1Q
b0 P
b11111111 :
b11111111 ;
b11111111 B
b11111111 V
15
16
17
#2000
07
#3000
b10 K
b11111111101010100000000000000000 M
b11111111000000000000000000000000 G
b1 E
b10101010 :
b10101010 ;
b10101010 B
b10101010 V
b11111111000000000000000000000000 R
b1 P
b1 =
b11111111000000000000000000000000 ?
17
#4000
07
#5000
b11111111101010100000000000000000 G
b10 E
b11 K
b11111111101010101111111100000000 M
b10 =
b11111111101010100000000000000000 ?
b11111111101010100000000000000000 R
b10 P
b11111111 :
b11111111 ;
b11111111 B
b11111111 V
17
#6000
07
#7000
0L
b0 K
1N
b11111111101010101111111110111011 M
b11111111101010101111111100000000 G
b11 E
b10111011 :
b10111011 ;
b10111011 B
b10111011 V
b11111111101010101111111100000000 R
b11 P
b11 =
b11111111101010101111111100000000 ?
17
#8000
07
#9000
0F
1H
b11111111101010101111111110111011 G
b0 E
b1 K
b11011101000000000000000000000000 M
b11111111101010101111111110111011 J
1O
0>
b0 =
1@
b11111111101010101111111110111011 ?
0Q
1S
b11111111101010101111111110111011 R
b0 P
b11011101 :
b11011101 ;
b11011101 B
b11011101 V
17
#10000
07
#11000
b10 K
b11011101110011000000000000000000 M
b11111111101010101111111110111011 D
1I
b11011101000000000000000000000000 G
b1 E
b11001100 :
b11001100 ;
b11001100 B
b11001100 V
b11111111101010101111111110111011 8
b11111111101010101111111110111011 C
b11111111101010101111111110111011 U
13
b11011101000000000000000000000000 R
b1 P
b1 =
b11011101000000000000000000000000 ?
b11111111101010101111111110111011 9
b11111111101010101111111110111011 <
b11111111101010101111111110111011 T
14
17
#12000
07
#13000
b11011101110011000000000000000000 G
b10 E
b11 K
b11011101110011001101110100000000 M
b10 =
b11011101110011000000000000000000 ?
b11011101110011000000000000000000 R
b10 P
b11011101 :
b11011101 ;
b11011101 B
b11011101 V
17
#14000
07
#15000
b0 K
b11011101110011001101110111101110 M
b11011101110011001101110100000000 G
b11 E
b11101110 :
b11101110 ;
b11101110 B
b11101110 V
b11011101110011001101110100000000 R
b11 P
b11 =
b11011101110011001101110100000000 ?
17
#16000
07
#17000
b11011101110011001101110111101110 G
b0 E
b1 K
b11011101110011001101110111101110 J
b0 =
b11011101110011001101110111101110 ?
b11011101110011001101110111101110 R
b0 P
05
17
#18000
07
#19000
b10 K
b11011101110011001101110111101110 D
b1 E
b11011101110011001101110111101110 8
b11011101110011001101110111101110 C
b11011101110011001101110111101110 U
b1 P
b1 =
b11011101110011001101110111101110 9
b11011101110011001101110111101110 <
b11011101110011001101110111101110 T
17
#20000
07
#21000
b11 K
b10 E
b10 =
b10 P
17
#22000
07
#23000
1L
b0 K
0N
b0 M
b11 E
b11 P
b11 =
17
#24000
07
#25000
1F
0H
b0 G
b0 E
b1 K
b1000000000000000000000000 M
b0 J
0O
1>
b0 =
0@
b0 ?
1Q
0S
b0 R
b0 P
b1 :
b1 ;
b1 B
b1 V
15
17
#26000
07
#27000
b10 K
b1000011110000000000000000 M
b0 D
0I
b1000000000000000000000000 G
b1 E
b1111 :
b1111 ;
b1111 B
b1111 V
b0 8
b0 C
b0 U
03
b1000000000000000000000000 R
b1 P
b1 =
b1000000000000000000000000 ?
b0 9
b0 <
b0 T
04
17
#28000
07
#29000
b1000011110000000000000000 G
b10 E
b11 K
b1000011110000101000000000 M
b10 =
b1000011110000000000000000 ?
b1000011110000000000000000 R
b10 P
b1010 :
b1010 ;
b1010 B
b1010 V
17
#30000
07
#31000
0L
b0 K
1N
b1000011110000101000000011 M
b1000011110000101000000000 G
b11 E
b11 :
b11 ;
b11 B
b11 V
b1000011110000101000000000 R
b11 P
b11 =
b1000011110000101000000000 ?
17
#32000
07
#33000
0F
1H
b1000011110000101000000011 G
b0 E
b1 K
b1000011110000101000000011 J
1O
0>
b0 =
1@
b1000011110000101000000011 ?
0Q
1S
b1000011110000101000000011 R
b0 P
05
b0 :
b0 ;
b0 B
b0 V
17
#34000
07
#35000
b10 K
b1000011110000101000000011 D
1I
b1 E
b1000011110000101000000011 8
b1000011110000101000000011 C
b1000011110000101000000011 U
13
b1 P
b1 =
b1000011110000101000000011 9
b1000011110000101000000011 <
b1000011110000101000000011 T
14
17
#36000
07
#37000
b11 K
b10 E
b10 =
b10 P
17
#38000
07
#39000
1L
b0 K
0N
b0 M
b11 E
b11 P
b11 =
17
#40000
07
#41000
b0 J
0O
1F
0H
b0 G
b0 E
1>
b0 =
0@
b0 ?
1Q
0S
b0 R
b0 P
17
#42000
07
#43000
b0 D
0I
b0 8
b0 C
b0 U
03
b0 9
b0 <
b0 T
04
17
#44000
07
#45000
17
