#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 14 12:15:11 2025
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/constraint/05_hdmi_colorbar.fdc" has been added to project successfully. 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 
Process exit normally.
Open IP Compiler ...
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 
Regenerate IP 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.idf' ...
IP Generator (Version 2022.2-SP6.4 build 146967)
Check out license ...
License checkout: fabric_ipc from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling architecture definition.
Compiling verification operator library.
Start generating at 2025-11-14 12:33
Instance: pll_0 (E:\User\Files\project_self\OPHW_25H\OPHW_25H_TEST\1_Demo\Basic\05_hdmi_colorbar\project\ipcore\pll_0\pll_0.idf)
IP: Pango PLL (1.5)
Part: Logos2-PG2L25H-MBG325--6
Create directory 'rtl' ...
Copy 'ipm2l_pll_wrapper_v1_1.v.xml' ...
Compile file 'ipm2l_pll_wrapper_v1_1.v.xml' to 'pll_0.v' ...
Found top module 'pll_0' in file 'pll_0.v'.
Copy 'ipm2l_pll_wrapper_v1_1_tb.v.xml' ...
Compile file 'ipm2l_pll_wrapper_v1_1_tb.v.xml' to 'pll_0_tb.v' ...
Create template file 'pll_0_tmpl.v' ...
Create template file 'pll_0_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
I: Flow-6003: IP "pll_0.idf" regenerate successfully. 
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Open IP Compiler ...
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Regenerate IP 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.idf' ...
IP Generator (Version 2022.2-SP6.4 build 146967)
Check out license ...
License checkout: fabric_ipc from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling architecture definition.
Compiling verification operator library.
Start generating at 2025-11-14 12:36
Instance: pll_1 (E:\User\Files\project_self\OPHW_25H\OPHW_25H_TEST\1_Demo\Basic\05_hdmi_colorbar\project\ipcore\pll_1\pll_1.idf)
IP: Pango PLL (1.5)
Part: Logos2-PG2L25H-MBG325--6
Create directory 'rtl' ...
Copy 'ipm2l_pll_wrapper_v1_1.v.xml' ...
Compile file 'ipm2l_pll_wrapper_v1_1.v.xml' to 'pll_1.v' ...
Found top module 'pll_1' in file 'pll_1.v'.
Copy 'ipm2l_pll_wrapper_v1_1_tb.v.xml' ...
Compile file 'ipm2l_pll_wrapper_v1_1_tb.v.xml' to 'pll_1_tb.v' ...
Create template file 'pll_1_tmpl.v' ...
Create template file 'pll_1_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
I: Flow-6003: IP "pll_1.idf" regenerate successfully. 
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 
Customize IP 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.idf' ...
IP Compiler exited.
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 


Process "Compile" started.
Current time: Fri Nov 14 12:38:04 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v(line number: 23)] Analyzing module asyn_rst_syn (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 24)] Analyzing module dvi_transmitter_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 23)] Analyzing module hdmi_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v(line number: 22)] Analyzing module pattern_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Analyzing module serializer_10_to_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v(line number: 34)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 18)] Analyzing module pll_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 18)] Analyzing module pll_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v successfully.
I: Module "hdmi_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.199s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 23)] Elaborating module hdmi_test
I: Module instance {hdmi_test} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 72)] Elaborating instance u_pll_0
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 18)] Elaborating module pll_0
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 302)] Elaborating instance u_gpll
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 79)] Elaborating instance u_pll_1
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 18)] Elaborating module pll_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 116)] Elaborating instance sync_vg
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v(line number: 34)] Elaborating module sync_vg
I: Module instance {hdmi_test/sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 134)] Elaborating instance pattern_vg
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v(line number: 22)] Elaborating module pattern_vg
I: Module instance {hdmi_test/pattern_vg} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 151)] Elaborating instance u_dvi_transmitter
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 24)] Elaborating module dvi_transmitter_top
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 56)] Elaborating instance reset_syn
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v(line number: 23)] Elaborating module asyn_rst_syn
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 64)] Elaborating instance encoder_b
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_b} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 75)] Elaborating instance encoder_g
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_g} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 86)] Elaborating instance encoder_r
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_r} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 98)] Elaborating instance serializer_b
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 58)] Elaborating instance GTP_OSERDES_E2_data_master
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 35)] Width mismatch between port RST and signal bound to it for instantiated module GTP_OSERDES_E2
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 103)] Elaborating instance GTP_OSERDES_E2_data_slave
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 80)] Width mismatch between port RST and signal bound to it for instantiated module GTP_OSERDES_E2
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 125)] Elaborating instance GTP_OUTBUFDS_data_lane
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 107)] Elaborating instance serializer_g
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 116)] Elaborating instance serializer_r
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 125)] Elaborating instance serializer_clk
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
Executing : rtl-elaborate successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (402.6%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.060s wall, 0.000s user + 0.062s system = 0.062s CPU (104.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N156_7:0_2 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (162.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 14 12:38:06 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov 14 12:38:06 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/constraint/05_hdmi_colorbar.fdc(line number: 9)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/constraint/05_hdmi_colorbar.fdc(line number: 27)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_pll_0/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_0/u_gpll:CLKOUT1
Executing : get_pins u_pll_0/u_gpll:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_1/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_0/u_gpll:CLKOUT1
Executing : get_pins u_pll_0/u_gpll:CLKOUT1 successfully.
Executing : get_pins u_pll_1/u_gpll:CLKOUT0
Executing : get_pins u_pll_1/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred -source [get_pins u_pll_0/u_gpll:CLKOUT1] [get_pins u_pll_1/u_gpll:CLKOUT0] -master_clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -edges {1 2 3} -edge_shift {0.000000 -40.080808 -80.161616} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred -source [get_pins u_pll_0/u_gpll:CLKOUT1] [get_pins u_pll_1/u_gpll:CLKOUT0] -master_clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -edges {1 2 3} -edge_shift {0.000000 -40.080808 -80.161616} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_0/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_0/u_gpll:CLKOUT0
Executing : get_pins u_pll_0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} -add successfully.
Start pre-mapping.
I: Constant propagation done on pattern_vg/b_out[7:0]_e (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[0] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[1] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[2] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[3] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[4] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[5] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[6] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[7] (bmsREDOR).
I: Constant propagation done on pattern_vg/g_out[7:0]_e (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.083s wall, 0.047s user + 0.062s system = 0.109s CPU (131.6%)

Start mod-gen.
W: Public-4008: Instance 'sync_vg/y_act[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_reg that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg
W: Removed bmsWIDEDFFRSE inst rstn_1ms[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst sync_vg/v_count[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n1d[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n1d[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n1d[3:0] at 0 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.067s wall, 0.172s user + 0.031s system = 0.203s CPU (302.4%)

Start logic-optimization.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n1q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n1q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n1q_m[3:0] at 0 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.424s wall, 0.359s user + 0.062s system = 0.422s CPU (99.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/v_count[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n1d[3] that is redundant to u_dvi_transmitter/encoder_r/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n1d[3] that is redundant to u_dvi_transmitter/encoder_b/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n1d[3] that is redundant to u_dvi_transmitter/encoder_g/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_g/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_r/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_r/q_m_reg[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_b/q_m_reg[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_g/q_m_reg[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_b/dout[1] that is redundant to u_dvi_transmitter/encoder_b/dout[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_g/dout[1] that is redundant to u_dvi_transmitter/encoder_g/dout[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_r/dout[1] that is redundant to u_dvi_transmitter/encoder_r/dout[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_r/n1q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n0q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n0q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_b/n1q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_g/n1q_m[3]
W: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n0q_m[2] that is stuck at constant 0.
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_g/n0q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_r/n0q_m[3]
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_b/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_g/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_r/cnt[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (115.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.161s wall, 0.188s user + 0.109s system = 0.297s CPU (184.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.024s wall, 0.000s user + 0.016s system = 0.016s CPU (66.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (470.5%)

W: prevent name conflict by renaming net sync_vg/N0 to sync_vg/N0_rnmt

Cell Usage:
GTP_DFF                      22 uses
GTP_DFF_C                    24 uses
GTP_DFF_P                     2 uses
GTP_DFF_R                    36 uses
GTP_DFF_RE                   11 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      9 uses
GTP_LUT3                      5 uses
GTP_LUT4                     26 uses
GTP_LUT5                     19 uses
GTP_LUT6                     34 uses
GTP_LUT6CARRY                62 uses
GTP_LUT6D                     1 use
GTP_OSERDES_E2                8 uses

I/O ports: 5
GTP_INBUF                   1 use
GTP_OUTBUFDS                4 uses

Mapping Summary:
Total LUTs: 159 of 17800 (0.89%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 159
Total Registers: 95 of 35600 (0.27%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 9 of 150 (6.00%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 1        | 1                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 2        | 1                 1
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 22
  NO              NO                YES                26
  NO              YES               NO                 36
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 11
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hdmi_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_test_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 14 12:38:12 2025
Action synthesize: Peak memory pool usage is 294 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:10s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 14 12:38:12 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'hdmi_test'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net pix_clk in design, driver pin CLKOUT0(instance u_pll_0/u_gpll) -> load pin CLK(instance pattern_vg/b_out[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net pix_clk_x5 in design, driver pin CLKOUT0(instance u_pll_1/u_gpll) -> load pin OCLK(instance u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT1(instance u_pll_0/u_gpll) -> load pin CLK(instance rstn_1ms[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N12_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: pattern_vg/N2_mux3_1/gateop, insts:2.
I: Infer CARRY group, base inst: pattern_vg/N16_mux1/gateop, insts:2.
I: Infer CARRY group, base inst: sync_vg/N8_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: sync_vg/N24_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: sync_vg/N82_2/gateop, insts:3.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_b/N171_4/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_b/N222_13_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_g/N171_4/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_g/N222_13_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_r/N171_4/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_r/N222_13_0/gateop, insts:5.
I: OSERDES "u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 95       | 35600         | 1                  
| LUT                   | 159      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 9        | 150           | 6                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 3             | 67                 
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.03 sec.

Design 'hdmi_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 14 12:38:18 2025
Action dev_map: Peak memory pool usage is 295 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:17s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:10s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:10s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 14 12:38:18 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf(line number: 6)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf(line number: 9)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.47 sec
Worst slack after clock region global placement is -1709
Wirelength after clock region global placement is 2202 and checksum is C3B24488CD5E6681.
1st GP placement takes 0.80 sec.

Phase 1.2 Clock placement started.
Mapping instance u_pll_0/u_gpll/gpll_inst to GPLL_271_157.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Mapping instance clkbufg_2/gopclkbufg to USCM_155_273.
Mapping instance u_pll_1/u_gpll/gpll_inst to GPLL_7_157.
Mapping instance clkbufg_1/gopclkbufg to USCM_155_276.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 2202 and checksum is C3B24488CD5E6681.
Pre global placement takes 0.91 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_144.
Placed fixed group with base inst u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_132.
Placed fixed group with base inst u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_246.
Placed fixed group with base inst u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_162.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_155_276.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_155_273.
Placed fixed instance u_pll_0/u_gpll/gpll_inst on GPLL_271_157.
Placed fixed instance u_pll_1/u_gpll/gpll_inst on GPLL_7_157.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_277_34.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
I: The IO driver of u_pll_0/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -4223.
	1 iterations finished.
	Final slack -4223.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is -1211
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 1072 and checksum is A135B4CCEF6979DE.
Global placement takes 0.11 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 61 LUT6 in collection, pack success:15
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1077 and checksum is F2517176716F8667.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -4223.
	1 iterations finished.
	Final slack -4223.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is -1251
3rd GP placement takes 0.06 sec.

Wirelength after post global placement is 1617 and checksum is 3FCDBBE3BEFDE544.
Packing LUT6D started.
I: LUT6D pack result: There are 31 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 0.917647.
Wirelength after legalization is 1852 and checksum is AC0F34C4D7A514F1.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -1471.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 1852 and checksum is AC0F34C4D7A514F1.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is -1471, TNS before detailed placement is -86634. 
Cost at Swap iteration 0 : -1471, wslk -1469, tns -86511, takes 0.00 sec.
Cost at DP iteration 0 : -1469, wslk -1324, tns -85264, takes 0.02 sec.
Cost at Swap iteration 1 : -1324, wslk -1289, tns -83565, takes 0.00 sec.
Cost at Swap iteration 2 : -1289, wslk -1288, tns -82861, takes 0.00 sec.
Cost at DP iteration 2 : -1288, wslk -1270, tns -80569, takes 0.00 sec.
Cost at Swap iteration 3 : -1270, wslk -1270, tns -80138, takes 0.02 sec.
Cost at Swap iteration 4 : -1270, wslk -1270, tns -80138, takes 0.00 sec.
Cost at DP iteration 4 : -1270, wslk -1270, tns -79384, takes 0.02 sec.
Cost at Swap iteration 5 : -1270, wslk -1270, tns -79384, takes 0.02 sec.
Worst slack after detailed placement is -1270, TNS after detailed placement is -79384. 
Swapping placement takes 0.06 sec.

Wirelength after detailed placement is 2043 and checksum is 7C3509FE91AD3DB6.
Timing-driven detailed placement takes 0.08 sec.

Worst slack is -1381, TNS after placement is -80813.
Placement done.
Total placement takes 1.25 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.58 sec.
Setup STE netlist take 15 msec.
Dispose control chain take 3 msec.
Collect const net info take 10 msec.
Total nets for routing: 174.
Total loads for routing: 980.
Direct connect net size: 42
Build all design net take 3 msec.
Worst slack is -1381, TNS before route is -80813.
Processing design graph takes 0.03 sec.
Delay table total memory: 0.23173141 MB
Route graph total memory: 43.78875542 MB
Route design total memory: 0.76210785 MB
Global routing takes 0.00 sec.
Total 172 subnets.
Unrouted clock nets at iteration 0 (0.002 sec): 1
Unrouted clock nets at iteration 1 (0.000 sec): 1
Unrouted clock nets at iteration 2 (0.000 sec): 1
Unrouted clock nets at iteration 3 (0.000 sec): 1
Unrouted clock nets at iteration 4 (0.000 sec): 0
Total route nets size: 165
Pre route takes 0.182 sec
Unrouted general nets at iteration 6 (MT total route time: 0.036 sec): 136(overused: 998)
Unrouted general nets at iteration 7 (MT total route time: 0.029 sec): 107(overused: 763)
Unrouted general nets at iteration 8 (MT total route time: 0.021 sec): 83(overused: 452)
Unrouted general nets at iteration 9 (MT total route time: 0.015 sec): 66(overused: 328)
Unrouted general nets at iteration 10 (MT total route time: 0.012 sec): 51(overused: 246)
Unrouted general nets at iteration 11 (MT total route time: 0.009 sec): 35(overused: 196)
Unrouted general nets at iteration 12 (MT total route time: 0.007 sec): 31(overused: 158)
Unrouted general nets at iteration 13 (MT total route time: 0.008 sec): 28(overused: 138)
Unrouted general nets at iteration 14 (MT total route time: 0.006 sec): 27(overused: 126)
Unrouted general nets at iteration 15 (MT total route time: 0.006 sec): 24(overused: 105)
Unrouted general nets at iteration 16 (MT total route time: 0.006 sec): 16(overused: 80)
Unrouted general nets at iteration 17 (MT total route time: 0.006 sec): 16(overused: 80)
Unrouted general nets at iteration 18 (MT total route time: 0.005 sec): 13(overused: 62)
Unrouted general nets at iteration 19 (MT total route time: 0.006 sec): 15(overused: 62)
Unrouted general nets at iteration 20 (MT total route time: 0.004 sec): 15(overused: 52)
Unrouted general nets at iteration 21 (MT total route time: 0.004 sec): 15(overused: 52)
Unrouted general nets at iteration 22 (MT total route time: 0.004 sec): 18(overused: 56)
Unrouted general nets at iteration 23 (MT total route time: 0.003 sec): 13(overused: 44)
Unrouted general nets at iteration 24 (MT total route time: 0.003 sec): 12(overused: 42)
Unrouted general nets at iteration 25 (MT total route time: 0.003 sec): 12(overused: 48)
Unrouted general nets at iteration 26 (MT total route time: 0.004 sec): 14(overused: 52)
Unrouted general nets at iteration 27 (MT total route time: 0.005 sec): 14(overused: 52)
Unrouted general nets at iteration 28 (MT total route time: 0.004 sec): 13(overused: 44)
Unrouted general nets at iteration 29 (MT total route time: 0.004 sec): 13(overused: 44)
Unrouted general nets at iteration 30 (MT total route time: 0.003 sec): 14(overused: 46)
Unrouted general nets at iteration 31 (MT total route time: 0.004 sec): 13(overused: 45)
Unrouted general nets at iteration 32 (MT total route time: 0.004 sec): 13(overused: 48)
Unrouted general nets at iteration 33 (MT total route time: 0.004 sec): 13(overused: 36)
Unrouted general nets at iteration 34 (MT total route time: 0.003 sec): 13(overused: 40)
Unrouted general nets at iteration 35 (MT total route time: 0.004 sec): 12(overused: 36)
Unrouted general nets at iteration 36 (MT total route time: 0.004 sec): 13(overused: 36)
Unrouted general nets at iteration 37 (MT total route time: 0.004 sec): 16(overused: 62)
Unrouted general nets at iteration 38 (MT total route time: 0.005 sec): 13(overused: 46)
Unrouted general nets at iteration 39 (MT total route time: 0.003 sec): 12(overused: 34)
Unrouted general nets at iteration 40 (MT total route time: 0.003 sec): 12(overused: 34)
Unrouted general nets at iteration 41 (MT total route time: 0.002 sec): 12(overused: 34)
Unrouted general nets at iteration 42 (MT total route time: 0.004 sec): 11(overused: 28)
Unrouted general nets at iteration 43 (MT total route time: 0.002 sec): 11(overused: 28)
Unrouted general nets at iteration 44 (MT total route time: 0.002 sec): 10(overused: 32)
Unrouted general nets at iteration 45 (MT total route time: 0.002 sec): 12(overused: 34)
Unrouted general nets at iteration 46 (MT total route time: 0.002 sec): 12(overused: 34)
Unrouted general nets at iteration 47 (MT total route time: 0.002 sec): 11(overused: 30)
Unrouted general nets at iteration 48 (MT total route time: 0.002 sec): 10(overused: 34)
Unrouted general nets at iteration 49 (MT total route time: 0.002 sec): 11(overused: 26)
Unrouted general nets at iteration 50 (MT total route time: 0.002 sec): 12(overused: 24)
Unrouted general nets at iteration 51 (MT total route time: 0.002 sec): 12(overused: 20)
Unrouted general nets at iteration 52 (MT total route time: 0.001 sec): 10(overused: 24)
Unrouted general nets at iteration 53 (MT total route time: 0.002 sec): 11(overused: 22)
Unrouted general nets at iteration 54 (MT total route time: 0.001 sec): 10(overused: 22)
Unrouted general nets at iteration 55 (MT total route time: 0.002 sec): 11(overused: 24)
Unrouted general nets at iteration 56 (MT total route time: 0.003 sec): 11(overused: 28)
Unrouted general nets at iteration 57 (MT total route time: 0.002 sec): 9(overused: 22)
Unrouted general nets at iteration 58 (MT total route time: 0.002 sec): 11(overused: 22)
Unrouted general nets at iteration 59 (MT total route time: 0.001 sec): 11(overused: 24)
Unrouted general nets at iteration 60 (MT total route time: 0.002 sec): 11(overused: 24)
Unrouted general nets at iteration 61 (MT total route time: 0.002 sec): 10(overused: 24)
Unrouted general nets at iteration 62 (MT total route time: 0.002 sec): 12(overused: 22)
Unrouted general nets at iteration 63 (MT total route time: 0.002 sec): 10(overused: 22)
Unrouted general nets at iteration 64 (MT total route time: 0.001 sec): 9(overused: 18)
Unrouted general nets at iteration 65 (MT total route time: 0.001 sec): 9(overused: 20)
Unrouted general nets at iteration 66 (MT total route time: 0.001 sec): 10(overused: 22)
Unrouted general nets at iteration 67 (MT total route time: 0.002 sec): 11(overused: 22)
Unrouted general nets at iteration 68 (MT total route time: 0.002 sec): 10(overused: 22)
Unrouted general nets at iteration 69 (MT total route time: 0.001 sec): 9(overused: 18)
Unrouted general nets at iteration 70 (MT total route time: 0.001 sec): 8(overused: 20)
Unrouted general nets at iteration 71 (MT total route time: 0.002 sec): 9(overused: 18)
Unrouted general nets at iteration 72 (MT total route time: 0.002 sec): 11(overused: 20)
Unrouted general nets at iteration 73 (MT total route time: 0.001 sec): 9(overused: 20)
Unrouted general nets at iteration 74 (MT total route time: 0.001 sec): 8(overused: 18)
Unrouted general nets at iteration 75 (MT total route time: 0.001 sec): 7(overused: 16)
Unrouted general nets at iteration 76 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 77 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 78 (MT total route time: 0.001 sec): 9(overused: 16)
Unrouted general nets at iteration 79 (MT total route time: 0.001 sec): 6(overused: 14)
Unrouted general nets at iteration 80 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 81 (MT total route time: 0.001 sec): 7(overused: 14)
Unrouted general nets at iteration 82 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 83 (MT total route time: 0.001 sec): 7(overused: 14)
Unrouted general nets at iteration 84 (MT total route time: 0.001 sec): 8(overused: 14)
Unrouted general nets at iteration 85 (MT total route time: 0.001 sec): 7(overused: 14)
Unrouted general nets at iteration 86 (MT total route time: 0.002 sec): 8(overused: 14)
Unrouted general nets at iteration 87 (MT total route time: 0.001 sec): 7(overused: 14)
Unrouted general nets at iteration 88 (MT total route time: 0.001 sec): 6(overused: 14)
Unrouted general nets at iteration 89 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 90 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 91 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 92 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 93 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 94 (MT total route time: 0.000 sec): 6(overused: 10)
Unrouted general nets at iteration 95 (MT total route time: 0.001 sec): 8(overused: 14)
Unrouted general nets at iteration 96 (MT total route time: 0.001 sec): 7(overused: 14)
Unrouted general nets at iteration 97 (MT total route time: 0.001 sec): 5(overused: 10)
Unrouted general nets at iteration 98 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 99 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 100 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 101 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 102 (MT total route time: 0.000 sec): 5(overused: 10)
Unrouted general nets at iteration 103 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 104 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 105 (MT total route time: 0.000 sec): 4(overused: 14)
Unrouted general nets at iteration 106 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 107 (MT total route time: 0.001 sec): 6(overused: 10)
Unrouted general nets at iteration 108 (MT total route time: 0.001 sec): 6(overused: 10)
Unrouted general nets at iteration 109 (MT total route time: 0.001 sec): 5(overused: 10)
Unrouted general nets at iteration 110 (MT total route time: 0.001 sec): 6(overused: 10)
Unrouted general nets at iteration 111 (MT total route time: 0.001 sec): 5(overused: 10)
Unrouted general nets at iteration 112 (MT total route time: 0.001 sec): 5(overused: 10)
Unrouted general nets at iteration 113 (MT total route time: 0.001 sec): 5(overused: 10)
Unrouted general nets at iteration 114 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 115 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 116 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 117 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 118 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 119 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 120 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 121 (MT total route time: 0.000 sec): 3(overused: 6)
Unrouted general nets at iteration 122 (MT total route time: 0.001 sec): 5(overused: 10)
Unrouted general nets at iteration 123 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 124 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 125 (MT total route time: 0.000 sec): 3(overused: 6)
Unrouted general nets at iteration 126 (MT total route time: 0.002 sec): 5(overused: 10)
Unrouted general nets at iteration 127 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 128 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 129 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 130 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 131 (MT total route time: 0.000 sec): 4(overused: 6)
Unrouted general nets at iteration 132 (MT total route time: 0.001 sec): 4(overused: 6)
Unrouted general nets at iteration 133 (MT total route time: 0.001 sec): 4(overused: 6)
Unrouted general nets at iteration 134 (MT total route time: 0.001 sec): 6(overused: 10)
Unrouted general nets at iteration 135 (MT total route time: 0.001 sec): 5(overused: 10)
Unrouted general nets at iteration 136 (MT total route time: 0.001 sec): 3(overused: 6)
Unrouted general nets at iteration 137 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 138 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 139 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 140 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 141 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 142 (MT total route time: 0.000 sec): 3(overused: 6)
Unrouted general nets at iteration 143 (MT total route time: 0.001 sec): 5(overused: 10)
Unrouted general nets at iteration 144 (MT total route time: 0.001 sec): 4(overused: 6)
Unrouted general nets at iteration 145 (MT total route time: 0.001 sec): 4(overused: 6)
Unrouted general nets at iteration 146 (MT total route time: 0.001 sec): 4(overused: 6)
Unrouted general nets at iteration 147 (MT total route time: 0.001 sec): 6(overused: 10)
Unrouted general nets at iteration 148 (MT total route time: 0.001 sec): 6(overused: 10)
Unrouted general nets at iteration 149 (MT total route time: 0.001 sec): 6(overused: 10)
Unrouted general nets at iteration 150 (MT total route time: 0.001 sec): 4(overused: 10)
Unrouted general nets at iteration 151 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 152 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 153 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 154 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 155 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 156 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 157 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 158 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 159 (MT total route time: 0.000 sec): 2(overused: 2)
Unrouted general nets at iteration 160 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 161 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 162 (MT total route time: 0.000 sec): 2(overused: 2)
Unrouted general nets at iteration 163 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 164 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.002 sec
Unrouted nets at iteration 165 (0.002 sec): 0
Detailed routing takes 1.73 sec.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:DI_TO_CLK to u_pll_0/u_gpll/gpll_inst:CLKIN1 is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.14 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 174, route succeed net: 174
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.010 sec
Handle const net take 0.000 sec
Handle route through take 0.001 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 1943.
Finish routing takes 0.01 sec.
Total routing takes 2.64 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 2        | 3             | 67                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 45       | 3075          | 2                  
|   FF                        | 53       | 24600         | 1                  
|   LUT                       | 106      | 12300         | 1                  
|   LUT-FF pairs              | 44       | 12300         | 1                  
| Use of CLMS                 | 18       | 1375          | 2                  
|   FF                        | 42       | 11000         | 1                  
|   LUT                       | 65       | 5500          | 2                  
|   LUT-FF pairs              | 26       | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 2        | 3             | 67                 
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 37       | 3150          | 2                  
| Use of HCKB                 | 5        | 48            | 11                 
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 9        | 150           | 6                  
|   IOBD                      | 4        | 72            | 6                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 9        | 150           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:13s
Action pnr: CPU time elapsed is 0h:0m:10s
Action pnr: Process CPU time elapsed is 0h:0m:12s
Current time: Fri Nov 14 12:38:30 2025
Action pnr: Peak memory pool usage is 911 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:30s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Nov 14 12:38:30 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Nov 14 12:38:38 2025
Action report_timing: Peak memory pool usage is 916 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:39s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:27s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:29s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Nov 14 12:38:38 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/generate_bitstream/hdmi_test.sbit"
Generate programming file takes 0.687500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 14 12:38:45 2025
Action gen_bit_stream: Peak memory pool usage is 514 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:47s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 


Process "Compile" started.
Current time: Fri Nov 14 12:43:41 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v(line number: 23)] Analyzing module asyn_rst_syn (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 24)] Analyzing module dvi_transmitter_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 23)] Analyzing module hdmi_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v(line number: 22)] Analyzing module pattern_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Analyzing module serializer_10_to_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v(line number: 34)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 18)] Analyzing module pll_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 18)] Analyzing module pll_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v successfully.
I: Module "hdmi_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.210s wall, 0.031s user + 0.000s system = 0.031s CPU (2.6%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 23)] Elaborating module hdmi_test
I: Module instance {hdmi_test} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 72)] Elaborating instance u_pll_0
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 18)] Elaborating module pll_0
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 302)] Elaborating instance u_gpll
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 79)] Elaborating instance u_pll_1
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 18)] Elaborating module pll_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 116)] Elaborating instance sync_vg
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v(line number: 34)] Elaborating module sync_vg
I: Module instance {hdmi_test/sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 134)] Elaborating instance pattern_vg
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v(line number: 22)] Elaborating module pattern_vg
I: Module instance {hdmi_test/pattern_vg} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 151)] Elaborating instance u_dvi_transmitter
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 24)] Elaborating module dvi_transmitter_top
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 56)] Elaborating instance reset_syn
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v(line number: 23)] Elaborating module asyn_rst_syn
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 64)] Elaborating instance encoder_b
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_b} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 75)] Elaborating instance encoder_g
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_g} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 86)] Elaborating instance encoder_r
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_r} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 98)] Elaborating instance serializer_b
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 58)] Elaborating instance GTP_OSERDES_E2_data_master
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 35)] Width mismatch between port RST and signal bound to it for instantiated module GTP_OSERDES_E2
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 103)] Elaborating instance GTP_OSERDES_E2_data_slave
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 80)] Width mismatch between port RST and signal bound to it for instantiated module GTP_OSERDES_E2
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 125)] Elaborating instance GTP_OUTBUFDS_data_lane
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 107)] Elaborating instance serializer_g
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 116)] Elaborating instance serializer_r
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 125)] Elaborating instance serializer_clk
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.090s wall, 0.078s user + 0.016s system = 0.094s CPU (104.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (334.3%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N156_7:0_2 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 14 12:43:43 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov 14 12:43:43 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/constraint/05_hdmi_colorbar.fdc(line number: 9)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/constraint/05_hdmi_colorbar.fdc(line number: 27)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_pll_0/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_0/u_gpll:CLKOUT1
Executing : get_pins u_pll_0/u_gpll:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_1/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_0/u_gpll:CLKOUT1
Executing : get_pins u_pll_0/u_gpll:CLKOUT1 successfully.
Executing : get_pins u_pll_1/u_gpll:CLKOUT0
Executing : get_pins u_pll_1/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred -source [get_pins u_pll_0/u_gpll:CLKOUT1] [get_pins u_pll_1/u_gpll:CLKOUT0] -master_clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -edges {1 2 3} -edge_shift {0.000000 -40.080808 -80.161616} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred -source [get_pins u_pll_0/u_gpll:CLKOUT1] [get_pins u_pll_1/u_gpll:CLKOUT0] -master_clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -edges {1 2 3} -edge_shift {0.000000 -40.080808 -80.161616} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_0/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_0/u_gpll:CLKOUT0
Executing : get_pins u_pll_0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} -add successfully.
Start pre-mapping.
I: Constant propagation done on pattern_vg/b_out[7:0]_e (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[0] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[1] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[2] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[3] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[4] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[5] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[6] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[7] (bmsREDOR).
I: Constant propagation done on pattern_vg/g_out[7:0]_e (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.080s wall, 0.094s user + 0.000s system = 0.094s CPU (116.6%)

Start mod-gen.
W: Public-4008: Instance 'sync_vg/y_act[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_reg that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg
W: Removed bmsWIDEDFFRSE inst rstn_1ms[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst sync_vg/v_count[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n1d[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n1d[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n1d[3:0] at 0 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.069s wall, 0.109s user + 0.016s system = 0.125s CPU (181.6%)

Start logic-optimization.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n1q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n1q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n1q_m[3:0] at 0 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.433s wall, 0.375s user + 0.062s system = 0.438s CPU (100.9%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/v_count[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n1d[3] that is redundant to u_dvi_transmitter/encoder_r/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n1d[3] that is redundant to u_dvi_transmitter/encoder_b/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n1d[3] that is redundant to u_dvi_transmitter/encoder_g/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_g/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_r/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_r/q_m_reg[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_b/q_m_reg[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_g/q_m_reg[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_b/dout[1] that is redundant to u_dvi_transmitter/encoder_b/dout[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_g/dout[1] that is redundant to u_dvi_transmitter/encoder_g/dout[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_r/dout[1] that is redundant to u_dvi_transmitter/encoder_r/dout[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_r/n1q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n0q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n0q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_b/n1q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_g/n1q_m[3]
W: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n0q_m[2] that is stuck at constant 0.
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_g/n0q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_r/n0q_m[3]
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_g/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_b/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_r/cnt[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (117.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.155s wall, 0.172s user + 0.172s system = 0.344s CPU (222.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.024s wall, 0.031s user + 0.047s system = 0.078s CPU (321.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: prevent name conflict by renaming net sync_vg/N0 to sync_vg/N0_rnmt

Cell Usage:
GTP_DFF                      22 uses
GTP_DFF_C                    24 uses
GTP_DFF_P                     2 uses
GTP_DFF_R                    36 uses
GTP_DFF_RE                   11 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      7 uses
GTP_LUT3                      4 uses
GTP_LUT4                     27 uses
GTP_LUT5                     17 uses
GTP_LUT6                     31 uses
GTP_LUT6CARRY                64 uses
GTP_LUT6D                     4 uses
GTP_OSERDES_E2                8 uses

I/O ports: 5
GTP_INBUF                   1 use
GTP_OUTBUFDS                4 uses

Mapping Summary:
Total LUTs: 157 of 17800 (0.88%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 157
Total Registers: 95 of 35600 (0.27%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 9 of 150 (6.00%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 1        | 1                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 2        | 1                 1
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 22
  NO              NO                YES                26
  NO              YES               NO                 36
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 11
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hdmi_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_test_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 14 12:43:49 2025
Action synthesize: Peak memory pool usage is 294 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:9s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 14 12:43:49 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'hdmi_test'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net pix_clk in design, driver pin CLKOUT0(instance u_pll_0/u_gpll) -> load pin CLK(instance pattern_vg/b_out[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net pix_clk_x5 in design, driver pin CLKOUT0(instance u_pll_1/u_gpll) -> load pin OCLK(instance u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT1(instance u_pll_0/u_gpll) -> load pin CLK(instance rstn_1ms[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N12_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: pattern_vg/N2_mux3_1/gateop, insts:2.
I: Infer CARRY group, base inst: pattern_vg/N16_mux1/gateop, insts:2.
I: Infer CARRY group, base inst: sync_vg/N8_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: sync_vg/N24_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: sync_vg/N82_2/gateop, insts:3.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_b/N171_4/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_b/N222_13_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_g/N171_2/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_g/N220_6[4]_1/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_g/N222_13_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_r/N171_4/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_r/N222_13_0/gateop, insts:5.
I: OSERDES "u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 95       | 35600         | 1                  
| LUT                   | 157      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 9        | 150           | 6                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 3             | 67                 
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.03 sec.

Design 'hdmi_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 14 12:43:55 2025
Action dev_map: Peak memory pool usage is 296 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:16s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:10s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:10s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 14 12:43:56 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf(line number: 6)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf(line number: 9)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.47 sec
Worst slack after clock region global placement is -1620
Wirelength after clock region global placement is 1843 and checksum is D84504916AFD0F9D.
1st GP placement takes 0.81 sec.

Phase 1.2 Clock placement started.
Mapping instance u_pll_0/u_gpll/gpll_inst to GPLL_271_157.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Mapping instance clkbufg_2/gopclkbufg to USCM_155_273.
Mapping instance u_pll_1/u_gpll/gpll_inst to GPLL_7_157.
Mapping instance clkbufg_1/gopclkbufg to USCM_155_276.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 1843 and checksum is D84504916AFD0F9D.
Pre global placement takes 0.92 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_144.
Placed fixed group with base inst u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_132.
Placed fixed group with base inst u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_246.
Placed fixed group with base inst u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_162.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_155_276.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_155_273.
Placed fixed instance u_pll_0/u_gpll/gpll_inst on GPLL_271_157.
Placed fixed instance u_pll_1/u_gpll/gpll_inst on GPLL_7_157.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_277_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
I: The IO driver of u_pll_0/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -4223.
	1 iterations finished.
	Final slack -4223.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is -1236
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 1061 and checksum is 4C9C55D0D876F33B.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 54 LUT6 in collection, pack success:11
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1065 and checksum is 40C61677A309087C.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -4223.
	1 iterations finished.
	Final slack -4223.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is -1211
3rd GP placement takes 0.08 sec.

Wirelength after post global placement is 1060 and checksum is ED463D9F8BB71C4.
Packing LUT6D started.
I: LUT6D pack result: There are 32 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.11 sec.

Phase 4 Legalization started.
The average distance in LP is 0.630350.
Wirelength after legalization is 1288 and checksum is 8B46379C6A5B1257.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -1551.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 1288 and checksum is 8B46379C6A5B1257.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is -1551, TNS before detailed placement is -83281. 
Cost at Swap iteration 0 : -1551, wslk -1546, tns -83098, takes 0.00 sec.
Cost at DP iteration 0 : -1546, wslk -1449, tns -81519, takes 0.02 sec.
Cost at Swap iteration 1 : -1449, wslk -1443, tns -80748, takes 0.00 sec.
Cost at Swap iteration 2 : -1443, wslk -1443, tns -80748, takes 0.00 sec.
Cost at DP iteration 2 : -1443, wslk -1443, tns -80748, takes 0.02 sec.
Cost at Swap iteration 3 : -1443, wslk -1443, tns -80748, takes 0.00 sec.
Cost at Swap iteration 4 : -1443, wslk -1443, tns -80748, takes 0.02 sec.
Cost at DP iteration 4 : -1443, wslk -1443, tns -80748, takes 0.00 sec.
Worst slack after detailed placement is -1443, TNS after detailed placement is -80748. 
Swapping placement takes 0.06 sec.

Wirelength after detailed placement is 1465 and checksum is C9B01348FD823BC7.
Timing-driven detailed placement takes 0.09 sec.

Worst slack is -1604, TNS after placement is -82352.
Placement done.
Total placement takes 1.28 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.53 sec.
Setup STE netlist take 15 msec.
Dispose control chain take 2 msec.
Collect const net info take 10 msec.
Total nets for routing: 173.
Total loads for routing: 985.
Direct connect net size: 41
Build all design net take 3 msec.
Worst slack is -1604, TNS before route is -82352.
Processing design graph takes 0.03 sec.
Delay table total memory: 0.23099899 MB
Route graph total memory: 43.78937340 MB
Route design total memory: 0.76214600 MB
Global routing takes 0.00 sec.
Total 171 subnets.
Unrouted clock nets at iteration 0 (0.002 sec): 1
Unrouted clock nets at iteration 1 (0.000 sec): 1
Unrouted clock nets at iteration 2 (0.000 sec): 1
Unrouted clock nets at iteration 3 (0.000 sec): 1
Unrouted clock nets at iteration 4 (0.000 sec): 0
Total route nets size: 164
Pre route takes 0.178 sec
Unrouted general nets at iteration 6 (MT total route time: 0.037 sec): 138(overused: 1043)
Unrouted general nets at iteration 7 (MT total route time: 0.028 sec): 114(overused: 825)
Unrouted general nets at iteration 8 (MT total route time: 0.023 sec): 90(overused: 498)
Unrouted general nets at iteration 9 (MT total route time: 0.017 sec): 82(overused: 310)
Unrouted general nets at iteration 10 (MT total route time: 0.011 sec): 61(overused: 192)
Unrouted general nets at iteration 11 (MT total route time: 0.008 sec): 47(overused: 160)
Unrouted general nets at iteration 12 (MT total route time: 0.006 sec): 36(overused: 130)
Unrouted general nets at iteration 13 (MT total route time: 0.005 sec): 24(overused: 102)
Unrouted general nets at iteration 14 (MT total route time: 0.005 sec): 21(overused: 88)
Unrouted general nets at iteration 15 (MT total route time: 0.004 sec): 20(overused: 84)
Unrouted general nets at iteration 16 (MT total route time: 0.003 sec): 18(overused: 78)
Unrouted general nets at iteration 17 (MT total route time: 0.004 sec): 15(overused: 68)
Unrouted general nets at iteration 18 (MT total route time: 0.003 sec): 16(overused: 68)
Unrouted general nets at iteration 19 (MT total route time: 0.003 sec): 15(overused: 66)
Unrouted general nets at iteration 20 (MT total route time: 0.003 sec): 16(overused: 66)
Unrouted general nets at iteration 21 (MT total route time: 0.003 sec): 15(overused: 62)
Unrouted general nets at iteration 22 (MT total route time: 0.003 sec): 16(overused: 62)
Unrouted general nets at iteration 23 (MT total route time: 0.003 sec): 14(overused: 64)
Unrouted general nets at iteration 24 (MT total route time: 0.004 sec): 16(overused: 66)
Unrouted general nets at iteration 25 (MT total route time: 0.003 sec): 15(overused: 66)
Unrouted general nets at iteration 26 (MT total route time: 0.003 sec): 18(overused: 58)
Unrouted general nets at iteration 27 (MT total route time: 0.004 sec): 17(overused: 46)
Unrouted general nets at iteration 28 (MT total route time: 0.003 sec): 14(overused: 42)
Unrouted general nets at iteration 29 (MT total route time: 0.002 sec): 12(overused: 32)
Unrouted general nets at iteration 30 (MT total route time: 0.002 sec): 13(overused: 34)
Unrouted general nets at iteration 31 (MT total route time: 0.002 sec): 11(overused: 32)
Unrouted general nets at iteration 32 (MT total route time: 0.002 sec): 12(overused: 32)
Unrouted general nets at iteration 33 (MT total route time: 0.002 sec): 12(overused: 32)
Unrouted general nets at iteration 34 (MT total route time: 0.002 sec): 12(overused: 32)
Unrouted general nets at iteration 35 (MT total route time: 0.002 sec): 12(overused: 36)
Unrouted general nets at iteration 36 (MT total route time: 0.004 sec): 12(overused: 36)
Unrouted general nets at iteration 37 (MT total route time: 0.004 sec): 13(overused: 38)
Unrouted general nets at iteration 38 (MT total route time: 0.003 sec): 14(overused: 38)
Unrouted general nets at iteration 39 (MT total route time: 0.003 sec): 13(overused: 34)
Unrouted general nets at iteration 40 (MT total route time: 0.002 sec): 12(overused: 32)
Unrouted general nets at iteration 41 (MT total route time: 0.002 sec): 12(overused: 30)
Unrouted general nets at iteration 42 (MT total route time: 0.003 sec): 12(overused: 28)
Unrouted general nets at iteration 43 (MT total route time: 0.002 sec): 12(overused: 30)
Unrouted general nets at iteration 44 (MT total route time: 0.002 sec): 12(overused: 32)
Unrouted general nets at iteration 45 (MT total route time: 0.003 sec): 12(overused: 30)
Unrouted general nets at iteration 46 (MT total route time: 0.003 sec): 13(overused: 30)
Unrouted general nets at iteration 47 (MT total route time: 0.003 sec): 12(overused: 32)
Unrouted general nets at iteration 48 (MT total route time: 0.004 sec): 12(overused: 30)
Unrouted general nets at iteration 49 (MT total route time: 0.003 sec): 13(overused: 32)
Unrouted general nets at iteration 50 (MT total route time: 0.002 sec): 12(overused: 34)
Unrouted general nets at iteration 51 (MT total route time: 0.003 sec): 13(overused: 30)
Unrouted general nets at iteration 52 (MT total route time: 0.002 sec): 11(overused: 26)
Unrouted general nets at iteration 53 (MT total route time: 0.002 sec): 10(overused: 22)
Unrouted general nets at iteration 54 (MT total route time: 0.002 sec): 9(overused: 18)
Unrouted general nets at iteration 55 (MT total route time: 0.003 sec): 8(overused: 18)
Unrouted general nets at iteration 56 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 57 (MT total route time: 0.001 sec): 7(overused: 14)
Unrouted general nets at iteration 58 (MT total route time: 0.002 sec): 9(overused: 22)
Unrouted general nets at iteration 59 (MT total route time: 0.002 sec): 10(overused: 24)
Unrouted general nets at iteration 60 (MT total route time: 0.003 sec): 10(overused: 22)
Unrouted general nets at iteration 61 (MT total route time: 0.002 sec): 10(overused: 20)
Unrouted general nets at iteration 62 (MT total route time: 0.002 sec): 9(overused: 20)
Unrouted general nets at iteration 63 (MT total route time: 0.002 sec): 10(overused: 20)
Unrouted general nets at iteration 64 (MT total route time: 0.002 sec): 10(overused: 20)
Unrouted general nets at iteration 65 (MT total route time: 0.002 sec): 8(overused: 16)
Unrouted general nets at iteration 66 (MT total route time: 0.002 sec): 8(overused: 16)
Unrouted general nets at iteration 67 (MT total route time: 0.002 sec): 10(overused: 16)
Unrouted general nets at iteration 68 (MT total route time: 0.002 sec): 7(overused: 14)
Unrouted general nets at iteration 69 (MT total route time: 0.001 sec): 8(overused: 16)
Unrouted general nets at iteration 70 (MT total route time: 0.002 sec): 8(overused: 16)
Unrouted general nets at iteration 71 (MT total route time: 0.002 sec): 8(overused: 16)
Unrouted general nets at iteration 72 (MT total route time: 0.002 sec): 7(overused: 14)
Unrouted general nets at iteration 73 (MT total route time: 0.002 sec): 8(overused: 16)
Unrouted general nets at iteration 74 (MT total route time: 0.001 sec): 8(overused: 14)
Unrouted general nets at iteration 75 (MT total route time: 0.002 sec): 9(overused: 18)
Unrouted general nets at iteration 76 (MT total route time: 0.003 sec): 9(overused: 18)
Unrouted general nets at iteration 77 (MT total route time: 0.002 sec): 9(overused: 22)
Unrouted general nets at iteration 78 (MT total route time: 0.002 sec): 8(overused: 16)
Unrouted general nets at iteration 79 (MT total route time: 0.002 sec): 8(overused: 16)
Unrouted general nets at iteration 80 (MT total route time: 0.002 sec): 7(overused: 14)
Unrouted general nets at iteration 81 (MT total route time: 0.002 sec): 8(overused: 14)
Unrouted general nets at iteration 82 (MT total route time: 0.002 sec): 4(overused: 8)
Unrouted general nets at iteration 83 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 84 (MT total route time: 0.001 sec): 7(overused: 16)
Unrouted general nets at iteration 85 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 86 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 87 (MT total route time: 0.001 sec): 4(overused: 6)
Unrouted general nets at iteration 88 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 89 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 90 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 91 (MT total route time: 0.000 sec): 2(overused: 2)
Unrouted general nets at iteration 92 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 93 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 94 (MT total route time: 0.000 sec): 2(overused: 2)
Unrouted general nets at iteration 95 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 96 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 97 (MT total route time: 0.001 sec): 3(overused: 6)
Unrouted general nets at iteration 98 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 99 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 100 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 101 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.002 sec
Unrouted nets at iteration 102 (0.002 sec): 0
Detailed routing takes 1.14 sec.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:DI_TO_CLK to u_pll_0/u_gpll/gpll_inst:CLKIN1 is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.17 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 173, route succeed net: 173
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.010 sec
Handle const net take 0.000 sec
Handle route through take 0.001 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 1979.
Finish routing takes 0.01 sec.
Total routing takes 2.02 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 2        | 3             | 67                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 47       | 3075          | 2                  
|   FF                        | 76       | 24600         | 1                  
|   LUT                       | 125      | 12300         | 2                  
|   LUT-FF pairs              | 56       | 12300         | 1                  
| Use of CLMS                 | 17       | 1375          | 2                  
|   FF                        | 19       | 11000         | 1                  
|   LUT                       | 54       | 5500          | 1                  
|   LUT-FF pairs              | 16       | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 2        | 3             | 67                 
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 37       | 3150          | 2                  
| Use of HCKB                 | 6        | 48            | 13                 
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 9        | 150           | 6                  
|   IOBD                      | 4        | 72            | 6                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 9        | 150           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:11s
Current time: Fri Nov 14 12:44:06 2025
Action pnr: Peak memory pool usage is 912 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:27s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:19s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Nov 14 12:44:07 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:9s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Nov 14 12:44:15 2025
Action report_timing: Peak memory pool usage is 915 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:36s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:28s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Nov 14 12:44:15 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/generate_bitstream/hdmi_test.sbit"
Generate programming file takes 0.703125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 14 12:44:22 2025
Action gen_bit_stream: Peak memory pool usage is 514 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:44s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v". 


Process "Compile" started.
Current time: Fri Nov 14 12:48:14 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v(line number: 23)] Analyzing module asyn_rst_syn (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 24)] Analyzing module dvi_transmitter_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 23)] Analyzing module hdmi_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v(line number: 22)] Analyzing module pattern_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Analyzing module serializer_10_to_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v(line number: 34)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 18)] Analyzing module pll_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 18)] Analyzing module pll_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v successfully.
I: Module "hdmi_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.195s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 23)] Elaborating module hdmi_test
I: Module instance {hdmi_test} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 70)] Elaborating instance u_pll_0
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 18)] Elaborating module pll_0
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_0/pll_0.v(line number: 302)] Elaborating instance u_gpll
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 77)] Elaborating instance u_pll_1
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 18)] Elaborating module pll_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/ipcore/pll_1/pll_1.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 114)] Elaborating instance sync_vg
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/sync_vg.v(line number: 34)] Elaborating module sync_vg
I: Module instance {hdmi_test/sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 132)] Elaborating instance pattern_vg
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/pattern_vg.v(line number: 22)] Elaborating module pattern_vg
I: Module instance {hdmi_test/pattern_vg} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/hdmi_test.v(line number: 149)] Elaborating instance u_dvi_transmitter
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 24)] Elaborating module dvi_transmitter_top
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 56)] Elaborating instance reset_syn
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/asyn_rst_syn.v(line number: 23)] Elaborating module asyn_rst_syn
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 64)] Elaborating instance encoder_b
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_b} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 75)] Elaborating instance encoder_g
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_g} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 86)] Elaborating instance encoder_r
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_encoder.v(line number: 21)] Elaborating module dvi_encoder
I: Module instance {hdmi_test/u_dvi_transmitter/encoder_r} parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 98)] Elaborating instance serializer_b
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 58)] Elaborating instance GTP_OSERDES_E2_data_master
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 35)] Width mismatch between port RST and signal bound to it for instantiated module GTP_OSERDES_E2
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 103)] Elaborating instance GTP_OSERDES_E2_data_slave
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 80)] Width mismatch between port RST and signal bound to it for instantiated module GTP_OSERDES_E2
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 125)] Elaborating instance GTP_OUTBUFDS_data_lane
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 107)] Elaborating instance serializer_g
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 116)] Elaborating instance serializer_r
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/dvi_transmitter_top.v(line number: 125)] Elaborating instance serializer_clk
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/design/serializer_10_to_1.v(line number: 25)] Elaborating module serializer_10_to_1
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.095s wall, 0.062s user + 0.031s system = 0.094s CPU (98.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (346.0%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N156_7:0_2 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 14 12:48:16 2025
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Nov 14 12:48:16 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/constraint/05_hdmi_colorbar.fdc(line number: 9)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/constraint/05_hdmi_colorbar.fdc(line number: 27)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_pll_0/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_0/u_gpll:CLKOUT1
Executing : get_pins u_pll_0/u_gpll:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_0/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_0/u_gpll:CLKOUT0
Executing : get_pins u_pll_0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_1/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_0/u_gpll:CLKOUT0
Executing : get_pins u_pll_0/u_gpll:CLKOUT0 successfully.
Executing : get_pins u_pll_1/u_gpll:CLKOUT0
Executing : get_pins u_pll_1/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred -source [get_pins u_pll_0/u_gpll:CLKOUT0] [get_pins u_pll_1/u_gpll:CLKOUT0] -master_clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 -2.693603 -5.387205} -add
Executing : create_generated_clock -name sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred -source [get_pins u_pll_0/u_gpll:CLKOUT0] [get_pins u_pll_1/u_gpll:CLKOUT0] -master_clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 -2.693603 -5.387205} -add successfully.
Start pre-mapping.
I: Constant propagation done on pattern_vg/b_out[7:0]_e (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[0] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[1] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[2] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[3] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[4] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[5] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[6] (bmsREDOR).
I: Constant propagation done on pattern_vg/b_out[7:0]_d[7] (bmsREDOR).
I: Constant propagation done on pattern_vg/g_out[7:0]_e (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.082s wall, 0.047s user + 0.016s system = 0.062s CPU (76.5%)

Start mod-gen.
W: Public-4008: Instance 'sync_vg/y_act[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_reg that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_reg that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg
I: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg
W: Removed bmsWIDEDFFRSE inst rstn_1ms[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst sync_vg/v_count[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n1d[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n1d[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n1d[3:0] at 0 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.067s wall, 0.047s user + 0.016s system = 0.062s CPU (93.1%)

Start logic-optimization.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n1q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_b/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n1q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/n0q_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/n1q_m[3:0] at 0 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.331s wall, 0.312s user + 0.031s system = 0.344s CPU (103.9%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/b_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/g_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'pattern_vg/r_out[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/v_count[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sync_vg/x_act[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_r/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/din_q[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/dout[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n0q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n0q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_b/n1d[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/q_m_reg[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1q_m[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dvi_transmitter/encoder_g/n1q_m[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n1d[3] that is redundant to u_dvi_transmitter/encoder_r/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n1d[3] that is redundant to u_dvi_transmitter/encoder_b/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n1d[3] that is redundant to u_dvi_transmitter/encoder_g/din_q[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_g/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n1q_m[2] that is redundant to u_dvi_transmitter/encoder_r/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_r/q_m_reg[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_b/q_m_reg[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[1] that is redundant to u_dvi_transmitter/encoder_g/q_m_reg[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_b/dout[1] that is redundant to u_dvi_transmitter/encoder_b/dout[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_g/dout[1] that is redundant to u_dvi_transmitter/encoder_g/dout[0]
I: Removed GTP_DFF_C inst u_dvi_transmitter/encoder_r/dout[1] that is redundant to u_dvi_transmitter/encoder_r/dout[0]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_r/n1q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n0q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n0q_m[2] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[2]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_b/n1q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[0] that is redundant to u_dvi_transmitter/encoder_g/n1q_m[3]
W: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n0q_m[2] that is stuck at constant 0.
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_b/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_g/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_g/n0q_m[3]
I: Removed GTP_DFF inst u_dvi_transmitter/encoder_r/q_m_reg[8] that is redundant to u_dvi_transmitter/encoder_r/n0q_m[3]
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_g/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_b/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_dvi_transmitter/encoder_r/cnt[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.168s wall, 0.250s user + 0.234s system = 0.484s CPU (288.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.023s wall, 0.031s user + 0.000s system = 0.031s CPU (137.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: prevent name conflict by renaming net sync_vg/N0 to sync_vg/N0_rnmt

Cell Usage:
GTP_DFF                      22 uses
GTP_DFF_C                    24 uses
GTP_DFF_P                     2 uses
GTP_DFF_R                    36 uses
GTP_DFF_RE                   11 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      7 uses
GTP_LUT3                      4 uses
GTP_LUT4                     27 uses
GTP_LUT5                     17 uses
GTP_LUT6                     31 uses
GTP_LUT6CARRY                64 uses
GTP_LUT6D                     4 uses
GTP_OSERDES_E2                8 uses

I/O ports: 5
GTP_INBUF                   1 use
GTP_OUTBUFDS                4 uses

Mapping Summary:
Total LUTs: 157 of 17800 (0.88%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 157
Total Registers: 95 of 35600 (0.27%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 9 of 150 (6.00%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 1        | 1                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 2        | 1                 1
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 22
  NO              NO                YES                26
  NO              YES               NO                 36
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 11
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hdmi_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_test_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 14 12:48:22 2025
Action synthesize: Peak memory pool usage is 294 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:10s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Nov 14 12:48:22 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'hdmi_test'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net pix_clk in design, driver pin CLKOUT0(instance u_pll_0/u_gpll) -> load pin CLK(instance pattern_vg/b_out[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net pix_clk_x5 in design, driver pin CLKOUT0(instance u_pll_1/u_gpll) -> load pin OCLK(instance u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net cfg_clk in design, driver pin CLKOUT1(instance u_pll_0/u_gpll) -> load pin CLK(instance rstn_1ms[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N12_0_1/gateop, insts:13.
I: Infer CARRY group, base inst: pattern_vg/N2_mux3_1/gateop, insts:2.
I: Infer CARRY group, base inst: pattern_vg/N16_mux1/gateop, insts:2.
I: Infer CARRY group, base inst: sync_vg/N8_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: sync_vg/N24_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: sync_vg/N82_2/gateop, insts:3.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_b/N171_4/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_b/N222_13_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_g/N171_2/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_g/N220_6[4]_1/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_g/N222_13_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_r/N171_4/gateop, insts:2.
I: Infer CARRY group, base inst: u_dvi_transmitter/encoder_r/N222_13_0/gateop, insts:5.
I: OSERDES "u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2" success.
I: OSERDES "u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com" success.
I: OSERDES "u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/oserdes_inst" has been packed in "ODDR" of IOL "u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 95       | 35600         | 1                  
| LUT                   | 157      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 9        | 150           | 6                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 3             | 67                 
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'hdmi_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Nov 14 12:48:28 2025
Action dev_map: Peak memory pool usage is 296 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:17s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:10s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:10s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Nov 14 12:48:28 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf(line number: 6)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf(line number: 9)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.42 sec
Worst slack after clock region global placement is -1620
Wirelength after clock region global placement is 1843 and checksum is F9725A485E6E587E.
1st GP placement takes 0.80 sec.

Phase 1.2 Clock placement started.
Mapping instance u_pll_0/u_gpll/gpll_inst to GPLL_271_157.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Mapping instance clkbufg_2/gopclkbufg to USCM_155_273.
Mapping instance u_pll_1/u_gpll/gpll_inst to GPLL_7_157.
Mapping instance clkbufg_1/gopclkbufg to USCM_155_276.
Clock placement takes 0.03 sec.

Wirelength after Pre Global Placement is 1843 and checksum is F9725A485E6E587E.
Pre global placement takes 0.91 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_144.
Placed fixed group with base inst u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_132.
Placed fixed group with base inst u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_246.
Placed fixed group with base inst u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_162.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_155_276.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_155_273.
Placed fixed instance u_pll_0/u_gpll/gpll_inst on GPLL_271_157.
Placed fixed instance u_pll_1/u_gpll/gpll_inst on GPLL_7_157.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_277_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
I: The IO driver of u_pll_0/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -4223.
	1 iterations finished.
	Final slack -4223.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is -1236
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 1061 and checksum is 6DAB0B09ECE5A4D8.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 54 LUT6 in collection, pack success:11
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1065 and checksum is 61F148AE979A5F9F.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -4223.
	1 iterations finished.
	Final slack -4223.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is -1211
3rd GP placement takes 0.05 sec.

Wirelength after post global placement is 1060 and checksum is 2FE33D00CC282627.
Packing LUT6D started.
I: LUT6D pack result: There are 32 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.06 sec.

Phase 4 Legalization started.
The average distance in LP is 0.630350.
Wirelength after legalization is 1288 and checksum is AA7169455EC845B4.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -1551.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 1288 and checksum is AA7169455EC845B4.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is -1551, TNS before detailed placement is -83281. 
Cost at Swap iteration 0 : -1551, wslk -1546, tns -83098, takes 0.00 sec.
Cost at DP iteration 0 : -1546, wslk -1449, tns -81519, takes 0.02 sec.
Cost at Swap iteration 1 : -1449, wslk -1443, tns -80748, takes 0.00 sec.
Cost at Swap iteration 2 : -1443, wslk -1443, tns -80748, takes 0.00 sec.
Cost at DP iteration 2 : -1443, wslk -1443, tns -80748, takes 0.02 sec.
Cost at Swap iteration 3 : -1443, wslk -1443, tns -80748, takes 0.00 sec.
Cost at Swap iteration 4 : -1443, wslk -1443, tns -80748, takes 0.00 sec.
Cost at DP iteration 4 : -1443, wslk -1443, tns -80748, takes 0.00 sec.
Worst slack after detailed placement is -1443, TNS after detailed placement is -80748. 
Swapping placement takes 0.05 sec.

Wirelength after detailed placement is 1465 and checksum is E8874D91C9116C24.
Timing-driven detailed placement takes 0.08 sec.

Worst slack is -1604, TNS after placement is -82352.
Placement done.
Total placement takes 1.19 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.55 sec.
Setup STE netlist take 14 msec.
Dispose control chain take 2 msec.
Collect const net info take 10 msec.
Total nets for routing: 173.
Total loads for routing: 985.
Direct connect net size: 41
Build all design net take 3 msec.
Worst slack is -1604, TNS before route is -82352.
Processing design graph takes 0.03 sec.
Delay table total memory: 0.23099899 MB
Route graph total memory: 43.78937340 MB
Route design total memory: 0.76214600 MB
Global routing takes 0.00 sec.
Total 171 subnets.
Unrouted clock nets at iteration 0 (0.003 sec): 1
Unrouted clock nets at iteration 1 (0.000 sec): 1
Unrouted clock nets at iteration 2 (0.000 sec): 1
Unrouted clock nets at iteration 3 (0.000 sec): 1
Unrouted clock nets at iteration 4 (0.000 sec): 0
Total route nets size: 164
Pre route takes 0.182 sec
Unrouted general nets at iteration 6 (MT total route time: 0.037 sec): 138(overused: 1043)
Unrouted general nets at iteration 7 (MT total route time: 0.028 sec): 114(overused: 827)
Unrouted general nets at iteration 8 (MT total route time: 0.023 sec): 91(overused: 488)
Unrouted general nets at iteration 9 (MT total route time: 0.017 sec): 83(overused: 289)
Unrouted general nets at iteration 10 (MT total route time: 0.011 sec): 60(overused: 176)
Unrouted general nets at iteration 11 (MT total route time: 0.007 sec): 48(overused: 146)
Unrouted general nets at iteration 12 (MT total route time: 0.005 sec): 42(overused: 116)
Unrouted general nets at iteration 13 (MT total route time: 0.004 sec): 22(overused: 80)
Unrouted general nets at iteration 14 (MT total route time: 0.005 sec): 19(overused: 60)
Unrouted general nets at iteration 15 (MT total route time: 0.004 sec): 21(overused: 58)
Unrouted general nets at iteration 16 (MT total route time: 0.003 sec): 17(overused: 48)
Unrouted general nets at iteration 17 (MT total route time: 0.003 sec): 14(overused: 42)
Unrouted general nets at iteration 18 (MT total route time: 0.002 sec): 14(overused: 42)
Unrouted general nets at iteration 19 (MT total route time: 0.002 sec): 14(overused: 44)
Unrouted general nets at iteration 20 (MT total route time: 0.004 sec): 16(overused: 38)
Unrouted general nets at iteration 21 (MT total route time: 0.002 sec): 14(overused: 38)
Unrouted general nets at iteration 22 (MT total route time: 0.003 sec): 16(overused: 44)
Unrouted general nets at iteration 23 (MT total route time: 0.003 sec): 15(overused: 40)
Unrouted general nets at iteration 24 (MT total route time: 0.002 sec): 14(overused: 36)
Unrouted general nets at iteration 25 (MT total route time: 0.003 sec): 15(overused: 42)
Unrouted general nets at iteration 26 (MT total route time: 0.003 sec): 16(overused: 34)
Unrouted general nets at iteration 27 (MT total route time: 0.003 sec): 11(overused: 30)
Unrouted general nets at iteration 28 (MT total route time: 0.002 sec): 10(overused: 22)
Unrouted general nets at iteration 29 (MT total route time: 0.002 sec): 10(overused: 32)
Unrouted general nets at iteration 30 (MT total route time: 0.002 sec): 11(overused: 26)
Unrouted general nets at iteration 31 (MT total route time: 0.001 sec): 8(overused: 16)
Unrouted general nets at iteration 32 (MT total route time: 0.001 sec): 8(overused: 16)
Unrouted general nets at iteration 33 (MT total route time: 0.001 sec): 7(overused: 16)
Unrouted general nets at iteration 34 (MT total route time: 0.001 sec): 8(overused: 18)
Unrouted general nets at iteration 35 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 36 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 37 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 38 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 39 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 40 (MT total route time: 0.002 sec): 5(overused: 12)
Unrouted general nets at iteration 41 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 42 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 43 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 44 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 45 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 46 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 47 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 48 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 49 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 50 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 51 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 52 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 53 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 54 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 55 (MT total route time: 0.000 sec): 6(overused: 14)
Unrouted general nets at iteration 56 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 57 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 58 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 59 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 60 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 61 (MT total route time: 0.001 sec): 3(overused: 6)
Unrouted general nets at iteration 62 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 63 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 64 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 65 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 66 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 67 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 68 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 69 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 70 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 71 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 72 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 73 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 74 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 75 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 76 (MT total route time: 0.002 sec): 2(overused: 4)
Unrouted general nets at iteration 77 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 78 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 79 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 80 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 81 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 82 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 83 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.002 sec
Unrouted nets at iteration 84 (0.002 sec): 0
Detailed routing takes 0.93 sec.
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:DI_TO_CLK to u_pll_0/u_gpll/gpll_inst:CLKIN1 is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.42 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 173, route succeed net: 173
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.009 sec
Handle const net take 0.001 sec
Handle route through take 0.001 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 2255.
Finish routing takes 0.01 sec.
Total routing takes 2.09 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 2        | 3             | 67                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 52       | 3075          | 2                  
|   FF                        | 76       | 24600         | 1                  
|   LUT                       | 125      | 12300         | 2                  
|   LUT-FF pairs              | 56       | 12300         | 1                  
| Use of CLMS                 | 18       | 1375          | 2                  
|   FF                        | 19       | 11000         | 1                  
|   LUT                       | 54       | 5500          | 1                  
|   LUT-FF pairs              | 16       | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 2        | 3             | 67                 
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 37       | 3150          | 2                  
| Use of HCKB                 | 6        | 48            | 13                 
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 9        | 150           | 6                  
|   IOBD                      | 4        | 72            | 6                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 9        | 150           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:12s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:10s
Current time: Fri Nov 14 12:48:39 2025
Action pnr: Peak memory pool usage is 911 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:29s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:19s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:20s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Nov 14 12:48:40 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:8s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Nov 14 12:48:47 2025
Action report_timing: Peak memory pool usage is 916 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:37s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Nov 14 12:48:48 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/05_hdmi_colorbar.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/generate_bitstream/hdmi_test.sbit"
Generate programming file takes 0.718750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:7s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Nov 14 12:48:54 2025
Action gen_bit_stream: Peak memory pool usage is 515 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:44s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:31s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Process exit normally.
