#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e7273800060 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x5e7273829050 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x5e7273829090 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000001000>;
P_0x5e72738290d0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x5e7273829110 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000100000000000000>;
P_0x5e7273829150 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x5e7273829190 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000111>;
P_0x5e72738291d0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010101>;
P_0x5e7273829210 .param/str "TRACE_FILE" 0 2 37, "hello_cpp.I.mem";
P_0x5e7273829250 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000100>;
v0x5e72738a2280_0 .var/i "address_file", 31 0;
v0x5e72738a2320_0 .var "address_in", 31 0;
v0x5e72738a23f0_0 .var "clk", 0 0;
v0x5e72738a24c0_0 .var "data_in", 31 0;
v0x5e72738a2560_0 .net "data_out", 31 0, v0x5e72738a1410_0;  1 drivers
v0x5e72738a2650_0 .var "enable", 0 0;
v0x5e72738a2740_0 .net "hit", 0 0, L_0x5e72738a7d50;  1 drivers
v0x5e72738a27e0_0 .var/i "miss_count", 31 0;
v0x5e72738a2880_0 .var "rst", 0 0;
v0x5e72738a2920_0 .var/i "scan_file", 31 0;
v0x5e72738a29c0_0 .var/i "total_count", 31 0;
E_0x5e727380a560 .event negedge, v0x5e7273891e80_0;
S_0x5e72737ffca0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x5e7273800060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5e7273833ed0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x5e7273833f10 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000001000>;
P_0x5e7273833f50 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x5e7273833f90 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x5e7273833fd0 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x5e7273834010 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000111>;
P_0x5e7273834050 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010101>;
P_0x5e7273834090 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000100>;
v0x5e72738a0d10_0 .net *"_ivl_11", 7 0, L_0x5e72738a7e90;  1 drivers
v0x5e72738a0df0_0 .net "address_in", 31 0, v0x5e72738a2320_0;  1 drivers
v0x5e72738a0ed0_0 .net "clk", 0 0, v0x5e72738a23f0_0;  1 drivers
v0x5e72738a0fa0 .array "data", 0 7;
v0x5e72738a0fa0_0 .net v0x5e72738a0fa0 0, 31 0, L_0x5e727385f980; 1 drivers
v0x5e72738a0fa0_1 .net v0x5e72738a0fa0 1, 31 0, L_0x5e7273850da0; 1 drivers
v0x5e72738a0fa0_2 .net v0x5e72738a0fa0 2, 31 0, L_0x5e72738a4720; 1 drivers
v0x5e72738a0fa0_3 .net v0x5e72738a0fa0 3, 31 0, L_0x5e72738a5080; 1 drivers
v0x5e72738a0fa0_4 .net v0x5e72738a0fa0 4, 31 0, L_0x5e72738a59e0; 1 drivers
v0x5e72738a0fa0_5 .net v0x5e72738a0fa0 5, 31 0, L_0x5e72738a6390; 1 drivers
v0x5e72738a0fa0_6 .net v0x5e72738a0fa0 6, 31 0, L_0x5e72738a6d80; 1 drivers
v0x5e72738a0fa0_7 .net v0x5e72738a0fa0 7, 31 0, L_0x5e72738a7a40; 1 drivers
v0x5e72738a1210_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  1 drivers
v0x5e72738a1410_0 .var "data_out", 31 0;
v0x5e72738a14b0_0 .net "enable", 0 0, v0x5e72738a2650_0;  1 drivers
v0x5e72738a1550_0 .var "enables", 7 0;
v0x5e72738a15f0_0 .net "hit_out", 0 0, L_0x5e72738a7d50;  alias, 1 drivers
v0x5e72738a1690_0 .var "hits", 7 0;
v0x5e72738a1760_0 .net "match", 3 0, v0x5e72738a0be0_0;  1 drivers
v0x5e72738a1800_0 .net "rst", 0 0, v0x5e72738a2880_0;  1 drivers
v0x5e72738a18a0_0 .net "set_idx", 6 0, L_0x5e72738a7fe0;  1 drivers
v0x5e72738a1940_0 .net "tag", 20 0, L_0x5e72738a8080;  1 drivers
v0x5e72738a1af0 .array "tags", 0 7;
v0x5e72738a1af0_0 .net v0x5e72738a1af0 0, 20 0, L_0x5e7273864820; 1 drivers
v0x5e72738a1af0_1 .net v0x5e72738a1af0 1, 20 0, L_0x5e7273855c40; 1 drivers
v0x5e72738a1af0_2 .net v0x5e72738a1af0 2, 20 0, L_0x5e72738a43f0; 1 drivers
v0x5e72738a1af0_3 .net v0x5e72738a1af0 3, 20 0, L_0x5e72738a4d50; 1 drivers
v0x5e72738a1af0_4 .net v0x5e72738a1af0 4, 20 0, L_0x5e72738a56b0; 1 drivers
v0x5e72738a1af0_5 .net v0x5e72738a1af0 5, 20 0, L_0x5e72738a6060; 1 drivers
v0x5e72738a1af0_6 .net v0x5e72738a1af0 6, 20 0, L_0x5e72738a6a50; 1 drivers
v0x5e72738a1af0_7 .net v0x5e72738a1af0 7, 20 0, L_0x5e72738a1f00; 1 drivers
v0x5e72738a1d50 .array "valids", 0 7;
v0x5e72738a1d50_0 .net v0x5e72738a1d50 0, 0 0, L_0x5e72738696c0; 1 drivers
v0x5e72738a1d50_1 .net v0x5e72738a1d50 1, 0 0, L_0x5e727385aae0; 1 drivers
v0x5e72738a1d50_2 .net v0x5e72738a1d50 2, 0 0, L_0x5e727384be40; 1 drivers
v0x5e72738a1d50_3 .net v0x5e72738a1d50 3, 0 0, L_0x5e72738a4a60; 1 drivers
v0x5e72738a1d50_4 .net v0x5e72738a1d50 4, 0 0, L_0x5e72738a53c0; 1 drivers
v0x5e72738a1d50_5 .net v0x5e72738a1d50 5, 0 0, L_0x5e72738a5d70; 1 drivers
v0x5e72738a1d50_6 .net v0x5e72738a1d50 6, 0 0, L_0x5e72738a6760; 1 drivers
v0x5e72738a1d50_7 .net v0x5e72738a1d50 7, 0 0, L_0x5e72738a7110; 1 drivers
v0x5e72738a1fc0_0 .var/i "w", 31 0;
v0x5e72738a2170_0 .net "way", 3 0, L_0x5e72738a2a80;  1 drivers
E_0x5e727380bf80 .event anyedge, v0x5e7273891da0_0, v0x5e7273859da0_0;
E_0x5e727380ef70 .event anyedge, v0x5e7273891f40_0, v0x5e7273893970_0;
L_0x5e72738a33b0 .part v0x5e72738a1550_0, 0, 1;
L_0x5e72738a3c90 .part v0x5e72738a1550_0, 1, 1;
L_0x5e72738a47e0 .part v0x5e72738a1550_0, 2, 1;
L_0x5e72738a5190 .part v0x5e72738a1550_0, 3, 1;
L_0x5e72738a5af0 .part v0x5e72738a1550_0, 4, 1;
L_0x5e72738a64a0 .part v0x5e72738a1550_0, 5, 1;
L_0x5e72738a6e90 .part v0x5e72738a1550_0, 6, 1;
L_0x5e72738a7b50 .part v0x5e72738a1550_0, 7, 1;
L_0x5e72738a7d50 .reduce/or v0x5e72738a1690_0;
L_0x5e72738a7e90 .part v0x5e72738a2320_0, 4, 8;
L_0x5e72738a7fe0 .part L_0x5e72738a7e90, 0, 7;
L_0x5e72738a8080 .part v0x5e72738a2320_0, 11, 21;
S_0x5e727386f280 .scope generate, "genblk1" "genblk1" 3 71, 3 71 0, S_0x5e72737ffca0;
 .timescale -9 -12;
S_0x5e727386b5c0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x5e727386f280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "set_in";
    .port_info 4 /INPUT 4 "way_in";
    .port_info 5 /OUTPUT 4 "next_out";
P_0x5e7273870fc0 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000001000>;
P_0x5e7273871000 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000111>;
P_0x5e7273871040 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000100>;
v0x5e7273863ae0_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e727385ec40 .array/i "counts", 1023 0, 31 0;
v0x5e7273859da0_0 .net "enable", 0 0, v0x5e72738a2650_0;  alias, 1 drivers
v0x5e7273854f00_0 .var/i "i", 31 0;
v0x5e7273850060_0 .var/i "j", 31 0;
v0x5e727384b100_0 .var "min_idx", 6 0;
v0x5e7273891cc0_0 .var "new_idx", 6 0;
v0x5e7273891da0_0 .net "next_out", 3 0, L_0x5e72738a2a80;  alias, 1 drivers
v0x5e7273891e80_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e7273891f40_0 .net "set_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e7273892020_0 .var/i "tick", 31 0;
v0x5e7273892100_0 .net "way_in", 3 0, v0x5e72738a0be0_0;  alias, 1 drivers
E_0x5e72737f3320 .event anyedge, v0x5e7273859da0_0, v0x5e7273892100_0, v0x5e7273891f40_0;
E_0x5e72738713e0 .event posedge, v0x5e7273863ae0_0;
L_0x5e72738a2a80 .part v0x5e7273891cc0_0, 0, 4;
S_0x5e72738922a0 .scope generate, "genblk2[0]" "genblk2[0]" 3 90, 3 90 0, S_0x5e72737ffca0;
 .timescale -9 -12;
P_0x5e7273892470 .param/l "i" 1 3 90, +C4<00>;
S_0x5e7273892530 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5e72738922a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5e7273892710 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5e7273892750 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5e7273892790 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5e72738696c0 .functor BUFZ 1, L_0x5e72738a2b20, C4<0>, C4<0>, C4<0>;
L_0x5e7273864820 .functor BUFZ 21, L_0x5e72738a2e40, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5e727385f980 .functor BUFZ 32, L_0x5e72738a30f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e72738928d0_0 .net *"_ivl_0", 0 0, L_0x5e72738a2b20;  1 drivers
v0x5e7273892b40_0 .net *"_ivl_10", 8 0, L_0x5e72738a2ee0;  1 drivers
L_0x75a886c93060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273892c20_0 .net *"_ivl_13", 1 0, L_0x75a886c93060;  1 drivers
v0x5e7273892ce0_0 .net *"_ivl_16", 31 0, L_0x5e72738a30f0;  1 drivers
v0x5e7273892dc0_0 .net *"_ivl_18", 8 0, L_0x5e72738a3190;  1 drivers
v0x5e7273892ef0_0 .net *"_ivl_2", 8 0, L_0x5e72738a2c40;  1 drivers
L_0x75a886c930a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273892fd0_0 .net *"_ivl_21", 1 0, L_0x75a886c930a8;  1 drivers
L_0x75a886c93018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e72738930b0_0 .net *"_ivl_5", 1 0, L_0x75a886c93018;  1 drivers
v0x5e7273893190_0 .net *"_ivl_8", 20 0, L_0x5e72738a2e40;  1 drivers
v0x5e7273893270_0 .var/i "block", 31 0;
v0x5e7273893350_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e72738933f0 .array "data", 0 127, 31 0;
v0x5e7273893490_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  alias, 1 drivers
v0x5e7273893570_0 .net "data_out", 31 0, L_0x5e727385f980;  alias, 1 drivers
v0x5e7273893650_0 .net "enable", 0 0, L_0x5e72738a33b0;  1 drivers
v0x5e7273893710_0 .net "index_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e7273893800_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e72738938d0 .array "tag", 0 127, 20 0;
v0x5e7273893970_0 .net "tag_in", 20 0, L_0x5e72738a8080;  alias, 1 drivers
v0x5e7273893a30_0 .net "tag_out", 20 0, L_0x5e7273864820;  alias, 1 drivers
v0x5e7273893b10 .array "valid", 0 127, 0 0;
v0x5e7273893bb0_0 .net "valid_out", 0 0, L_0x5e72738696c0;  alias, 1 drivers
E_0x5e727380a1f0 .event posedge, v0x5e7273893650_0;
L_0x5e72738a2b20 .array/port v0x5e7273893b10, L_0x5e72738a2c40;
L_0x5e72738a2c40 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93018;
L_0x5e72738a2e40 .array/port v0x5e72738938d0, L_0x5e72738a2ee0;
L_0x5e72738a2ee0 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93060;
L_0x5e72738a30f0 .array/port v0x5e72738933f0, L_0x5e72738a3190;
L_0x5e72738a3190 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c930a8;
S_0x5e7273893d90 .scope generate, "genblk2[1]" "genblk2[1]" 3 90, 3 90 0, S_0x5e72737ffca0;
 .timescale -9 -12;
P_0x5e7273893f70 .param/l "i" 1 3 90, +C4<01>;
S_0x5e7273894030 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5e7273893d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5e7273894210 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5e7273894250 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5e7273894290 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5e727385aae0 .functor BUFZ 1, L_0x5e72738a3450, C4<0>, C4<0>, C4<0>;
L_0x5e7273855c40 .functor BUFZ 21, L_0x5e72738a36d0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5e7273850da0 .functor BUFZ 32, L_0x5e72738a39d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e7273894430_0 .net *"_ivl_0", 0 0, L_0x5e72738a3450;  1 drivers
v0x5e72738946d0_0 .net *"_ivl_10", 8 0, L_0x5e72738a3770;  1 drivers
L_0x75a886c93138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e72738947b0_0 .net *"_ivl_13", 1 0, L_0x75a886c93138;  1 drivers
v0x5e72738948a0_0 .net *"_ivl_16", 31 0, L_0x5e72738a39d0;  1 drivers
v0x5e7273894980_0 .net *"_ivl_18", 8 0, L_0x5e72738a3a70;  1 drivers
v0x5e7273894ab0_0 .net *"_ivl_2", 8 0, L_0x5e72738a34f0;  1 drivers
L_0x75a886c93180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273894b90_0 .net *"_ivl_21", 1 0, L_0x75a886c93180;  1 drivers
L_0x75a886c930f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273894c70_0 .net *"_ivl_5", 1 0, L_0x75a886c930f0;  1 drivers
v0x5e7273894d50_0 .net *"_ivl_8", 20 0, L_0x5e72738a36d0;  1 drivers
v0x5e7273894e30_0 .var/i "block", 31 0;
v0x5e7273894f10_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e7273894fb0 .array "data", 0 127, 31 0;
v0x5e7273895070_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  alias, 1 drivers
v0x5e7273895130_0 .net "data_out", 31 0, L_0x5e7273850da0;  alias, 1 drivers
v0x5e72738951f0_0 .net "enable", 0 0, L_0x5e72738a3c90;  1 drivers
v0x5e72738952b0_0 .net "index_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e72738953c0_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e72738954b0 .array "tag", 0 127, 20 0;
v0x5e7273895570_0 .net "tag_in", 20 0, L_0x5e72738a8080;  alias, 1 drivers
v0x5e7273895630_0 .net "tag_out", 20 0, L_0x5e7273855c40;  alias, 1 drivers
v0x5e72738956f0 .array "valid", 0 127, 0 0;
v0x5e7273895790_0 .net "valid_out", 0 0, L_0x5e727385aae0;  alias, 1 drivers
E_0x5e7273870730 .event posedge, v0x5e72738951f0_0;
L_0x5e72738a3450 .array/port v0x5e72738956f0, L_0x5e72738a34f0;
L_0x5e72738a34f0 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c930f0;
L_0x5e72738a36d0 .array/port v0x5e72738954b0, L_0x5e72738a3770;
L_0x5e72738a3770 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93138;
L_0x5e72738a39d0 .array/port v0x5e7273894fb0, L_0x5e72738a3a70;
L_0x5e72738a3a70 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93180;
S_0x5e72738959c0 .scope generate, "genblk2[2]" "genblk2[2]" 3 90, 3 90 0, S_0x5e72737ffca0;
 .timescale -9 -12;
P_0x5e7273895b70 .param/l "i" 1 3 90, +C4<010>;
S_0x5e7273895c50 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5e72738959c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5e7273895e30 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5e7273895e70 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5e7273895eb0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5e727384be40 .functor BUFZ 1, L_0x5e72738a3d80, C4<0>, C4<0>, C4<0>;
L_0x5e72738a43f0 .functor BUFZ 21, L_0x5e72738a4210, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5e72738a4720 .functor BUFZ 32, L_0x5e72738a4500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e7273895ff0_0 .net *"_ivl_0", 0 0, L_0x5e72738a3d80;  1 drivers
v0x5e7273896290_0 .net *"_ivl_10", 8 0, L_0x5e72738a42b0;  1 drivers
L_0x75a886c93210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273896370_0 .net *"_ivl_13", 1 0, L_0x75a886c93210;  1 drivers
v0x5e7273896460_0 .net *"_ivl_16", 31 0, L_0x5e72738a4500;  1 drivers
v0x5e7273896540_0 .net *"_ivl_18", 8 0, L_0x5e72738a45a0;  1 drivers
v0x5e7273896670_0 .net *"_ivl_2", 8 0, L_0x5e72738a3e20;  1 drivers
L_0x75a886c93258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273896750_0 .net *"_ivl_21", 1 0, L_0x75a886c93258;  1 drivers
L_0x75a886c931c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273896830_0 .net *"_ivl_5", 1 0, L_0x75a886c931c8;  1 drivers
v0x5e7273896910_0 .net *"_ivl_8", 20 0, L_0x5e72738a4210;  1 drivers
v0x5e72738969f0_0 .var/i "block", 31 0;
v0x5e7273896ad0_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e7273896b70 .array "data", 0 127, 31 0;
v0x5e7273896c30_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  alias, 1 drivers
v0x5e7273896cf0_0 .net "data_out", 31 0, L_0x5e72738a4720;  alias, 1 drivers
v0x5e7273896dd0_0 .net "enable", 0 0, L_0x5e72738a47e0;  1 drivers
v0x5e7273896e90_0 .net "index_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e7273896f50_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e7273897100 .array "tag", 0 127, 20 0;
v0x5e72738971c0_0 .net "tag_in", 20 0, L_0x5e72738a8080;  alias, 1 drivers
v0x5e72738972d0_0 .net "tag_out", 20 0, L_0x5e72738a43f0;  alias, 1 drivers
v0x5e72738973b0 .array "valid", 0 127, 0 0;
v0x5e7273897450_0 .net "valid_out", 0 0, L_0x5e727384be40;  alias, 1 drivers
E_0x5e7273871220 .event posedge, v0x5e7273896dd0_0;
L_0x5e72738a3d80 .array/port v0x5e72738973b0, L_0x5e72738a3e20;
L_0x5e72738a3e20 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c931c8;
L_0x5e72738a4210 .array/port v0x5e7273897100, L_0x5e72738a42b0;
L_0x5e72738a42b0 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93210;
L_0x5e72738a4500 .array/port v0x5e7273896b70, L_0x5e72738a45a0;
L_0x5e72738a45a0 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93258;
S_0x5e7273897680 .scope generate, "genblk2[3]" "genblk2[3]" 3 90, 3 90 0, S_0x5e72737ffca0;
 .timescale -9 -12;
P_0x5e7273897880 .param/l "i" 1 3 90, +C4<011>;
S_0x5e7273897960 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5e7273897680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5e7273897b40 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5e7273897b80 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5e7273897bc0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5e72738a4a60 .functor BUFZ 1, L_0x5e72738a4880, C4<0>, C4<0>, C4<0>;
L_0x5e72738a4d50 .functor BUFZ 21, L_0x5e72738a4b70, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5e72738a5080 .functor BUFZ 32, L_0x5e72738a4e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e7273897d00_0 .net *"_ivl_0", 0 0, L_0x5e72738a4880;  1 drivers
v0x5e7273897f70_0 .net *"_ivl_10", 8 0, L_0x5e72738a4c10;  1 drivers
L_0x75a886c932e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273898050_0 .net *"_ivl_13", 1 0, L_0x75a886c932e8;  1 drivers
v0x5e7273898110_0 .net *"_ivl_16", 31 0, L_0x5e72738a4e60;  1 drivers
v0x5e72738981f0_0 .net *"_ivl_18", 8 0, L_0x5e72738a4f00;  1 drivers
v0x5e7273898320_0 .net *"_ivl_2", 8 0, L_0x5e72738a4920;  1 drivers
L_0x75a886c93330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273898400_0 .net *"_ivl_21", 1 0, L_0x75a886c93330;  1 drivers
L_0x75a886c932a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e72738984e0_0 .net *"_ivl_5", 1 0, L_0x75a886c932a0;  1 drivers
v0x5e72738985c0_0 .net *"_ivl_8", 20 0, L_0x5e72738a4b70;  1 drivers
v0x5e72738986a0_0 .var/i "block", 31 0;
v0x5e7273898780_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e7273898820 .array "data", 0 127, 31 0;
v0x5e72738988e0_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  alias, 1 drivers
v0x5e72738989a0_0 .net "data_out", 31 0, L_0x5e72738a5080;  alias, 1 drivers
v0x5e7273898a80_0 .net "enable", 0 0, L_0x5e72738a5190;  1 drivers
v0x5e7273898b40_0 .net "index_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e7273898c00_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e7273898db0 .array "tag", 0 127, 20 0;
v0x5e7273898e70_0 .net "tag_in", 20 0, L_0x5e72738a8080;  alias, 1 drivers
v0x5e7273898f30_0 .net "tag_out", 20 0, L_0x5e72738a4d50;  alias, 1 drivers
v0x5e7273899010 .array "valid", 0 127, 0 0;
v0x5e72738990b0_0 .net "valid_out", 0 0, L_0x5e72738a4a60;  alias, 1 drivers
E_0x5e7273870220 .event posedge, v0x5e7273898a80_0;
L_0x5e72738a4880 .array/port v0x5e7273899010, L_0x5e72738a4920;
L_0x5e72738a4920 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c932a0;
L_0x5e72738a4b70 .array/port v0x5e7273898db0, L_0x5e72738a4c10;
L_0x5e72738a4c10 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c932e8;
L_0x5e72738a4e60 .array/port v0x5e7273898820, L_0x5e72738a4f00;
L_0x5e72738a4f00 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93330;
S_0x5e7273899290 .scope generate, "genblk2[4]" "genblk2[4]" 3 90, 3 90 0, S_0x5e72737ffca0;
 .timescale -9 -12;
P_0x5e7273895370 .param/l "i" 1 3 90, +C4<0100>;
S_0x5e72738994d0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5e7273899290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5e7273899660 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5e72738996a0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5e72738996e0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5e72738a53c0 .functor BUFZ 1, L_0x5e72738a5230, C4<0>, C4<0>, C4<0>;
L_0x5e72738a56b0 .functor BUFZ 21, L_0x5e72738a54d0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5e72738a59e0 .functor BUFZ 32, L_0x5e72738a57c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e72738998e0_0 .net *"_ivl_0", 0 0, L_0x5e72738a5230;  1 drivers
v0x5e7273899b30_0 .net *"_ivl_10", 8 0, L_0x5e72738a5570;  1 drivers
L_0x75a886c933c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273899c10_0 .net *"_ivl_13", 1 0, L_0x75a886c933c0;  1 drivers
v0x5e7273899d00_0 .net *"_ivl_16", 31 0, L_0x5e72738a57c0;  1 drivers
v0x5e7273899de0_0 .net *"_ivl_18", 8 0, L_0x5e72738a5860;  1 drivers
v0x5e7273899f10_0 .net *"_ivl_2", 8 0, L_0x5e72738a52d0;  1 drivers
L_0x75a886c93408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e7273899ff0_0 .net *"_ivl_21", 1 0, L_0x75a886c93408;  1 drivers
L_0x75a886c93378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389a0d0_0 .net *"_ivl_5", 1 0, L_0x75a886c93378;  1 drivers
v0x5e727389a1b0_0 .net *"_ivl_8", 20 0, L_0x5e72738a54d0;  1 drivers
v0x5e727389a290_0 .var/i "block", 31 0;
v0x5e727389a370_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e727389a410 .array "data", 0 127, 31 0;
v0x5e727389a4d0_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  alias, 1 drivers
v0x5e727389a620_0 .net "data_out", 31 0, L_0x5e72738a59e0;  alias, 1 drivers
v0x5e727389a700_0 .net "enable", 0 0, L_0x5e72738a5af0;  1 drivers
v0x5e727389a7c0_0 .net "index_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e727389a880_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e727389aa30 .array "tag", 0 127, 20 0;
v0x5e727389aaf0_0 .net "tag_in", 20 0, L_0x5e72738a8080;  alias, 1 drivers
v0x5e727389abb0_0 .net "tag_out", 20 0, L_0x5e72738a56b0;  alias, 1 drivers
v0x5e727389ac90 .array "valid", 0 127, 0 0;
v0x5e727389ad30_0 .net "valid_out", 0 0, L_0x5e72738a53c0;  alias, 1 drivers
E_0x5e72737f8470 .event posedge, v0x5e727389a700_0;
L_0x5e72738a5230 .array/port v0x5e727389ac90, L_0x5e72738a52d0;
L_0x5e72738a52d0 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93378;
L_0x5e72738a54d0 .array/port v0x5e727389aa30, L_0x5e72738a5570;
L_0x5e72738a5570 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c933c0;
L_0x5e72738a57c0 .array/port v0x5e727389a410, L_0x5e72738a5860;
L_0x5e72738a5860 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93408;
S_0x5e727389af10 .scope generate, "genblk2[5]" "genblk2[5]" 3 90, 3 90 0, S_0x5e72737ffca0;
 .timescale -9 -12;
P_0x5e72738965e0 .param/l "i" 1 3 90, +C4<0101>;
S_0x5e727389b150 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5e727389af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5e727389b2e0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5e727389b320 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5e727389b360 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5e72738a5d70 .functor BUFZ 1, L_0x5e72738a5b90, C4<0>, C4<0>, C4<0>;
L_0x5e72738a6060 .functor BUFZ 21, L_0x5e72738a5e80, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5e72738a6390 .functor BUFZ 32, L_0x5e72738a6170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e727389b560_0 .net *"_ivl_0", 0 0, L_0x5e72738a5b90;  1 drivers
v0x5e727389b800_0 .net *"_ivl_10", 8 0, L_0x5e72738a5f20;  1 drivers
L_0x75a886c93498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389b8e0_0 .net *"_ivl_13", 1 0, L_0x75a886c93498;  1 drivers
v0x5e727389b9d0_0 .net *"_ivl_16", 31 0, L_0x5e72738a6170;  1 drivers
v0x5e727389bab0_0 .net *"_ivl_18", 8 0, L_0x5e72738a6210;  1 drivers
v0x5e727389bbe0_0 .net *"_ivl_2", 8 0, L_0x5e72738a5c30;  1 drivers
L_0x75a886c934e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389bcc0_0 .net *"_ivl_21", 1 0, L_0x75a886c934e0;  1 drivers
L_0x75a886c93450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389bda0_0 .net *"_ivl_5", 1 0, L_0x75a886c93450;  1 drivers
v0x5e727389be80_0 .net *"_ivl_8", 20 0, L_0x5e72738a5e80;  1 drivers
v0x5e727389bf60_0 .var/i "block", 31 0;
v0x5e727389c040_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e727389c0e0 .array "data", 0 127, 31 0;
v0x5e727389c1a0_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  alias, 1 drivers
v0x5e727389c260_0 .net "data_out", 31 0, L_0x5e72738a6390;  alias, 1 drivers
v0x5e727389c340_0 .net "enable", 0 0, L_0x5e72738a64a0;  1 drivers
v0x5e727389c400_0 .net "index_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e727389c4c0_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e727389c670 .array "tag", 0 127, 20 0;
v0x5e727389c730_0 .net "tag_in", 20 0, L_0x5e72738a8080;  alias, 1 drivers
v0x5e727389c7f0_0 .net "tag_out", 20 0, L_0x5e72738a6060;  alias, 1 drivers
v0x5e727389c8d0 .array "valid", 0 127, 0 0;
v0x5e727389c970_0 .net "valid_out", 0 0, L_0x5e72738a5d70;  alias, 1 drivers
E_0x5e7273819240 .event posedge, v0x5e727389c340_0;
L_0x5e72738a5b90 .array/port v0x5e727389c8d0, L_0x5e72738a5c30;
L_0x5e72738a5c30 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93450;
L_0x5e72738a5e80 .array/port v0x5e727389c670, L_0x5e72738a5f20;
L_0x5e72738a5f20 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93498;
L_0x5e72738a6170 .array/port v0x5e727389c0e0, L_0x5e72738a6210;
L_0x5e72738a6210 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c934e0;
S_0x5e727389cb50 .scope generate, "genblk2[6]" "genblk2[6]" 3 90, 3 90 0, S_0x5e72737ffca0;
 .timescale -9 -12;
P_0x5e727389cd00 .param/l "i" 1 3 90, +C4<0110>;
S_0x5e727389cde0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5e727389cb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5e727389cfc0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5e727389d000 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5e727389d040 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5e72738a6760 .functor BUFZ 1, L_0x5e72738a6580, C4<0>, C4<0>, C4<0>;
L_0x5e72738a6a50 .functor BUFZ 21, L_0x5e72738a6870, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5e72738a6d80 .functor BUFZ 32, L_0x5e72738a6b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e727389d1b0_0 .net *"_ivl_0", 0 0, L_0x5e72738a6580;  1 drivers
v0x5e727389d450_0 .net *"_ivl_10", 8 0, L_0x5e72738a6910;  1 drivers
L_0x75a886c93570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389d530_0 .net *"_ivl_13", 1 0, L_0x75a886c93570;  1 drivers
v0x5e727389d620_0 .net *"_ivl_16", 31 0, L_0x5e72738a6b60;  1 drivers
v0x5e727389d700_0 .net *"_ivl_18", 8 0, L_0x5e72738a6c00;  1 drivers
v0x5e727389d830_0 .net *"_ivl_2", 8 0, L_0x5e72738a6620;  1 drivers
L_0x75a886c935b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389d910_0 .net *"_ivl_21", 1 0, L_0x75a886c935b8;  1 drivers
L_0x75a886c93528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389d9f0_0 .net *"_ivl_5", 1 0, L_0x75a886c93528;  1 drivers
v0x5e727389dad0_0 .net *"_ivl_8", 20 0, L_0x5e72738a6870;  1 drivers
v0x5e727389dbb0_0 .var/i "block", 31 0;
v0x5e727389dc90_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e727389dd30 .array "data", 0 127, 31 0;
v0x5e727389ddf0_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  alias, 1 drivers
v0x5e727389deb0_0 .net "data_out", 31 0, L_0x5e72738a6d80;  alias, 1 drivers
v0x5e727389df90_0 .net "enable", 0 0, L_0x5e72738a6e90;  1 drivers
v0x5e727389e050_0 .net "index_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e727389e110_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e727389e2c0 .array "tag", 0 127, 20 0;
v0x5e727389e380_0 .net "tag_in", 20 0, L_0x5e72738a8080;  alias, 1 drivers
v0x5e727389e440_0 .net "tag_out", 20 0, L_0x5e72738a6a50;  alias, 1 drivers
v0x5e727389e520 .array "valid", 0 127, 0 0;
v0x5e727389e5c0_0 .net "valid_out", 0 0, L_0x5e72738a6760;  alias, 1 drivers
E_0x5e7273827fe0 .event posedge, v0x5e727389df90_0;
L_0x5e72738a6580 .array/port v0x5e727389e520, L_0x5e72738a6620;
L_0x5e72738a6620 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93528;
L_0x5e72738a6870 .array/port v0x5e727389e2c0, L_0x5e72738a6910;
L_0x5e72738a6910 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93570;
L_0x5e72738a6b60 .array/port v0x5e727389dd30, L_0x5e72738a6c00;
L_0x5e72738a6c00 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c935b8;
S_0x5e727389e7a0 .scope generate, "genblk2[7]" "genblk2[7]" 3 90, 3 90 0, S_0x5e72737ffca0;
 .timescale -9 -12;
P_0x5e7273897830 .param/l "i" 1 3 90, +C4<0111>;
S_0x5e727389e9e0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5e727389e7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "index_in";
    .port_info 4 /INPUT 21 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 21 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5e727389ebc0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5e727389ec00 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000111>;
P_0x5e727389ec40 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010101>;
L_0x5e72738a7110 .functor BUFZ 1, L_0x5e72738a6f30, C4<0>, C4<0>, C4<0>;
L_0x5e72738a1f00 .functor BUFZ 21, L_0x5e72738a7220, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5e72738a7a40 .functor BUFZ 32, L_0x5e72738a7860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e727389ee40_0 .net *"_ivl_0", 0 0, L_0x5e72738a6f30;  1 drivers
v0x5e727389f120_0 .net *"_ivl_10", 8 0, L_0x5e72738a72c0;  1 drivers
L_0x75a886c93648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389f200_0 .net *"_ivl_13", 1 0, L_0x75a886c93648;  1 drivers
v0x5e727389f2f0_0 .net *"_ivl_16", 31 0, L_0x5e72738a7860;  1 drivers
v0x5e727389f3d0_0 .net *"_ivl_18", 8 0, L_0x5e72738a7900;  1 drivers
v0x5e727389f500_0 .net *"_ivl_2", 8 0, L_0x5e72738a6fd0;  1 drivers
L_0x75a886c93690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389f5e0_0 .net *"_ivl_21", 1 0, L_0x75a886c93690;  1 drivers
L_0x75a886c93600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e727389f6c0_0 .net *"_ivl_5", 1 0, L_0x75a886c93600;  1 drivers
v0x5e727389f7a0_0 .net *"_ivl_8", 20 0, L_0x5e72738a7220;  1 drivers
v0x5e727389f880_0 .var/i "block", 31 0;
v0x5e727389f960_0 .net "clk", 0 0, v0x5e72738a23f0_0;  alias, 1 drivers
v0x5e727389fb10 .array "data", 0 127, 31 0;
v0x5e727389fbd0_0 .net "data_in", 31 0, v0x5e72738a24c0_0;  alias, 1 drivers
v0x5e727389fc90_0 .net "data_out", 31 0, L_0x5e72738a7a40;  alias, 1 drivers
v0x5e727389fd70_0 .net "enable", 0 0, L_0x5e72738a7b50;  1 drivers
v0x5e727389fe30_0 .net "index_in", 6 0, L_0x5e72738a7fe0;  alias, 1 drivers
v0x5e72738a0000_0 .net "rst", 0 0, v0x5e72738a2880_0;  alias, 1 drivers
v0x5e72738a02c0 .array "tag", 0 127, 20 0;
v0x5e72738a0380_0 .net "tag_in", 20 0, L_0x5e72738a8080;  alias, 1 drivers
v0x5e72738a0440_0 .net "tag_out", 20 0, L_0x5e72738a1f00;  alias, 1 drivers
v0x5e72738a0520 .array "valid", 0 127, 0 0;
v0x5e72738a05c0_0 .net "valid_out", 0 0, L_0x5e72738a7110;  alias, 1 drivers
E_0x5e727389f040 .event posedge, v0x5e727389fd70_0;
L_0x5e72738a6f30 .array/port v0x5e72738a0520, L_0x5e72738a6fd0;
L_0x5e72738a6fd0 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93600;
L_0x5e72738a7220 .array/port v0x5e72738a02c0, L_0x5e72738a72c0;
L_0x5e72738a72c0 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93648;
L_0x5e72738a7860 .array/port v0x5e727389fb10, L_0x5e72738a7900;
L_0x5e72738a7900 .concat [ 7 2 0 0], L_0x5e72738a7fe0, L_0x75a886c93690;
S_0x5e72738a07a0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x5e72737ffca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /INPUT 8 "in";
P_0x5e727387a200 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000001000>;
P_0x5e727387a240 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000100>;
v0x5e72738a0ae0_0 .net "in", 7 0, v0x5e72738a1690_0;  1 drivers
v0x5e72738a0be0_0 .var "out", 3 0;
E_0x5e72738a0a60 .event anyedge, v0x5e72738a0ae0_0;
    .scope S_0x5e727386b5c0;
T_0 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e7273891e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e7273892020_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5e7273891cc0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e7273854f00_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5e7273854f00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e7273850060_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5e7273850060_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e7273854f00_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x5e7273850060_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e727385ec40, 4, 0;
    %load/vec4 v0x5e7273850060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e7273850060_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x5e7273854f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e7273854f00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5e7273892020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e7273892020_0, 0, 32;
    %load/vec4 v0x5e7273892100_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x5e7273892020_0;
    %load/vec4 v0x5e7273891f40_0;
    %pad/u 13;
    %pad/u 16;
    %muli 8, 0, 16;
    %pad/u 17;
    %load/vec4 v0x5e7273892100_0;
    %pad/u 5;
    %pad/u 17;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5e727385ec40, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e727386b5c0;
T_1 ;
    %wait E_0x5e72737f3320;
    %load/vec4 v0x5e7273859da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5e7273892100_0;
    %pad/u 7;
    %store/vec4 v0x5e7273891cc0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5e727384b100_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e7273854f00_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5e7273854f00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5e7273891f40_0;
    %pad/u 13;
    %pad/u 16;
    %muli 8, 0, 16;
    %pad/u 17;
    %load/vec4 v0x5e7273854f00_0;
    %pad/s 17;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e727385ec40, 4;
    %load/vec4 v0x5e7273891f40_0;
    %pad/u 13;
    %pad/u 16;
    %muli 8, 0, 16;
    %pad/u 17;
    %load/vec4 v0x5e727384b100_0;
    %pad/u 17;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e727385ec40, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x5e7273854f00_0;
    %pad/s 7;
    %store/vec4 v0x5e727384b100_0, 0, 7;
T_1.4 ;
    %load/vec4 v0x5e7273854f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e7273854f00_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x5e7273892020_0;
    %load/vec4 v0x5e7273891f40_0;
    %pad/u 13;
    %pad/u 16;
    %muli 8, 0, 16;
    %pad/u 17;
    %load/vec4 v0x5e727384b100_0;
    %pad/u 17;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727385ec40, 0, 4;
    %load/vec4 v0x5e727384b100_0;
    %assign/vec4 v0x5e7273891cc0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5e7273892530;
T_2 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e7273893800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e7273893270_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5e7273893270_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5e7273893270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273893b10, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5e7273893270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738938d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e7273893270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738933f0, 0, 4;
    %load/vec4 v0x5e7273893270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e7273893270_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e7273892530;
T_3 ;
    %wait E_0x5e727380a1f0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5e7273893710_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273893b10, 0, 4;
    %load/vec4 v0x5e7273893970_0;
    %load/vec4 v0x5e7273893710_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738938d0, 0, 4;
    %load/vec4 v0x5e7273893490_0;
    %load/vec4 v0x5e7273893710_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738933f0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e7273894030;
T_4 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e72738953c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e7273894e30_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5e7273894e30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5e7273894e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738956f0, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5e7273894e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738954b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e7273894e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273894fb0, 0, 4;
    %load/vec4 v0x5e7273894e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e7273894e30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e7273894030;
T_5 ;
    %wait E_0x5e7273870730;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5e72738952b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738956f0, 0, 4;
    %load/vec4 v0x5e7273895570_0;
    %load/vec4 v0x5e72738952b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738954b0, 0, 4;
    %load/vec4 v0x5e7273895070_0;
    %load/vec4 v0x5e72738952b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273894fb0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e7273895c50;
T_6 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e7273896f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e72738969f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5e72738969f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5e72738969f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738973b0, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5e72738969f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273897100, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e72738969f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273896b70, 0, 4;
    %load/vec4 v0x5e72738969f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e72738969f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e7273895c50;
T_7 ;
    %wait E_0x5e7273871220;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5e7273896e90_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738973b0, 0, 4;
    %load/vec4 v0x5e72738971c0_0;
    %load/vec4 v0x5e7273896e90_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273897100, 0, 4;
    %load/vec4 v0x5e7273896c30_0;
    %load/vec4 v0x5e7273896e90_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273896b70, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e7273897960;
T_8 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e7273898c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e72738986a0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5e72738986a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5e72738986a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273899010, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5e72738986a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273898db0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e72738986a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273898820, 0, 4;
    %load/vec4 v0x5e72738986a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e72738986a0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e7273897960;
T_9 ;
    %wait E_0x5e7273870220;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5e7273898b40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273899010, 0, 4;
    %load/vec4 v0x5e7273898e70_0;
    %load/vec4 v0x5e7273898b40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273898db0, 0, 4;
    %load/vec4 v0x5e72738988e0_0;
    %load/vec4 v0x5e7273898b40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e7273898820, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5e72738994d0;
T_10 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e727389a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e727389a290_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x5e727389a290_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5e727389a290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389ac90, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5e727389a290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389aa30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e727389a290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389a410, 0, 4;
    %load/vec4 v0x5e727389a290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e727389a290_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e72738994d0;
T_11 ;
    %wait E_0x5e72737f8470;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5e727389a7c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389ac90, 0, 4;
    %load/vec4 v0x5e727389aaf0_0;
    %load/vec4 v0x5e727389a7c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389aa30, 0, 4;
    %load/vec4 v0x5e727389a4d0_0;
    %load/vec4 v0x5e727389a7c0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389a410, 0, 4;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5e727389b150;
T_12 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e727389c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e727389bf60_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x5e727389bf60_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5e727389bf60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389c8d0, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5e727389bf60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389c670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e727389bf60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389c0e0, 0, 4;
    %load/vec4 v0x5e727389bf60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e727389bf60_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e727389b150;
T_13 ;
    %wait E_0x5e7273819240;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5e727389c400_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389c8d0, 0, 4;
    %load/vec4 v0x5e727389c730_0;
    %load/vec4 v0x5e727389c400_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389c670, 0, 4;
    %load/vec4 v0x5e727389c1a0_0;
    %load/vec4 v0x5e727389c400_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389c0e0, 0, 4;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e727389cde0;
T_14 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e727389e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e727389dbb0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5e727389dbb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5e727389dbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389e520, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5e727389dbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389e2c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e727389dbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389dd30, 0, 4;
    %load/vec4 v0x5e727389dbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e727389dbb0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5e727389cde0;
T_15 ;
    %wait E_0x5e7273827fe0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5e727389e050_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389e520, 0, 4;
    %load/vec4 v0x5e727389e380_0;
    %load/vec4 v0x5e727389e050_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389e2c0, 0, 4;
    %load/vec4 v0x5e727389ddf0_0;
    %load/vec4 v0x5e727389e050_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389dd30, 0, 4;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5e727389e9e0;
T_16 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e72738a0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e727389f880_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5e727389f880_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5e727389f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738a0520, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x5e727389f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738a02c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e727389f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389fb10, 0, 4;
    %load/vec4 v0x5e727389f880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e727389f880_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5e727389e9e0;
T_17 ;
    %wait E_0x5e727389f040;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5e727389fe30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738a0520, 0, 4;
    %load/vec4 v0x5e72738a0380_0;
    %load/vec4 v0x5e727389fe30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e72738a02c0, 0, 4;
    %load/vec4 v0x5e727389fbd0_0;
    %load/vec4 v0x5e727389fe30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e727389fb10, 0, 4;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e72738a07a0;
T_18 ;
    %wait E_0x5e72738a0a60;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e72738a0be0_0, 0, 4;
T_18.0 ;
    %load/vec4 v0x5e72738a0be0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_18.2, 5;
    %load/vec4 v0x5e72738a0ae0_0;
    %load/vec4 v0x5e72738a0be0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz T_18.1, 8;
    %load/vec4 v0x5e72738a0be0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5e72738a0be0_0, 0, 4;
    %jmp T_18.0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5e72737ffca0;
T_19 ;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e72738a1800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e72738a1690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e72738a1550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e72738a1410_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5e72738a14b0_0;
    %pad/u 8;
    %ix/getv 4, v0x5e72738a2170_0;
    %shiftl 4;
    %assign/vec4 v0x5e72738a1550_0, 0;
    %load/vec4 v0x5e72738a14b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.2, 8;
    %load/vec4 v0x5e72738a2170_0;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x5e72738a1760_0;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5e72738a0fa0, 4;
    %assign/vec4 v0x5e72738a1410_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e72738a1fc0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x5e72738a1fc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x5e72738a1940_0;
    %ix/getv/s 4, v0x5e72738a1fc0_0;
    %load/vec4a v0x5e72738a1af0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_19.6, 6;
    %ix/getv/s 4, v0x5e72738a1fc0_0;
    %load/vec4a v0x5e72738a1d50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_19.6;
    %ix/getv/s 4, v0x5e72738a1fc0_0;
    %store/vec4 v0x5e72738a1690_0, 4, 1;
    %load/vec4 v0x5e72738a1fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e72738a1fc0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5e72737ffca0;
T_20 ;
    %wait E_0x5e727380ef70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e72738a1fc0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x5e72738a1fc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x5e72738a1940_0;
    %ix/getv/s 4, v0x5e72738a1fc0_0;
    %load/vec4a v0x5e72738a1af0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_20.2, 6;
    %ix/getv/s 4, v0x5e72738a1fc0_0;
    %load/vec4a v0x5e72738a1d50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_20.2;
    %ix/getv/s 4, v0x5e72738a1fc0_0;
    %store/vec4 v0x5e72738a1690_0, 4, 1;
    %load/vec4 v0x5e72738a1fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e72738a1fc0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5e72737ffca0;
T_21 ;
    %wait E_0x5e727380bf80;
    %load/vec4 v0x5e72738a14b0_0;
    %pad/u 8;
    %ix/getv 4, v0x5e72738a2170_0;
    %shiftl 4;
    %assign/vec4 v0x5e72738a1550_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5e7273800060;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e72738a27e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e72738a29c0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x5e7273800060;
T_23 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e72737ffca0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5e7273800060;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e72738a23f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e72738a2880_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e72738a23f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e72738a2880_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e72738a23f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e72738a2880_0, 0, 1;
T_24.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5e72738a23f0_0;
    %inv;
    %store/vec4 v0x5e72738a23f0_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0x5e7273800060;
T_25 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x5e7273829210, "r" {0 0 0};
    %store/vec4 v0x5e72738a2280_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x5e72738a2280_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x5e72738a2280_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_25.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5e7273800060;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e72738a2650_0, 0;
    %wait E_0x5e727380a560;
T_26.0 ;
    %vpi_func 2 108 "$feof" 32, v0x5e72738a2280_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_26.1, 4;
    %vpi_call 2 109 "$display", "Performance data for %s", P_0x5e7273829210 {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x5e72738a27e0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x5e72738a29c0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x5e72738a27e0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x5e72738a29c0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x5e7273834090 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x5e7273834010 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x5e7273834050 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x5e7273829090 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000100000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x5e7273829150 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_26.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x5e72738a2280_0, "%x\012", v0x5e72738a2320_0 {0 0 0};
    %store/vec4 v0x5e72738a2920_0, 0, 32;
    %wait E_0x5e72738713e0;
    %load/vec4 v0x5e72738a29c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e72738a29c0_0, 0;
    %load/vec4 v0x5e72738a2740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.3, 6;
    %load/vec4 v0x5e72738a27e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5e72738a27e0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x5e72738a24c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e72738a2650_0, 0;
T_26.3 ;
    %wait E_0x5e72738713e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e72738a2650_0, 0, 1;
    %jmp T_26.0;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
