# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: C:\intelFPGA_lite\17.0\DESENVOLVIMENTO\INTEGRADOS\Projeto01-1906\Projeto0102.csv
# Generated on: Mon Jun 19 20:42:32 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
button,Input,PIN_M23,6,B6_N2,PIN_M23,2.5 V,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
COl[2],Input,PIN_J10,8,B8_N1,PIN_J10,2.5 V,,,,,
COl[1],Input,PIN_J14,8,B8_N0,PIN_J14,2.5 V,,,,,
COl[0],Input,PIN_H13,8,B8_N0,PIN_H13,2.5 V,,,,,
ctp[3],Output,PIN_G15,7,B7_N2,PIN_D15,2.5 V,,,,,
ctp[2],Output,PIN_F15,7,B7_N2,PIN_G15,2.5 V,,,,,
ctp[1],Output,PIN_H17,7,B7_N2,PIN_F15,2.5 V,,,,,
ctp[0],Output,PIN_J16,7,B7_N2,PIN_E15,2.5 V,,,,,
dav,Output,PIN_F17,7,B7_N2,PIN_F17,2.5 V,,,,,
dtp[3],Output,PIN_H16,7,B7_N2,PIN_C15,2.5 V,,,,,
dtp[2],Output,PIN_J15,7,B7_N2,PIN_C13,2.5 V,,,,,
dtp[1],Output,PIN_G17,7,B7_N1,PIN_D13,2.5 V,,,,,
dtp[0],Output,PIN_J17,7,B7_N2,PIN_H16,2.5 V,,,,,
opCode[1],Output,PIN_H15,7,B7_N2,PIN_H15,2.5 V,,,,,
opCode[0],Output,PIN_G16,7,B7_N2,PIN_G16,2.5 V,,,,,
row[3],Output,PIN_H14,8,B8_N0,PIN_H14,2.5 V,,,,,
row[2],Output,PIN_F14,8,B8_N0,PIN_F14,2.5 V,,,,,
row[1],Output,PIN_E10,8,B8_N1,PIN_E10,2.5 V,,,,,
row[0],Output,PIN_D9,8,B8_N1,PIN_D9,2.5 V,,,,,
soma0,Output,PIN_E21,7,B7_N0,PIN_C12,,,,,,
soma1,Output,PIN_E22,7,B7_N0,PIN_B17,,,,,,
soma2,Output,PIN_E25,7,B7_N1,PIN_D16,,,,,,
soma3,Output,PIN_E24,7,B7_N1,PIN_J16,,,,,,
soma4,Output,PIN_H21,7,B7_N2,PIN_J15,,,,,,
soma5,Output,PIN_G20,7,B7_N1,PIN_G19,,,,,,
soma6,Output,PIN_G22,7,B7_N2,PIN_A17,,,,,,
soma7,Output,PIN_G21,7,B7_N1,PIN_H17,,,,,,
soma8,Output,PIN_G19,7,B7_N2,PIN_G18,,,,,,
soma9,Output,PIN_F19,7,B7_N0,PIN_C16,,,,,,
soma40,Output,,,,PIN_A18,,,,,,
soma41,Output,,,,PIN_G22,,,,,,
soma42,Output,,,,PIN_B19,,,,,,
soma43,Output,,,,PIN_H21,,,,,,
soma44,Output,,,,PIN_G21,,,,,,
soma45,Output,,,,PIN_E17,,,,,,
soma46,Output,,,,PIN_J17,,,,,,
soma47,Output,,,,PIN_A19,,,,,,
soma48,Output,,,,PIN_D17,,,,,,
soma49,Output,,,,PIN_G20,,,,,,
utp[3],Output,PIN_H19,7,B7_N2,PIN_J19,2.5 V,,,,,
utp[2],Output,PIN_J19,7,B7_N2,PIN_B18,2.5 V,,,,,
utp[1],Output,PIN_E18,7,B7_N1,PIN_H19,2.5 V,,,,,
utp[0],Output,PIN_F18,7,B7_N1,PIN_D14,2.5 V,,,,,
