{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 20:28:22 2019 " "Info: Processing started: Wed Sep 25 20:28:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Registrador:PC\|Saida\[0\] register Registrador:PC\|Saida\[31\] 88.7 MHz 11.274 ns Internal " "Info: Clock \"clock\" has Internal fmax of 88.7 MHz between source register \"Registrador:PC\|Saida\[0\]\" and destination register \"Registrador:PC\|Saida\[31\]\" (period= 11.274 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.090 ns + Longest register register " "Info: + Longest register to register delay is 11.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[0\] 1 REG LCFF_X25_Y7_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N5; Fanout = 6; REG Node = 'Registrador:PC\|Saida\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.053 ns) 0.294 ns Ula32:inst8\|carry_temp\[0\]~1 2 COMB LCCOMB_X25_Y7_N26 2 " "Info: 2: + IC(0.241 ns) + CELL(0.053 ns) = 0.294 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.294 ns" { Registrador:PC|Saida[0] Ula32:inst8|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 0.865 ns Ula32:inst8\|carry_temp\[2\]~3 3 COMB LCCOMB_X26_Y7_N22 3 " "Info: 3: + IC(0.343 ns) + CELL(0.228 ns) = 0.865 ns; Loc. = LCCOMB_X26_Y7_N22; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.571 ns" { Ula32:inst8|carry_temp[0]~1 Ula32:inst8|carry_temp[2]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 1.240 ns Ula32:inst8\|carry_temp\[3\]~5 4 COMB LCCOMB_X26_Y7_N16 4 " "Info: 4: + IC(0.221 ns) + CELL(0.154 ns) = 1.240 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.375 ns" { Ula32:inst8|carry_temp[2]~3 Ula32:inst8|carry_temp[3]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 1.511 ns Ula32:inst8\|carry_temp\[4\]~7 5 COMB LCCOMB_X26_Y7_N28 4 " "Info: 5: + IC(0.218 ns) + CELL(0.053 ns) = 1.511 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst8|carry_temp[3]~5 Ula32:inst8|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.154 ns) 1.901 ns Ula32:inst8\|carry_temp\[6\]~10DUPLICATE 6 COMB LCCOMB_X26_Y7_N6 1 " "Info: 6: + IC(0.236 ns) + CELL(0.154 ns) = 1.901 ns; Loc. = LCCOMB_X26_Y7_N6; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[6\]~10DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { Ula32:inst8|carry_temp[4]~7 Ula32:inst8|carry_temp[6]~10DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.225 ns) 2.327 ns Ula32:inst8\|carry_temp\[7\]~11 7 COMB LCCOMB_X26_Y7_N8 3 " "Info: 7: + IC(0.201 ns) + CELL(0.225 ns) = 2.327 ns; Loc. = LCCOMB_X26_Y7_N8; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:inst8|carry_temp[6]~10DUPLICATE Ula32:inst8|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 2.682 ns Ula32:inst8\|carry_temp\[8\]~13 8 COMB LCCOMB_X26_Y7_N30 3 " "Info: 8: + IC(0.302 ns) + CELL(0.053 ns) = 2.682 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.355 ns" { Ula32:inst8|carry_temp[7]~11 Ula32:inst8|carry_temp[8]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.053 ns) 3.255 ns Ula32:inst8\|carry_temp\[10\]~15DUPLICATE 9 COMB LCCOMB_X23_Y7_N26 1 " "Info: 9: + IC(0.520 ns) + CELL(0.053 ns) = 3.255 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[10\]~15DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.573 ns" { Ula32:inst8|carry_temp[8]~13 Ula32:inst8|carry_temp[10]~15DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.228 ns) 3.831 ns Ula32:inst8\|carry_temp\[11\]~17 10 COMB LCCOMB_X22_Y7_N0 3 " "Info: 10: + IC(0.348 ns) + CELL(0.228 ns) = 3.831 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[11\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.576 ns" { Ula32:inst8|carry_temp[10]~15DUPLICATE Ula32:inst8|carry_temp[11]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.101 ns Ula32:inst8\|carry_temp\[12\]~19 11 COMB LCCOMB_X22_Y7_N6 2 " "Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 4.101 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[12\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst8|carry_temp[11]~17 Ula32:inst8|carry_temp[12]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 4.465 ns Ula32:inst8\|carry_temp\[13\]~20 12 COMB LCCOMB_X22_Y7_N26 3 " "Info: 12: + IC(0.311 ns) + CELL(0.053 ns) = 4.465 ns; Loc. = LCCOMB_X22_Y7_N26; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[13\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:inst8|carry_temp[12]~19 Ula32:inst8|carry_temp[13]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 4.732 ns Ula32:inst8\|carry_temp\[14\]~22 13 COMB LCCOMB_X22_Y7_N4 2 " "Info: 13: + IC(0.214 ns) + CELL(0.053 ns) = 4.732 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[14\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst8|carry_temp[13]~20 Ula32:inst8|carry_temp[14]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.001 ns Ula32:inst8\|carry_temp\[15\]~23 14 COMB LCCOMB_X22_Y7_N16 3 " "Info: 14: + IC(0.216 ns) + CELL(0.053 ns) = 5.001 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[15\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst8|carry_temp[14]~22 Ula32:inst8|carry_temp[15]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.276 ns Ula32:inst8\|carry_temp\[16\]~25 15 COMB LCCOMB_X22_Y7_N8 3 " "Info: 15: + IC(0.222 ns) + CELL(0.053 ns) = 5.276 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[16\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:inst8|carry_temp[15]~23 Ula32:inst8|carry_temp[16]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 5.639 ns Ula32:inst8\|carry_temp\[17\]~26 16 COMB LCCOMB_X22_Y7_N18 3 " "Info: 16: + IC(0.310 ns) + CELL(0.053 ns) = 5.639 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[17\]~26'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.363 ns" { Ula32:inst8|carry_temp[16]~25 Ula32:inst8|carry_temp[17]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.053 ns) 6.069 ns Ula32:inst8\|carry_temp\[18\]~28 17 COMB LCCOMB_X22_Y7_N10 2 " "Info: 17: + IC(0.377 ns) + CELL(0.053 ns) = 6.069 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[18\]~28'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { Ula32:inst8|carry_temp[17]~26 Ula32:inst8|carry_temp[18]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 6.424 ns Ula32:inst8\|carry_temp\[20\]~30 18 COMB LCCOMB_X21_Y7_N10 2 " "Info: 18: + IC(0.302 ns) + CELL(0.053 ns) = 6.424 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[20\]~30'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.355 ns" { Ula32:inst8|carry_temp[18]~28 Ula32:inst8|carry_temp[20]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.225 ns) 7.205 ns Ula32:inst8\|carry_temp\[21\]~32 19 COMB LCCOMB_X22_Y6_N30 3 " "Info: 19: + IC(0.556 ns) + CELL(0.225 ns) = 7.205 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[21\]~32'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.781 ns" { Ula32:inst8|carry_temp[20]~30 Ula32:inst8|carry_temp[21]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 7.473 ns Ula32:inst8\|carry_temp\[22\]~34 20 COMB LCCOMB_X22_Y6_N8 1 " "Info: 20: + IC(0.215 ns) + CELL(0.053 ns) = 7.473 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[22\]~34'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst8|carry_temp[21]~32 Ula32:inst8|carry_temp[22]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.053 ns) 7.822 ns Ula32:inst8\|carry_temp\[23\]~35 21 COMB LCCOMB_X22_Y6_N28 4 " "Info: 21: + IC(0.296 ns) + CELL(0.053 ns) = 7.822 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[23\]~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.349 ns" { Ula32:inst8|carry_temp[22]~34 Ula32:inst8|carry_temp[23]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.346 ns) 8.441 ns Ula32:inst8\|carry_temp\[24\]~36 22 COMB LCCOMB_X22_Y6_N16 1 " "Info: 22: + IC(0.273 ns) + CELL(0.346 ns) = 8.441 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[24\]~36'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.619 ns" { Ula32:inst8|carry_temp[23]~35 Ula32:inst8|carry_temp[24]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 8.691 ns Ula32:inst8\|carry_temp\[25\]~37 23 COMB LCCOMB_X22_Y6_N18 4 " "Info: 23: + IC(0.197 ns) + CELL(0.053 ns) = 8.691 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[25\]~37'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.250 ns" { Ula32:inst8|carry_temp[24]~36 Ula32:inst8|carry_temp[25]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.346 ns) 9.316 ns Ula32:inst8\|carry_temp\[26\]~38 24 COMB LCCOMB_X22_Y6_N20 1 " "Info: 24: + IC(0.279 ns) + CELL(0.346 ns) = 9.316 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[26\]~38'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.625 ns" { Ula32:inst8|carry_temp[25]~37 Ula32:inst8|carry_temp[26]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 9.570 ns Ula32:inst8\|carry_temp\[27\]~39 25 COMB LCCOMB_X22_Y6_N22 4 " "Info: 25: + IC(0.201 ns) + CELL(0.053 ns) = 9.570 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[27\]~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.254 ns" { Ula32:inst8|carry_temp[26]~38 Ula32:inst8|carry_temp[27]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.053 ns) 9.940 ns Ula32:inst8\|carry_temp\[28\]~40 26 COMB LCCOMB_X22_Y6_N24 1 " "Info: 26: + IC(0.317 ns) + CELL(0.053 ns) = 9.940 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[28\]~40'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.370 ns" { Ula32:inst8|carry_temp[27]~39 Ula32:inst8|carry_temp[28]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.228 ns) 10.410 ns Ula32:inst8\|carry_temp\[29\]~41 27 COMB LCCOMB_X22_Y6_N14 2 " "Info: 27: + IC(0.242 ns) + CELL(0.228 ns) = 10.410 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[29\]~41'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.470 ns" { Ula32:inst8|carry_temp[28]~40 Ula32:inst8|carry_temp[29]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 10.676 ns Ula32:inst8\|carry_temp\[30\]~42 28 COMB LCCOMB_X22_Y6_N26 1 " "Info: 28: + IC(0.213 ns) + CELL(0.053 ns) = 10.676 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[30\]~42'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst8|carry_temp[29]~41 Ula32:inst8|carry_temp[30]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 10.935 ns Ula32:inst8\|Mux0~0 29 COMB LCCOMB_X22_Y6_N2 1 " "Info: 29: + IC(0.206 ns) + CELL(0.053 ns) = 10.935 ns; Loc. = LCCOMB_X22_Y6_N2; Fanout = 1; COMB Node = 'Ula32:inst8\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:inst8|carry_temp[30]~42 Ula32:inst8|Mux0~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 11.090 ns Registrador:PC\|Saida\[31\] 30 REG LCFF_X22_Y6_N3 2 " "Info: 30: + IC(0.000 ns) + CELL(0.155 ns) = 11.090 ns; Loc. = LCFF_X22_Y6_N3; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:inst8|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 29.72 % ) " "Info: Total cell delay = 3.296 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.794 ns ( 70.28 % ) " "Info: Total interconnect delay = 7.794 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.090 ns" { Registrador:PC|Saida[0] Ula32:inst8|carry_temp[0]~1 Ula32:inst8|carry_temp[2]~3 Ula32:inst8|carry_temp[3]~5 Ula32:inst8|carry_temp[4]~7 Ula32:inst8|carry_temp[6]~10DUPLICATE Ula32:inst8|carry_temp[7]~11 Ula32:inst8|carry_temp[8]~13 Ula32:inst8|carry_temp[10]~15DUPLICATE Ula32:inst8|carry_temp[11]~17 Ula32:inst8|carry_temp[12]~19 Ula32:inst8|carry_temp[13]~20 Ula32:inst8|carry_temp[14]~22 Ula32:inst8|carry_temp[15]~23 Ula32:inst8|carry_temp[16]~25 Ula32:inst8|carry_temp[17]~26 Ula32:inst8|carry_temp[18]~28 Ula32:inst8|carry_temp[20]~30 Ula32:inst8|carry_temp[21]~32 Ula32:inst8|carry_temp[22]~34 Ula32:inst8|carry_temp[23]~35 Ula32:inst8|carry_temp[24]~36 Ula32:inst8|carry_temp[25]~37 Ula32:inst8|carry_temp[26]~38 Ula32:inst8|carry_temp[27]~39 Ula32:inst8|carry_temp[28]~40 Ula32:inst8|carry_temp[29]~41 Ula32:inst8|carry_temp[30]~42 Ula32:inst8|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.090 ns" { Registrador:PC|Saida[0] {} Ula32:inst8|carry_temp[0]~1 {} Ula32:inst8|carry_temp[2]~3 {} Ula32:inst8|carry_temp[3]~5 {} Ula32:inst8|carry_temp[4]~7 {} Ula32:inst8|carry_temp[6]~10DUPLICATE {} Ula32:inst8|carry_temp[7]~11 {} Ula32:inst8|carry_temp[8]~13 {} Ula32:inst8|carry_temp[10]~15DUPLICATE {} Ula32:inst8|carry_temp[11]~17 {} Ula32:inst8|carry_temp[12]~19 {} Ula32:inst8|carry_temp[13]~20 {} Ula32:inst8|carry_temp[14]~22 {} Ula32:inst8|carry_temp[15]~23 {} Ula32:inst8|carry_temp[16]~25 {} Ula32:inst8|carry_temp[17]~26 {} Ula32:inst8|carry_temp[18]~28 {} Ula32:inst8|carry_temp[20]~30 {} Ula32:inst8|carry_temp[21]~32 {} Ula32:inst8|carry_temp[22]~34 {} Ula32:inst8|carry_temp[23]~35 {} Ula32:inst8|carry_temp[24]~36 {} Ula32:inst8|carry_temp[25]~37 {} Ula32:inst8|carry_temp[26]~38 {} Ula32:inst8|carry_temp[27]~39 {} Ula32:inst8|carry_temp[28]~40 {} Ula32:inst8|carry_temp[29]~41 {} Ula32:inst8|carry_temp[30]~42 {} Ula32:inst8|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.241ns 0.343ns 0.221ns 0.218ns 0.236ns 0.201ns 0.302ns 0.520ns 0.348ns 0.217ns 0.311ns 0.214ns 0.216ns 0.222ns 0.310ns 0.377ns 0.302ns 0.556ns 0.215ns 0.296ns 0.273ns 0.197ns 0.279ns 0.201ns 0.317ns 0.242ns 0.213ns 0.206ns 0.000ns } { 0.000ns 0.053ns 0.228ns 0.154ns 0.053ns 0.154ns 0.225ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.053ns 0.346ns 0.053ns 0.346ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.473 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Registrador:PC\|Saida\[31\] 3 REG LCFF_X22_Y6_N3 2 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y6_N3; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.473 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Registrador:PC\|Saida\[0\] 3 REG LCFF_X25_Y7_N5 6 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X25_Y7_N5; Fanout = 6; REG Node = 'Registrador:PC\|Saida\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl Registrador:PC|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:PC|Saida[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:PC|Saida[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.090 ns" { Registrador:PC|Saida[0] Ula32:inst8|carry_temp[0]~1 Ula32:inst8|carry_temp[2]~3 Ula32:inst8|carry_temp[3]~5 Ula32:inst8|carry_temp[4]~7 Ula32:inst8|carry_temp[6]~10DUPLICATE Ula32:inst8|carry_temp[7]~11 Ula32:inst8|carry_temp[8]~13 Ula32:inst8|carry_temp[10]~15DUPLICATE Ula32:inst8|carry_temp[11]~17 Ula32:inst8|carry_temp[12]~19 Ula32:inst8|carry_temp[13]~20 Ula32:inst8|carry_temp[14]~22 Ula32:inst8|carry_temp[15]~23 Ula32:inst8|carry_temp[16]~25 Ula32:inst8|carry_temp[17]~26 Ula32:inst8|carry_temp[18]~28 Ula32:inst8|carry_temp[20]~30 Ula32:inst8|carry_temp[21]~32 Ula32:inst8|carry_temp[22]~34 Ula32:inst8|carry_temp[23]~35 Ula32:inst8|carry_temp[24]~36 Ula32:inst8|carry_temp[25]~37 Ula32:inst8|carry_temp[26]~38 Ula32:inst8|carry_temp[27]~39 Ula32:inst8|carry_temp[28]~40 Ula32:inst8|carry_temp[29]~41 Ula32:inst8|carry_temp[30]~42 Ula32:inst8|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.090 ns" { Registrador:PC|Saida[0] {} Ula32:inst8|carry_temp[0]~1 {} Ula32:inst8|carry_temp[2]~3 {} Ula32:inst8|carry_temp[3]~5 {} Ula32:inst8|carry_temp[4]~7 {} Ula32:inst8|carry_temp[6]~10DUPLICATE {} Ula32:inst8|carry_temp[7]~11 {} Ula32:inst8|carry_temp[8]~13 {} Ula32:inst8|carry_temp[10]~15DUPLICATE {} Ula32:inst8|carry_temp[11]~17 {} Ula32:inst8|carry_temp[12]~19 {} Ula32:inst8|carry_temp[13]~20 {} Ula32:inst8|carry_temp[14]~22 {} Ula32:inst8|carry_temp[15]~23 {} Ula32:inst8|carry_temp[16]~25 {} Ula32:inst8|carry_temp[17]~26 {} Ula32:inst8|carry_temp[18]~28 {} Ula32:inst8|carry_temp[20]~30 {} Ula32:inst8|carry_temp[21]~32 {} Ula32:inst8|carry_temp[22]~34 {} Ula32:inst8|carry_temp[23]~35 {} Ula32:inst8|carry_temp[24]~36 {} Ula32:inst8|carry_temp[25]~37 {} Ula32:inst8|carry_temp[26]~38 {} Ula32:inst8|carry_temp[27]~39 {} Ula32:inst8|carry_temp[28]~40 {} Ula32:inst8|carry_temp[29]~41 {} Ula32:inst8|carry_temp[30]~42 {} Ula32:inst8|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.241ns 0.343ns 0.221ns 0.218ns 0.236ns 0.201ns 0.302ns 0.520ns 0.348ns 0.217ns 0.311ns 0.214ns 0.216ns 0.222ns 0.310ns 0.377ns 0.302ns 0.556ns 0.215ns 0.296ns 0.273ns 0.197ns 0.279ns 0.201ns 0.317ns 0.242ns 0.213ns 0.206ns 0.000ns } { 0.000ns 0.053ns 0.228ns 0.154ns 0.053ns 0.154ns 0.225ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.053ns 0.346ns 0.053ns 0.346ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:PC|Saida[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Registrador:PC\|Saida\[31\] add\[1\] clock 15.510 ns register " "Info: tsu for register \"Registrador:PC\|Saida\[31\]\" (data pin = \"add\[1\]\", clock pin = \"clock\") is 15.510 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.893 ns + Longest pin register " "Info: + Longest pin to register delay is 17.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns add\[1\] 1 PIN PIN_AB13 56 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 56; PIN Node = 'add\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add[1] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 504 1000 1168 520 "add\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.030 ns) + CELL(0.346 ns) 6.185 ns Ula32:inst8\|Mux60~0 2 COMB LCCOMB_X25_Y7_N24 3 " "Info: 2: + IC(5.030 ns) + CELL(0.346 ns) = 6.185 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 3; COMB Node = 'Ula32:inst8\|Mux60~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.376 ns" { add[1] Ula32:inst8|Mux60~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.378 ns) 8.043 ns Ula32:inst8\|carry_temp\[3\]~5 3 COMB LCCOMB_X26_Y7_N16 4 " "Info: 3: + IC(1.480 ns) + CELL(0.378 ns) = 8.043 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.858 ns" { Ula32:inst8|Mux60~0 Ula32:inst8|carry_temp[3]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 8.314 ns Ula32:inst8\|carry_temp\[4\]~7 4 COMB LCCOMB_X26_Y7_N28 4 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 8.314 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst8|carry_temp[3]~5 Ula32:inst8|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.154 ns) 8.704 ns Ula32:inst8\|carry_temp\[6\]~10DUPLICATE 5 COMB LCCOMB_X26_Y7_N6 1 " "Info: 5: + IC(0.236 ns) + CELL(0.154 ns) = 8.704 ns; Loc. = LCCOMB_X26_Y7_N6; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[6\]~10DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { Ula32:inst8|carry_temp[4]~7 Ula32:inst8|carry_temp[6]~10DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.225 ns) 9.130 ns Ula32:inst8\|carry_temp\[7\]~11 6 COMB LCCOMB_X26_Y7_N8 3 " "Info: 6: + IC(0.201 ns) + CELL(0.225 ns) = 9.130 ns; Loc. = LCCOMB_X26_Y7_N8; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:inst8|carry_temp[6]~10DUPLICATE Ula32:inst8|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 9.485 ns Ula32:inst8\|carry_temp\[8\]~13 7 COMB LCCOMB_X26_Y7_N30 3 " "Info: 7: + IC(0.302 ns) + CELL(0.053 ns) = 9.485 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.355 ns" { Ula32:inst8|carry_temp[7]~11 Ula32:inst8|carry_temp[8]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.053 ns) 10.058 ns Ula32:inst8\|carry_temp\[10\]~15DUPLICATE 8 COMB LCCOMB_X23_Y7_N26 1 " "Info: 8: + IC(0.520 ns) + CELL(0.053 ns) = 10.058 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[10\]~15DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.573 ns" { Ula32:inst8|carry_temp[8]~13 Ula32:inst8|carry_temp[10]~15DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.228 ns) 10.634 ns Ula32:inst8\|carry_temp\[11\]~17 9 COMB LCCOMB_X22_Y7_N0 3 " "Info: 9: + IC(0.348 ns) + CELL(0.228 ns) = 10.634 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[11\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.576 ns" { Ula32:inst8|carry_temp[10]~15DUPLICATE Ula32:inst8|carry_temp[11]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 10.904 ns Ula32:inst8\|carry_temp\[12\]~19 10 COMB LCCOMB_X22_Y7_N6 2 " "Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 10.904 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[12\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst8|carry_temp[11]~17 Ula32:inst8|carry_temp[12]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 11.268 ns Ula32:inst8\|carry_temp\[13\]~20 11 COMB LCCOMB_X22_Y7_N26 3 " "Info: 11: + IC(0.311 ns) + CELL(0.053 ns) = 11.268 ns; Loc. = LCCOMB_X22_Y7_N26; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[13\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:inst8|carry_temp[12]~19 Ula32:inst8|carry_temp[13]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 11.535 ns Ula32:inst8\|carry_temp\[14\]~22 12 COMB LCCOMB_X22_Y7_N4 2 " "Info: 12: + IC(0.214 ns) + CELL(0.053 ns) = 11.535 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[14\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst8|carry_temp[13]~20 Ula32:inst8|carry_temp[14]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 11.804 ns Ula32:inst8\|carry_temp\[15\]~23 13 COMB LCCOMB_X22_Y7_N16 3 " "Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 11.804 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[15\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst8|carry_temp[14]~22 Ula32:inst8|carry_temp[15]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 12.079 ns Ula32:inst8\|carry_temp\[16\]~25 14 COMB LCCOMB_X22_Y7_N8 3 " "Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 12.079 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[16\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:inst8|carry_temp[15]~23 Ula32:inst8|carry_temp[16]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 12.442 ns Ula32:inst8\|carry_temp\[17\]~26 15 COMB LCCOMB_X22_Y7_N18 3 " "Info: 15: + IC(0.310 ns) + CELL(0.053 ns) = 12.442 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[17\]~26'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.363 ns" { Ula32:inst8|carry_temp[16]~25 Ula32:inst8|carry_temp[17]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.053 ns) 12.872 ns Ula32:inst8\|carry_temp\[18\]~28 16 COMB LCCOMB_X22_Y7_N10 2 " "Info: 16: + IC(0.377 ns) + CELL(0.053 ns) = 12.872 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[18\]~28'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { Ula32:inst8|carry_temp[17]~26 Ula32:inst8|carry_temp[18]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 13.227 ns Ula32:inst8\|carry_temp\[20\]~30 17 COMB LCCOMB_X21_Y7_N10 2 " "Info: 17: + IC(0.302 ns) + CELL(0.053 ns) = 13.227 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[20\]~30'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.355 ns" { Ula32:inst8|carry_temp[18]~28 Ula32:inst8|carry_temp[20]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.225 ns) 14.008 ns Ula32:inst8\|carry_temp\[21\]~32 18 COMB LCCOMB_X22_Y6_N30 3 " "Info: 18: + IC(0.556 ns) + CELL(0.225 ns) = 14.008 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[21\]~32'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.781 ns" { Ula32:inst8|carry_temp[20]~30 Ula32:inst8|carry_temp[21]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 14.276 ns Ula32:inst8\|carry_temp\[22\]~34 19 COMB LCCOMB_X22_Y6_N8 1 " "Info: 19: + IC(0.215 ns) + CELL(0.053 ns) = 14.276 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[22\]~34'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst8|carry_temp[21]~32 Ula32:inst8|carry_temp[22]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.053 ns) 14.625 ns Ula32:inst8\|carry_temp\[23\]~35 20 COMB LCCOMB_X22_Y6_N28 4 " "Info: 20: + IC(0.296 ns) + CELL(0.053 ns) = 14.625 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[23\]~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.349 ns" { Ula32:inst8|carry_temp[22]~34 Ula32:inst8|carry_temp[23]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.346 ns) 15.244 ns Ula32:inst8\|carry_temp\[24\]~36 21 COMB LCCOMB_X22_Y6_N16 1 " "Info: 21: + IC(0.273 ns) + CELL(0.346 ns) = 15.244 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[24\]~36'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.619 ns" { Ula32:inst8|carry_temp[23]~35 Ula32:inst8|carry_temp[24]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 15.494 ns Ula32:inst8\|carry_temp\[25\]~37 22 COMB LCCOMB_X22_Y6_N18 4 " "Info: 22: + IC(0.197 ns) + CELL(0.053 ns) = 15.494 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[25\]~37'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.250 ns" { Ula32:inst8|carry_temp[24]~36 Ula32:inst8|carry_temp[25]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.346 ns) 16.119 ns Ula32:inst8\|carry_temp\[26\]~38 23 COMB LCCOMB_X22_Y6_N20 1 " "Info: 23: + IC(0.279 ns) + CELL(0.346 ns) = 16.119 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[26\]~38'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.625 ns" { Ula32:inst8|carry_temp[25]~37 Ula32:inst8|carry_temp[26]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 16.373 ns Ula32:inst8\|carry_temp\[27\]~39 24 COMB LCCOMB_X22_Y6_N22 4 " "Info: 24: + IC(0.201 ns) + CELL(0.053 ns) = 16.373 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[27\]~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.254 ns" { Ula32:inst8|carry_temp[26]~38 Ula32:inst8|carry_temp[27]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.053 ns) 16.743 ns Ula32:inst8\|carry_temp\[28\]~40 25 COMB LCCOMB_X22_Y6_N24 1 " "Info: 25: + IC(0.317 ns) + CELL(0.053 ns) = 16.743 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[28\]~40'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.370 ns" { Ula32:inst8|carry_temp[27]~39 Ula32:inst8|carry_temp[28]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.228 ns) 17.213 ns Ula32:inst8\|carry_temp\[29\]~41 26 COMB LCCOMB_X22_Y6_N14 2 " "Info: 26: + IC(0.242 ns) + CELL(0.228 ns) = 17.213 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[29\]~41'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.470 ns" { Ula32:inst8|carry_temp[28]~40 Ula32:inst8|carry_temp[29]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 17.479 ns Ula32:inst8\|carry_temp\[30\]~42 27 COMB LCCOMB_X22_Y6_N26 1 " "Info: 27: + IC(0.213 ns) + CELL(0.053 ns) = 17.479 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 1; COMB Node = 'Ula32:inst8\|carry_temp\[30\]~42'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst8|carry_temp[29]~41 Ula32:inst8|carry_temp[30]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 17.738 ns Ula32:inst8\|Mux0~0 28 COMB LCCOMB_X22_Y6_N2 1 " "Info: 28: + IC(0.206 ns) + CELL(0.053 ns) = 17.738 ns; Loc. = LCCOMB_X22_Y6_N2; Fanout = 1; COMB Node = 'Ula32:inst8\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:inst8|carry_temp[30]~42 Ula32:inst8|Mux0~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 17.893 ns Registrador:PC\|Saida\[31\] 29 REG LCFF_X22_Y6_N3 2 " "Info: 29: + IC(0.000 ns) + CELL(0.155 ns) = 17.893 ns; Loc. = LCFF_X22_Y6_N3; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:inst8|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.394 ns ( 24.56 % ) " "Info: Total cell delay = 4.394 ns ( 24.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.499 ns ( 75.44 % ) " "Info: Total interconnect delay = 13.499 ns ( 75.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "17.893 ns" { add[1] Ula32:inst8|Mux60~0 Ula32:inst8|carry_temp[3]~5 Ula32:inst8|carry_temp[4]~7 Ula32:inst8|carry_temp[6]~10DUPLICATE Ula32:inst8|carry_temp[7]~11 Ula32:inst8|carry_temp[8]~13 Ula32:inst8|carry_temp[10]~15DUPLICATE Ula32:inst8|carry_temp[11]~17 Ula32:inst8|carry_temp[12]~19 Ula32:inst8|carry_temp[13]~20 Ula32:inst8|carry_temp[14]~22 Ula32:inst8|carry_temp[15]~23 Ula32:inst8|carry_temp[16]~25 Ula32:inst8|carry_temp[17]~26 Ula32:inst8|carry_temp[18]~28 Ula32:inst8|carry_temp[20]~30 Ula32:inst8|carry_temp[21]~32 Ula32:inst8|carry_temp[22]~34 Ula32:inst8|carry_temp[23]~35 Ula32:inst8|carry_temp[24]~36 Ula32:inst8|carry_temp[25]~37 Ula32:inst8|carry_temp[26]~38 Ula32:inst8|carry_temp[27]~39 Ula32:inst8|carry_temp[28]~40 Ula32:inst8|carry_temp[29]~41 Ula32:inst8|carry_temp[30]~42 Ula32:inst8|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "17.893 ns" { add[1] {} add[1]~combout {} Ula32:inst8|Mux60~0 {} Ula32:inst8|carry_temp[3]~5 {} Ula32:inst8|carry_temp[4]~7 {} Ula32:inst8|carry_temp[6]~10DUPLICATE {} Ula32:inst8|carry_temp[7]~11 {} Ula32:inst8|carry_temp[8]~13 {} Ula32:inst8|carry_temp[10]~15DUPLICATE {} Ula32:inst8|carry_temp[11]~17 {} Ula32:inst8|carry_temp[12]~19 {} Ula32:inst8|carry_temp[13]~20 {} Ula32:inst8|carry_temp[14]~22 {} Ula32:inst8|carry_temp[15]~23 {} Ula32:inst8|carry_temp[16]~25 {} Ula32:inst8|carry_temp[17]~26 {} Ula32:inst8|carry_temp[18]~28 {} Ula32:inst8|carry_temp[20]~30 {} Ula32:inst8|carry_temp[21]~32 {} Ula32:inst8|carry_temp[22]~34 {} Ula32:inst8|carry_temp[23]~35 {} Ula32:inst8|carry_temp[24]~36 {} Ula32:inst8|carry_temp[25]~37 {} Ula32:inst8|carry_temp[26]~38 {} Ula32:inst8|carry_temp[27]~39 {} Ula32:inst8|carry_temp[28]~40 {} Ula32:inst8|carry_temp[29]~41 {} Ula32:inst8|carry_temp[30]~42 {} Ula32:inst8|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 5.030ns 1.480ns 0.218ns 0.236ns 0.201ns 0.302ns 0.520ns 0.348ns 0.217ns 0.311ns 0.214ns 0.216ns 0.222ns 0.310ns 0.377ns 0.302ns 0.556ns 0.215ns 0.296ns 0.273ns 0.197ns 0.279ns 0.201ns 0.317ns 0.242ns 0.213ns 0.206ns 0.000ns } { 0.000ns 0.809ns 0.346ns 0.378ns 0.053ns 0.154ns 0.225ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.053ns 0.346ns 0.053ns 0.346ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns Registrador:PC\|Saida\[31\] 3 REG LCFF_X22_Y6_N3 2 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y6_N3; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "17.893 ns" { add[1] Ula32:inst8|Mux60~0 Ula32:inst8|carry_temp[3]~5 Ula32:inst8|carry_temp[4]~7 Ula32:inst8|carry_temp[6]~10DUPLICATE Ula32:inst8|carry_temp[7]~11 Ula32:inst8|carry_temp[8]~13 Ula32:inst8|carry_temp[10]~15DUPLICATE Ula32:inst8|carry_temp[11]~17 Ula32:inst8|carry_temp[12]~19 Ula32:inst8|carry_temp[13]~20 Ula32:inst8|carry_temp[14]~22 Ula32:inst8|carry_temp[15]~23 Ula32:inst8|carry_temp[16]~25 Ula32:inst8|carry_temp[17]~26 Ula32:inst8|carry_temp[18]~28 Ula32:inst8|carry_temp[20]~30 Ula32:inst8|carry_temp[21]~32 Ula32:inst8|carry_temp[22]~34 Ula32:inst8|carry_temp[23]~35 Ula32:inst8|carry_temp[24]~36 Ula32:inst8|carry_temp[25]~37 Ula32:inst8|carry_temp[26]~38 Ula32:inst8|carry_temp[27]~39 Ula32:inst8|carry_temp[28]~40 Ula32:inst8|carry_temp[29]~41 Ula32:inst8|carry_temp[30]~42 Ula32:inst8|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "17.893 ns" { add[1] {} add[1]~combout {} Ula32:inst8|Mux60~0 {} Ula32:inst8|carry_temp[3]~5 {} Ula32:inst8|carry_temp[4]~7 {} Ula32:inst8|carry_temp[6]~10DUPLICATE {} Ula32:inst8|carry_temp[7]~11 {} Ula32:inst8|carry_temp[8]~13 {} Ula32:inst8|carry_temp[10]~15DUPLICATE {} Ula32:inst8|carry_temp[11]~17 {} Ula32:inst8|carry_temp[12]~19 {} Ula32:inst8|carry_temp[13]~20 {} Ula32:inst8|carry_temp[14]~22 {} Ula32:inst8|carry_temp[15]~23 {} Ula32:inst8|carry_temp[16]~25 {} Ula32:inst8|carry_temp[17]~26 {} Ula32:inst8|carry_temp[18]~28 {} Ula32:inst8|carry_temp[20]~30 {} Ula32:inst8|carry_temp[21]~32 {} Ula32:inst8|carry_temp[22]~34 {} Ula32:inst8|carry_temp[23]~35 {} Ula32:inst8|carry_temp[24]~36 {} Ula32:inst8|carry_temp[25]~37 {} Ula32:inst8|carry_temp[26]~38 {} Ula32:inst8|carry_temp[27]~39 {} Ula32:inst8|carry_temp[28]~40 {} Ula32:inst8|carry_temp[29]~41 {} Ula32:inst8|carry_temp[30]~42 {} Ula32:inst8|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 5.030ns 1.480ns 0.218ns 0.236ns 0.201ns 0.302ns 0.520ns 0.348ns 0.217ns 0.311ns 0.214ns 0.216ns 0.222ns 0.310ns 0.377ns 0.302ns 0.556ns 0.215ns 0.296ns 0.273ns 0.197ns 0.279ns 0.201ns 0.317ns 0.242ns 0.213ns 0.206ns 0.000ns } { 0.000ns 0.809ns 0.346ns 0.378ns 0.053ns 0.154ns 0.225ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.053ns 0.346ns 0.053ns 0.346ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock pcValue\[26\] Registrador:PC\|Saida\[26\] 6.887 ns register " "Info: tco from clock \"clock\" to destination pin \"pcValue\[26\]\" through register \"Registrador:PC\|Saida\[26\]\" is 6.887 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns Registrador:PC\|Saida\[26\] 3 REG LCFF_X23_Y6_N19 5 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X23_Y6_N19; Fanout = 5; REG Node = 'Registrador:PC\|Saida\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.278 ns" { clock~clkctrl Registrador:PC|Saida[26] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl Registrador:PC|Saida[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[26] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.318 ns + Longest register pin " "Info: + Longest register to pin delay is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[26\] 1 REG LCFF_X23_Y6_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y6_N19; Fanout = 5; REG Node = 'Registrador:PC\|Saida\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[26] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.310 ns) + CELL(2.008 ns) 4.318 ns pcValue\[26\] 2 PIN PIN_A13 0 " "Info: 2: + IC(2.310 ns) + CELL(2.008 ns) = 4.318 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'pcValue\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.318 ns" { Registrador:PC|Saida[26] pcValue[26] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 16 -592 -416 32 "pcValue\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.008 ns ( 46.50 % ) " "Info: Total cell delay = 2.008 ns ( 46.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.310 ns ( 53.50 % ) " "Info: Total interconnect delay = 2.310 ns ( 53.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.318 ns" { Registrador:PC|Saida[26] pcValue[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.318 ns" { Registrador:PC|Saida[26] {} pcValue[26] {} } { 0.000ns 2.310ns } { 0.000ns 2.008ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl Registrador:PC|Saida[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[26] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.318 ns" { Registrador:PC|Saida[26] pcValue[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.318 ns" { Registrador:PC|Saida[26] {} pcValue[26] {} } { 0.000ns 2.310ns } { 0.000ns 2.008ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Registrador:PC\|Saida\[8\] plus4\[8\] clock -2.315 ns register " "Info: th for register \"Registrador:PC\|Saida\[8\]\" (data pin = \"plus4\[8\]\", clock pin = \"clock\") is -2.315 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.470 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns Registrador:PC\|Saida\[8\] 3 REG LCFF_X23_Y7_N1 5 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X23_Y7_N1; Fanout = 5; REG Node = 'Registrador:PC\|Saida\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.273 ns" { clock~clkctrl Registrador:PC|Saida[8] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Registrador:PC|Saida[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[8] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.934 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns plus4\[8\] 1 PIN PIN_P7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P7; Fanout = 3; PIN Node = 'plus4\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { plus4[8] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 432 920 1088 448 "plus4\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.946 ns) + CELL(0.053 ns) 4.779 ns Ula32:inst8\|Mux23~0 2 COMB LCCOMB_X23_Y7_N0 1 " "Info: 2: + IC(3.946 ns) + CELL(0.053 ns) = 4.779 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 1; COMB Node = 'Ula32:inst8\|Mux23~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.999 ns" { plus4[8] Ula32:inst8|Mux23~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.934 ns Registrador:PC\|Saida\[8\] 3 REG LCFF_X23_Y7_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.934 ns; Loc. = LCFF_X23_Y7_N1; Fanout = 5; REG Node = 'Registrador:PC\|Saida\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:inst8|Mux23~0 Registrador:PC|Saida[8] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 20.02 % ) " "Info: Total cell delay = 0.988 ns ( 20.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.946 ns ( 79.98 % ) " "Info: Total interconnect delay = 3.946 ns ( 79.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.934 ns" { plus4[8] Ula32:inst8|Mux23~0 Registrador:PC|Saida[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.934 ns" { plus4[8] {} plus4[8]~combout {} Ula32:inst8|Mux23~0 {} Registrador:PC|Saida[8] {} } { 0.000ns 0.000ns 3.946ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Registrador:PC|Saida[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[8] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.934 ns" { plus4[8] Ula32:inst8|Mux23~0 Registrador:PC|Saida[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.934 ns" { plus4[8] {} plus4[8]~combout {} Ula32:inst8|Mux23~0 {} Registrador:PC|Saida[8] {} } { 0.000ns 0.000ns 3.946ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 20:28:22 2019 " "Info: Processing ended: Wed Sep 25 20:28:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
