<inh f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='28' c='llvm::AMDGPUTargetLowering'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.h' l='24' ll='108'/>
<size>93816</size>
<mbr r='llvm::R600TargetLowering::Subtarget' o='750400' t='const llvm::R600Subtarget *'/>
<fun r='_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE'/>
<fun r='_ZNK4llvm18R600TargetLowering12getSubtargetEv'/>
<fun r='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<fun r='_ZNK4llvm18R600TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<fun r='_ZNK4llvm18R600TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering17CCAssignFnForCallEjb'/>
<fun r='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<fun r='_ZNK4llvm18R600TargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE'/>
<fun r='_ZNK4llvm18R600TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<mbr r='llvm::R600TargetLowering::Gen' o='750464' t='unsigned int'/>
<fun r='_ZNK4llvm18R600TargetLowering22LowerImplicitParameterERNS_12SelectionDAGENS_3EVTERKNS_5SDLocEj'/>
<fun r='_ZNK4llvm18R600TargetLowering22lowerImplicitParameterEPNS_12MachineInstrERNS_17MachineBasicBlockERNS_19MachineRegisterInfoEj'/>
<fun r='_ZNK4llvm18R600TargetLowering15OptimizeSwizzleENS_7SDValueEPS1_RNS_12SelectionDAGERKNS_5SDLocE'/>
<fun r='_ZNK4llvm18R600TargetLowering22vectorToVerticalVectorERNS_12SelectionDAGENS_7SDValueE'/>
<fun r='_ZNK4llvm18R600TargetLowering15lowerFrameIndexENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering22lowerPrivateTruncStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering15lowerFP_TO_UINTENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering15lowerFP_TO_SINTENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering19lowerPrivateExtLoadENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering9LowerTrigENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering13LowerSHLPartsENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering13LowerSRXPartsENS_7SDValueERNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering13LowerUADDSUBOENS_7SDValueERNS_12SelectionDAGEjj'/>
<fun r='_ZNK4llvm18R600TargetLowering18stackPtrToRegIndexENS_7SDValueEjRNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering15getStackAddressEjjRjS1_'/>
<fun r='_ZNK4llvm18R600TargetLowering6isZeroENS_7SDValueE'/>
<fun r='_ZNK4llvm18R600TargetLowering13isHWTrueValueENS_7SDValueE'/>
<fun r='_ZNK4llvm18R600TargetLowering14isHWFalseValueENS_7SDValueE'/>
<fun r='_ZNK4llvm18R600TargetLowering11FoldOperandEPNS_6SDNodeEjRNS_7SDValueES4_S4_S4_S4_RNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering15constBufferLoadEPNS_10LoadSDNodeEiRNS_12SelectionDAGE'/>
<fun r='_ZNK4llvm18R600TargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
