// Seed: 3713813811
module module_0 (
    id_1
);
  output wor id_1;
  assign id_1 = 1 <-> 1;
  assign module_1.id_12 = 0;
endmodule
macromodule module_1 (
    input tri id_0,
    input wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input uwire id_5,
    output wire id_6,
    output uwire id_7,
    input wand id_8,
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wand id_12,
    output uwire id_13,
    output tri0 id_14
);
  assign id_3 = -1;
  wire id_16;
  module_0 modCall_1 (id_16);
endmodule
