--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml vgaController.twx vgaController.ncd -o vgaController.twr
vgaController.pcf -ucf Nexys3_Master.ucf

Design file:              vgaController.ncd
Physical constraint file: vgaController.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1049 paths analyzed, 242 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.770ns.
--------------------------------------------------------------------------------

Paths for end point row_7 (SLICE_X11Y12.A3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_1 (FF)
  Destination:          row_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.311 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_1 to row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.CQ       Tcko                  0.525   col<1>
                                                       col_1
    SLICE_X13Y8.D2       net (fanout=4)        0.759   col<1>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X11Y12.A3      net (fanout=10)       0.633   col[9]_PWR_1_o_equal_17_o
    SLICE_X11Y12.CLK     Tas                   0.373   row<9>
                                                       row_7_rstpot
                                                       row_7
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (1.392ns logic, 2.345ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_2 (FF)
  Destination:          row_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.311 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_2 to row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.AQ       Tcko                  0.430   col<5>
                                                       col_2
    SLICE_X13Y8.D1       net (fanout=4)        0.740   col<2>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X11Y12.A3      net (fanout=10)       0.633   col[9]_PWR_1_o_equal_17_o
    SLICE_X11Y12.CLK     Tas                   0.373   row<9>
                                                       row_7_rstpot
                                                       row_7
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.297ns logic, 2.326ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_0 (FF)
  Destination:          row_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.311 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_0 to row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.AQ       Tcko                  0.525   col<1>
                                                       col_0
    SLICE_X13Y8.D4       net (fanout=4)        0.520   col<0>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X11Y12.A3      net (fanout=10)       0.633   col[9]_PWR_1_o_equal_17_o
    SLICE_X11Y12.CLK     Tas                   0.373   row<9>
                                                       row_7_rstpot
                                                       row_7
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.392ns logic, 2.106ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point row_8 (SLICE_X11Y12.B4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_1 (FF)
  Destination:          row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.311 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_1 to row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.CQ       Tcko                  0.525   col<1>
                                                       col_1
    SLICE_X13Y8.D2       net (fanout=4)        0.759   col<1>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X11Y12.B4      net (fanout=10)       0.626   col[9]_PWR_1_o_equal_17_o
    SLICE_X11Y12.CLK     Tas                   0.373   row<9>
                                                       row_8_rstpot
                                                       row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (1.392ns logic, 2.338ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_2 (FF)
  Destination:          row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.311 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_2 to row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.AQ       Tcko                  0.430   col<5>
                                                       col_2
    SLICE_X13Y8.D1       net (fanout=4)        0.740   col<2>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X11Y12.B4      net (fanout=10)       0.626   col[9]_PWR_1_o_equal_17_o
    SLICE_X11Y12.CLK     Tas                   0.373   row<9>
                                                       row_8_rstpot
                                                       row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.297ns logic, 2.319ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_0 (FF)
  Destination:          row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.311 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_0 to row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.AQ       Tcko                  0.525   col<1>
                                                       col_0
    SLICE_X13Y8.D4       net (fanout=4)        0.520   col<0>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X11Y12.B4      net (fanout=10)       0.626   col[9]_PWR_1_o_equal_17_o
    SLICE_X11Y12.CLK     Tas                   0.373   row<9>
                                                       row_8_rstpot
                                                       row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (1.392ns logic, 2.099ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point row_4 (SLICE_X13Y12.B3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_1 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.306 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_1 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.CQ       Tcko                  0.525   col<1>
                                                       col_1
    SLICE_X13Y8.D2       net (fanout=4)        0.759   col<1>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X13Y12.B3      net (fanout=10)       0.601   col[9]_PWR_1_o_equal_17_o
    SLICE_X13Y12.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.392ns logic, 2.313ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_2 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.193 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_2 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.AQ       Tcko                  0.430   col<5>
                                                       col_2
    SLICE_X13Y8.D1       net (fanout=4)        0.740   col<2>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X13Y12.B3      net (fanout=10)       0.601   col[9]_PWR_1_o_equal_17_o
    SLICE_X13Y12.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.297ns logic, 2.294ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_0 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.306 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_0 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.AQ       Tcko                  0.525   col<1>
                                                       col_0
    SLICE_X13Y8.D4       net (fanout=4)        0.520   col<0>
    SLICE_X13Y8.D        Tilo                  0.259   col<9>
                                                       col[9]_PWR_1_o_equal_17_o<9>_SW0
    SLICE_X12Y11.D1      net (fanout=3)        0.953   N6
    SLICE_X12Y11.D       Tilo                  0.235   row<2>
                                                       col[9]_PWR_1_o_equal_17_o<9>
    SLICE_X13Y12.B3      net (fanout=10)       0.601   col[9]_PWR_1_o_equal_17_o
    SLICE_X13Y12.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.392ns logic, 2.074ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point col_2 (SLICE_X13Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               col_2 (FF)
  Destination:          col_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: col_2 to col_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.AQ       Tcko                  0.198   col<5>
                                                       col_2
    SLICE_X13Y9.A6       net (fanout=4)        0.033   col<2>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.215   col<5>
                                                       col_2_rstpot
                                                       col_2
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point row_7 (SLICE_X11Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               row_7 (FF)
  Destination:          row_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: row_7 to row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.198   row<9>
                                                       row_7
    SLICE_X11Y12.A6      net (fanout=10)       0.045   row<7>
    SLICE_X11Y12.CLK     Tah         (-Th)    -0.215   row<9>
                                                       row_7_rstpot
                                                       row_7
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.413ns logic, 0.045ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Paths for end point col_5 (SLICE_X13Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               col_5 (FF)
  Destination:          col_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: col_5 to col_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.198   col<5>
                                                       col_5
    SLICE_X13Y9.D6       net (fanout=5)        0.049   col<5>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.215   col<5>
                                                       col_5_rstpot
                                                       col_5
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.413ns logic, 0.049ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pxl_counter<0>/CLK
  Logical resource: pxl_counter_0/CK
  Location pin: SLICE_X10Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seconds<7>/CLK
  Logical resource: seconds_7/CK
  Location pin: SLICE_X10Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.770|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1049 paths, 0 nets, and 365 connections

Design statistics:
   Minimum period:   3.770ns{1}   (Maximum frequency: 265.252MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 15 08:43:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 229 MB



