Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: vga_640x480_picture_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_640x480_picture_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_640x480_picture_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_640x480_picture_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\FPGA\final-project\vga_initials.v" into library work
Parsing module <vga_initials>.
Analyzing Verilog file "C:\FPGA\final-project\vga_640x480.v" into library work
Parsing module <vga_640x480>.
Analyzing Verilog file "C:\FPGA\final-project\sobel.v" into library work
Parsing module <sobel>.
Analyzing Verilog file "C:\FPGA\final-project\ipcore_dir\loons240x160.v" into library work
Parsing module <loons240x160>.
Analyzing Verilog file "C:\FPGA\final-project\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\FPGA\final-project\vga_640x480_picture_top.v" into library work
Parsing module <vga_640x480_picture_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_640x480_picture_top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "C:\FPGA\final-project\clkdiv.v" Line 38: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <vga_640x480>.
WARNING:HDLCompiler:413 - "C:\FPGA\final-project\vga_640x480.v" Line 67: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\final-project\vga_640x480.v" Line 99: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <vga_initials>.
WARNING:HDLCompiler:413 - "C:\FPGA\final-project\vga_initials.v" Line 48: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\final-project\vga_initials.v" Line 49: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <loons240x160>.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 42: Size mismatch in connection of port <addra>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 43: Size mismatch in connection of port <addra>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 44: Size mismatch in connection of port <addra>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 45: Size mismatch in connection of port <addra>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 47: Size mismatch in connection of port <addra>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 48: Size mismatch in connection of port <addra>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 49: Size mismatch in connection of port <addra>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 50: Size mismatch in connection of port <addra>. Formal port size is 16-bit while actual signal size is 32-bit.

Elaborating module <sobel>.
WARNING:HDLCompiler:413 - "C:\FPGA\final-project\sobel.v" Line 35: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\final-project\sobel.v" Line 36: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 53: Size mismatch in connection of port <p0>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\FPGA\final-project\vga_640x480_picture_top.v" Line 54: Size mismatch in connection of port <p5>. Formal port size is 8-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_640x480_picture_top>.
    Related source file is "C:\FPGA\final-project\vga_640x480_picture_top.v".
    Found 16-bit adder for signal <rom_addr16[15]_GND_1_o_add_4_OUT> created at line 47.
    Found 16-bit adder for signal <rom_addr16[15]_GND_1_o_add_5_OUT> created at line 48.
    Found 16-bit adder for signal <rom_addr16[15]_GND_1_o_add_6_OUT> created at line 49.
    Found 16-bit adder for signal <rom_addr16[15]_GND_1_o_add_7_OUT> created at line 50.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_1_OUT<15:0>> created at line 42.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT<15:0>> created at line 43.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_3_OUT<15:0>> created at line 44.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT<15:0>> created at line 45.
    Summary:
	inferred   8 Adder/Subtractor(s).
Unit <vga_640x480_picture_top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\FPGA\final-project\clkdiv.v".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_2_o_add_1_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vga_640x480>.
    Related source file is "C:\FPGA\final-project\vga_640x480.v".
        hpixels = 10'b1100100000
        vlines = 10'b1000001001
        hbp = 10'b0010010000
        hfp = 10'b1100010000
        vbp = 10'b0000011111
        vfp = 10'b0111111111
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 1-bit register for signal <vsenable>.
    Found 10-bit adder for signal <hc[9]_GND_3_o_add_2_OUT> created at line 67.
    Found 10-bit adder for signal <vc[9]_GND_3_o_add_9_OUT> created at line 99.
    Found 10-bit comparator lessequal for signal <hc[9]_GND_3_o_LessThan_6_o> created at line 77
    Found 10-bit comparator lessequal for signal <vc[9]_GND_3_o_LessThan_14_o> created at line 110
    Found 10-bit comparator greater for signal <hc[9]_PWR_3_o_LessThan_15_o> created at line 121
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_16_o> created at line 121
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_17_o> created at line 121
    Found 10-bit comparator greater for signal <GND_3_o_vc[9]_LessThan_18_o> created at line 121
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_640x480> synthesized.

Synthesizing Unit <vga_initials>.
    Related source file is "C:\FPGA\final-project\vga_initials.v".
        hbp = 10'b0010010000
        vbp = 10'b0000011111
        W = 240
        H = 160
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT> created at line 46.
    Found 11-bit subtractor for signal <ypix> created at line 46.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_5_OUT> created at line 47.
    Found 11-bit subtractor for signal <xpix> created at line 47.
    Found 18-bit adder for signal <n0074> created at line 48.
    Found 18-bit adder for signal <n0077> created at line 48.
    Found 18-bit adder for signal <n0042> created at line 48.
    Found 17-bit adder for signal <rom_addr2> created at line 49.
    Found 12-bit adder for signal <n0084[11:0]> created at line 55.
    Found 13-bit adder for signal <n0064> created at line 55.
    Found 12-bit adder for signal <n0088[11:0]> created at line 55.
    Found 13-bit adder for signal <n0068> created at line 55.
    Found 11-bit comparator lessequal for signal <n0012> created at line 55
    Found 13-bit comparator greater for signal <GND_4_o_BUS_0007_LessThan_16_o> created at line 55
    Found 11-bit comparator lessequal for signal <n0018> created at line 55
    Found 13-bit comparator greater for signal <GND_4_o_BUS_0010_LessThan_21_o> created at line 55
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_initials> synthesized.

Synthesizing Unit <sobel>.
    Related source file is "C:\FPGA\final-project\sobel.v".
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_1_OUT> created at line 32.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_2_OUT> created at line 32.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_4_OUT> created at line 32.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_6_OUT> created at line 33.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_7_OUT> created at line 33.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_9_OUT> created at line 33.
    Found 11-bit adder for signal <n0074> created at line 32.
    Found 11-bit adder for signal <gx> created at line 32.
    Found 11-bit adder for signal <n0080> created at line 33.
    Found 11-bit adder for signal <gy> created at line 33.
    Found 32-bit adder for signal <gx[10]_GND_6_o_add_11_OUT> created at line 35.
    Found 32-bit adder for signal <gy[10]_GND_6_o_add_14_OUT> created at line 36.
    Found 11-bit adder for signal <sum> created at line 38.
    Found 3-bit comparator greater for signal <sum[7]_GND_6_o_LessThan_18_o> created at line 39
    Found 3-bit comparator greater for signal <sum[4]_GND_6_o_LessThan_19_o> created at line 39
    Found 2-bit comparator greater for signal <sum[1]_GND_6_o_LessThan_20_o> created at line 39
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sobel> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 2
 11-bit adder                                          : 5
 11-bit subtractor                                     : 4
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 16-bit adder                                          : 4
 16-bit subtractor                                     : 4
 17-bit adder                                          : 1
 18-bit adder                                          : 3
 2-bit adder                                           : 1
 32-bit adder                                          : 2
 9-bit subtractor                                      : 6
# Registers                                            : 4
 1-bit register                                        : 1
 10-bit register                                       : 2
 2-bit register                                        : 1
# Comparators                                          : 13
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 13-bit comparator greater                             : 2
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 2
# Multiplexers                                         : 7
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/loons240x160.ngc>.
Loading core <loons240x160> for timing and area information for instance <U40>.
Loading core <loons240x160> for timing and area information for instance <U41>.
Loading core <loons240x160> for timing and area information for instance <U42>.
Loading core <loons240x160> for timing and area information for instance <U43>.
Loading core <loons240x160> for timing and area information for instance <U45>.
Loading core <loons240x160> for timing and area information for instance <U46>.
Loading core <loons240x160> for timing and area information for instance <U47>.
Loading core <loons240x160> for timing and area information for instance <U48>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga_640x480>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga_640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 33
 11-bit adder                                          : 4
 11-bit subtractor                                     : 4
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 16-bit adder                                          : 7
 16-bit subtractor                                     : 4
 17-bit adder                                          : 1
 32-bit adder                                          : 2
 8-bit adder                                           : 1
 9-bit subtractor                                      : 6
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 13
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 13-bit comparator greater                             : 2
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 2
# Multiplexers                                         : 5
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_640x480_picture_top> ...

Optimizing unit <vga_640x480> ...

Optimizing unit <sobel> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_640x480_picture_top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_640x480_picture_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 881
#      GND                         : 9
#      INV                         : 63
#      LUT1                        : 65
#      LUT2                        : 39
#      LUT3                        : 59
#      LUT4                        : 121
#      LUT5                        : 22
#      LUT6                        : 102
#      MUXCY                       : 189
#      VCC                         : 9
#      XORCY                       : 203
# FlipFlops/Latches                : 63
#      FDC                         : 12
#      FDCE                        : 10
#      FDE                         : 41
# RAMS                             : 152
#      RAMB16BWER                  : 152
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 9
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  18224     0%  
 Number of Slice LUTs:                  471  out of   9112     5%  
    Number used as Logic:               471  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    512
   Number with an unused Flip Flop:     449  out of    512    87%  
   Number with an unused LUT:            41  out of    512     8%  
   Number of fully used LUT-FF pairs:    22  out of    512     4%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              152  out of     32   475% (*) 
    Number using Block RAM only:        152
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                           | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                           | 2     |
U1/counter_1                       | BUFG                                                                                            | 213   |
U48/BU2/doutb(0)                   | NONE(U48/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
U47/BU2/doutb(0)                   | NONE(U47/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
U46/BU2/doutb(0)                   | NONE(U46/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
U45/BU2/doutb(0)                   | NONE(U45/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
U43/BU2/doutb(0)                   | NONE(U43/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
U42/BU2/doutb(0)                   | NONE(U42/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
U41/BU2/doutb(0)                   | NONE(U41/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
U40/BU2/doutb(0)                   | NONE(U40/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.083ns (Maximum Frequency: 110.098MHz)
   Minimum input arrival time before clock: 9.915ns
   Maximum output required time after clock: 16.154ns
   Maximum combinational path delay: 10.614ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            U1/counter_0 (FF)
  Destination:       U1/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/counter_0 to U1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  U1/counter_0 (U1/counter_0)
     INV:I->O              1   0.206   0.579  U1/Mcount_counter_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          U1/counter_0
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/counter_1'
  Clock period: 9.083ns (frequency: 110.098MHz)
  Total number of paths / destination ports: 3083268 / 2295
-------------------------------------------------------------------------
Delay:               9.083ns (Levels of Logic = 13)
  Source:            U2/vc_6 (FF)
  Destination:       U48/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      U1/counter_1 rising
  Destination Clock: U1/counter_1 rising

  Data Path: U2/vc_6 to U48/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.161  U2/vc_6 (U2/vc_6)
     LUT6:I3->O            5   0.205   0.715  U3/Msub_ypix_cy<0>81 (U3/Msub_ypix_cy<0>7)
     LUT5:I4->O            4   0.205   0.684  U3/Msub_ypix_xor<0>91 (U3/ypix<8>)
     LUT3:I2->O            1   0.205   0.580  U3/Madd_n0042_Madd_Madd8 (U3/Madd_n0042_Madd_Madd8)
     LUT4:I3->O            1   0.205   0.000  U3/Madd_n0042_Madd_Madd_lut<0>13 (U3/Madd_n0042_Madd_Madd_lut<0>13)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_n0042_Madd_Madd_cy<0>_12 (U3/Madd_n0042_Madd_Madd_cy<0>13)
     XORCY:CI->O           1   0.180   0.580  U3/Madd_n0042_Madd_Madd_xor<0>_13 (U3/n0042<14>)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_rom_addr2_Madd_cy<14>_rt (U3/Madd_rom_addr2_Madd_cy<14>_rt)
     MUXCY:S->O            0   0.172   0.000  U3/Madd_rom_addr2_Madd_cy<14> (U3/Madd_rom_addr2_Madd_cy<14>)
     XORCY:CI->O           8   0.180   0.803  U3/Madd_rom_addr2_Madd_xor<15> (rom_addr16<15>)
     LUT1:I0->O            0   0.205   0.000  Madd_rom_addr16[15]_GND_1_o_add_4_OUT_xor<15>_rt (Madd_rom_addr16[15]_GND_1_o_add_4_OUT_xor<15>_rt)
     XORCY:LI->O           5   0.136   0.819  Madd_rom_addr16[15]_GND_1_o_add_4_OUT_xor<15> (rom_addr16[15]_GND_1_o_add_4_OUT<15>)
     begin scope: 'U45:addra<15>'
     begin scope: 'U45/BU2:addra(15)'
     LUT2:I0->O            8   0.203   0.802  U0/blk_mem_generator/valid.cstr/out11 (U0/blk_mem_generator/valid.cstr/ramloop[1].ram.ram_ena)
     RAMB16BWER:ENA            0.220          U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      9.083ns (2.940ns logic, 6.143ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.805ns (Levels of Logic = 1)
  Source:            btn (PAD)
  Destination:       U1/counter_0 (FF)
  Destination Clock: clk rising

  Data Path: btn to U1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.153  btn_IBUF (btn_IBUF)
     FDC:CLR                   0.430          U1/counter_0
    ----------------------------------------
    Total                      2.805ns (1.652ns logic, 1.153ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/counter_1'
  Total number of paths / destination ports: 435941 / 1525
-------------------------------------------------------------------------
Offset:              9.915ns (Levels of Logic = 14)
  Source:            sw<4> (PAD)
  Destination:       U48/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: U1/counter_1 rising

  Data Path: sw<4> to U48/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.221  sw_4_IBUF (U3/Madd_n0068_lut<2>)
     LUT6:I0->O            5   0.203   0.715  U3/Msub_ypix_cy<0>81 (U3/Msub_ypix_cy<0>7)
     LUT5:I4->O            4   0.205   0.684  U3/Msub_ypix_xor<0>91 (U3/ypix<8>)
     LUT3:I2->O            1   0.205   0.580  U3/Madd_n0042_Madd_Madd8 (U3/Madd_n0042_Madd_Madd8)
     LUT4:I3->O            1   0.205   0.000  U3/Madd_n0042_Madd_Madd_lut<0>13 (U3/Madd_n0042_Madd_Madd_lut<0>13)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_n0042_Madd_Madd_cy<0>_12 (U3/Madd_n0042_Madd_Madd_cy<0>13)
     XORCY:CI->O           1   0.180   0.580  U3/Madd_n0042_Madd_Madd_xor<0>_13 (U3/n0042<14>)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_rom_addr2_Madd_cy<14>_rt (U3/Madd_rom_addr2_Madd_cy<14>_rt)
     MUXCY:S->O            0   0.172   0.000  U3/Madd_rom_addr2_Madd_cy<14> (U3/Madd_rom_addr2_Madd_cy<14>)
     XORCY:CI->O           8   0.180   0.803  U3/Madd_rom_addr2_Madd_xor<15> (rom_addr16<15>)
     LUT1:I0->O            0   0.205   0.000  Madd_rom_addr16[15]_GND_1_o_add_4_OUT_xor<15>_rt (Madd_rom_addr16[15]_GND_1_o_add_4_OUT_xor<15>_rt)
     XORCY:LI->O           5   0.136   0.819  Madd_rom_addr16[15]_GND_1_o_add_4_OUT_xor<15> (rom_addr16[15]_GND_1_o_add_4_OUT<15>)
     begin scope: 'U45:addra<15>'
     begin scope: 'U45/BU2:addra(15)'
     LUT2:I0->O            8   0.203   0.802  U0/blk_mem_generator/valid.cstr/out11 (U0/blk_mem_generator/valid.cstr/ramloop[1].ram.ram_ena)
     RAMB16BWER:ENA            0.220          U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      9.915ns (3.713ns logic, 6.202ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/counter_1'
  Total number of paths / destination ports: 1334422 / 10
-------------------------------------------------------------------------
Offset:              16.154ns (Levels of Logic = 16)
  Source:            U40/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       red<2> (PAD)
  Source Clock:      U1/counter_1 rising

  Data Path: U40/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA0    1   1.850   0.808  U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (U0/blk_mem_generator/valid.cstr/ramloop[2].ram.ram_douta<0>)
     LUT4:I1->O            1   0.205   0.808  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux11 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux1)
     LUT6:I3->O            6   0.205   0.849  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux12 (douta(0))
     end scope: 'U40/BU2:douta(0)'
     end scope: 'U40:douta<0>'
     LUT2:I0->O           20   0.203   1.321  U5/GND_6_o_GND_6_o_sub_1_OUT<1>1 (U5/GND_6_o_GND_6_o_sub_1_OUT<1>)
     LUT3:I0->O            1   0.205   0.580  U5/Madd_gx1 (U5/Madd_gx1)
     LUT4:I3->O            1   0.205   0.000  U5/Madd_gx_lut<0>2 (U5/Madd_gx_lut<0>2)
     XORCY:LI->O           4   0.136   0.912  U5/Madd_gx_xor<0>_1 (U5/gx<2>)
     LUT4:I1->O            3   0.205   0.651  U5/Mmux_n0034511 (U5/Mmux_n003451)
     LUT4:I3->O            1   0.205   0.827  U5/Mmux_n003461 (U5/n0034<5>)
     LUT5:I1->O            1   0.203   0.000  U5/Madd_sum_Madd_lut<5> (U5/Madd_sum_Madd_lut<5>)
     MUXCY:S->O            1   0.172   0.000  U5/Madd_sum_Madd_cy<5> (U5/Madd_sum_Madd_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  U5/Madd_sum_Madd_cy<6> (U5/Madd_sum_Madd_cy<6>)
     XORCY:CI->O           1   0.180   0.944  U5/Madd_sum_Madd_xor<7> (U5/sum<7>)
     LUT6:I0->O            1   0.203   0.684  U5/_n0092 (sprite<0>)
     LUT2:I0->O            8   0.203   0.802  U3/Mmux_red11 (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_0_OBUF (blue<0>)
    ----------------------------------------
    Total                     16.154ns (6.970ns logic, 9.184ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 240 / 8
-------------------------------------------------------------------------
Delay:               10.614ns (Levels of Logic = 8)
  Source:            sw<7> (PAD)
  Destination:       red<2> (PAD)

  Data Path: sw<7> to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.058  sw_7_IBUF (U3/Madd_n0088[11:0]_lut<6>)
     LUT3:I0->O            1   0.205   0.924  U3/GND_4_o_BUS_0010_LessThan_21_o111 (U3/GND_4_o_BUS_0010_LessThan_21_o11)
     LUT5:I0->O            1   0.203   0.827  U3/Mmux_blue125 (U3/Mmux_blue125)
     LUT6:I2->O            1   0.203   0.580  U3/Mmux_blue126 (U3/Mmux_blue126)
     LUT6:I5->O            1   0.205   0.827  U3/Mmux_blue127 (U3/Mmux_blue127)
     LUT6:I2->O            1   0.203   0.580  U3/Mmux_blue1214 (U3/Mmux_blue12)
     LUT2:I1->O            8   0.205   0.802  U3/Mmux_red11 (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_0_OBUF (blue<0>)
    ----------------------------------------
    Total                     10.614ns (5.017ns logic, 5.597ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/counter_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/counter_1   |    9.083|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.87 secs
 
--> 

Total memory usage is 247576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    1 (   0 filtered)

