Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov  6 10:15:50 2019
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.080        0.000                      0                  574        0.121        0.000                      0                  574        1.102        0.000                       0                   375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
sys_clk                      {0.000 10.000}       20.000          50.000          
  clk_out1_adda_pll          {0.000 15.625}       31.250          32.000          
  clk_out1_video_pll         {0.000 6.737}        13.474          74.219          
    rgb2dvi_m0/U0/SerialClk  {0.000 1.347}        2.695           371.094         
  clk_out2_adda_pll          {0.000 4.000}        8.000           125.000         
  clk_out2_video_pll         {0.000 1.347}        2.695           371.094         
  clkfbout_adda_pll          {0.000 10.000}       20.000          50.000          
  clkfbout_video_pll         {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                        7.000        0.000                       0                     2  
  clk_out1_adda_pll               27.743        0.000                      0                  108        0.167        0.000                      0                  108       15.125        0.000                       0                    56  
  clk_out1_video_pll               7.779        0.000                      0                  439        0.121        0.000                      0                  439        5.883        0.000                       0                   288  
    rgb2dvi_m0/U0/SerialClk                                                                                                                                                    1.224        0.000                       0                     8  
  clk_out2_adda_pll                6.080        0.000                      0                   27        0.227        0.000                      0                   27        3.500        0.000                       0                    13  
  clk_out2_video_pll                                                                                                                                                           1.102        0.000                       0                     2  
  clkfbout_adda_pll                                                                                                                                                           18.408        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                          20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adda_pll
  To Clock:  clk_out1_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.743ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.840ns (24.524%)  route 2.585ns (75.476%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 30.248 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.494    -0.532    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.398    -0.134 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.674     0.541    ad9280_sample_m0/wait_cnt[22]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.232     0.773 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.684     1.457    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.562 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.227     2.789    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X104Y68        LUT5 (Prop_lut5_I3_O)        0.105     2.894 r  ad9280_sample_m0/wait_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.894    ad9280_sample_m0/wait_cnt_0[10]
    SLICE_X104Y68        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.341    30.248    ad9280_sample_m0/clk_out1
    SLICE_X104Y68        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[10]/C
                         clock pessimism              0.413    30.661    
                         clock uncertainty           -0.101    30.560    
    SLICE_X104Y68        FDCE (Setup_fdce_C_D)        0.076    30.636    ad9280_sample_m0/wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         30.636    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                 27.743    

Slack (MET) :             27.823ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.748ns (22.478%)  route 2.580ns (77.522%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 30.244 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.497    -0.529    ad9280_sample_m0/clk_out1
    SLICE_X104Y67        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y67        FDCE (Prop_fdce_C_Q)         0.433    -0.096 r  ad9280_sample_m0/wait_cnt_reg[8]/Q
                         net (fo=2, routed)           0.565     0.469    ad9280_sample_m0/wait_cnt[8]
    SLICE_X104Y67        LUT4 (Prop_lut4_I3_O)        0.105     0.574 r  ad9280_sample_m0/wait_cnt[31]_i_7/O
                         net (fo=2, routed)           0.818     1.392    ad9280_sample_m0/wait_cnt[31]_i_7_n_0
    SLICE_X102Y67        LUT5 (Prop_lut5_I4_O)        0.105     1.497 r  ad9280_sample_m0/wait_cnt[31]_i_4/O
                         net (fo=32, routed)          1.197     2.694    ad9280_sample_m0/wait_cnt[31]_i_4_n_0
    SLICE_X105Y72        LUT5 (Prop_lut5_I2_O)        0.105     2.799 r  ad9280_sample_m0/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.799    ad9280_sample_m0/wait_cnt_0[29]
    SLICE_X105Y72        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.337    30.244    ad9280_sample_m0/clk_out1
    SLICE_X105Y72        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[29]/C
                         clock pessimism              0.447    30.691    
                         clock uncertainty           -0.101    30.590    
    SLICE_X105Y72        FDCE (Setup_fdce_C_D)        0.032    30.622    ad9280_sample_m0/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         30.622    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 27.823    

Slack (MET) :             27.868ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.840ns (25.790%)  route 2.417ns (74.210%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 30.249 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.494    -0.532    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.398    -0.134 r  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.674     0.541    ad9280_sample_m0/wait_cnt[22]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.232     0.773 f  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.684     1.457    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.562 f  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.058     2.620    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I2_O)        0.105     2.725 r  ad9280_sample_m0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.725    ad9280_sample_m0/state[0]_i_1_n_0
    SLICE_X105Y67        FDCE                                         r  ad9280_sample_m0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.342    30.249    ad9280_sample_m0/clk_out1
    SLICE_X105Y67        FDCE                                         r  ad9280_sample_m0/state_reg[0]/C
                         clock pessimism              0.413    30.662    
                         clock uncertainty           -0.101    30.561    
    SLICE_X105Y67        FDCE (Setup_fdce_C_D)        0.032    30.593    ad9280_sample_m0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         30.593    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                 27.868    

Slack (MET) :             27.890ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.840ns (25.648%)  route 2.435ns (74.352%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 30.249 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.494    -0.532    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.398    -0.134 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.674     0.541    ad9280_sample_m0/wait_cnt[22]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.232     0.773 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.684     1.457    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.562 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.076     2.638    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X104Y67        LUT5 (Prop_lut5_I3_O)        0.105     2.743 r  ad9280_sample_m0/wait_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.743    ad9280_sample_m0/wait_cnt_0[6]
    SLICE_X104Y67        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.342    30.249    ad9280_sample_m0/clk_out1
    SLICE_X104Y67        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[6]/C
                         clock pessimism              0.413    30.662    
                         clock uncertainty           -0.101    30.561    
    SLICE_X104Y67        FDCE (Setup_fdce_C_D)        0.072    30.633    ad9280_sample_m0/wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         30.633    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                 27.890    

Slack (MET) :             27.898ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.840ns (25.680%)  route 2.431ns (74.320%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 30.249 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.494    -0.532    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.398    -0.134 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.674     0.541    ad9280_sample_m0/wait_cnt[22]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.232     0.773 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.684     1.457    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.562 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.072     2.634    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X104Y67        LUT5 (Prop_lut5_I3_O)        0.105     2.739 r  ad9280_sample_m0/wait_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.739    ad9280_sample_m0/wait_cnt_0[7]
    SLICE_X104Y67        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.342    30.249    ad9280_sample_m0/clk_out1
    SLICE_X104Y67        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[7]/C
                         clock pessimism              0.413    30.662    
                         clock uncertainty           -0.101    30.561    
    SLICE_X104Y67        FDCE (Setup_fdce_C_D)        0.076    30.637    ad9280_sample_m0/wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         30.637    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 27.898    

Slack (MET) :             27.912ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.748ns (23.108%)  route 2.489ns (76.892%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 30.244 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.497    -0.529    ad9280_sample_m0/clk_out1
    SLICE_X104Y67        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y67        FDCE (Prop_fdce_C_Q)         0.433    -0.096 r  ad9280_sample_m0/wait_cnt_reg[8]/Q
                         net (fo=2, routed)           0.565     0.469    ad9280_sample_m0/wait_cnt[8]
    SLICE_X104Y67        LUT4 (Prop_lut4_I3_O)        0.105     0.574 r  ad9280_sample_m0/wait_cnt[31]_i_7/O
                         net (fo=2, routed)           0.818     1.392    ad9280_sample_m0/wait_cnt[31]_i_7_n_0
    SLICE_X102Y67        LUT5 (Prop_lut5_I4_O)        0.105     1.497 r  ad9280_sample_m0/wait_cnt[31]_i_4/O
                         net (fo=32, routed)          1.106     2.603    ad9280_sample_m0/wait_cnt[31]_i_4_n_0
    SLICE_X105Y72        LUT5 (Prop_lut5_I2_O)        0.105     2.708 r  ad9280_sample_m0/wait_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.708    ad9280_sample_m0/wait_cnt_0[27]
    SLICE_X105Y72        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.337    30.244    ad9280_sample_m0/clk_out1
    SLICE_X105Y72        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[27]/C
                         clock pessimism              0.447    30.691    
                         clock uncertainty           -0.101    30.590    
    SLICE_X105Y72        FDCE (Setup_fdce_C_D)        0.030    30.620    ad9280_sample_m0/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         30.620    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                 27.912    

Slack (MET) :             27.918ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.840ns (25.876%)  route 2.406ns (74.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 30.248 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.494    -0.532    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.398    -0.134 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.674     0.541    ad9280_sample_m0/wait_cnt[22]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.232     0.773 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.684     1.457    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.562 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.048     2.610    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X104Y68        LUT5 (Prop_lut5_I3_O)        0.105     2.715 r  ad9280_sample_m0/wait_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.715    ad9280_sample_m0/wait_cnt_0[9]
    SLICE_X104Y68        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.341    30.248    ad9280_sample_m0/clk_out1
    SLICE_X104Y68        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[9]/C
                         clock pessimism              0.413    30.661    
                         clock uncertainty           -0.101    30.560    
    SLICE_X104Y68        FDCE (Setup_fdce_C_D)        0.072    30.632    ad9280_sample_m0/wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         30.632    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 27.918    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.840ns (25.905%)  route 2.403ns (74.095%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 30.249 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.494    -0.532    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.398    -0.134 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.674     0.541    ad9280_sample_m0/wait_cnt[22]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.232     0.773 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.684     1.457    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.562 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.044     2.606    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X102Y66        LUT5 (Prop_lut5_I3_O)        0.105     2.711 r  ad9280_sample_m0/wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.711    ad9280_sample_m0/wait_cnt_0[1]
    SLICE_X102Y66        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.342    30.249    ad9280_sample_m0/clk_out1
    SLICE_X102Y66        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[1]/C
                         clock pessimism              0.448    30.697    
                         clock uncertainty           -0.101    30.596    
    SLICE_X102Y66        FDCE (Setup_fdce_C_D)        0.072    30.668    ad9280_sample_m0/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         30.668    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                 27.957    

Slack (MET) :             27.970ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.840ns (26.638%)  route 2.313ns (73.362%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 30.249 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.494    -0.532    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.398    -0.134 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.674     0.541    ad9280_sample_m0/wait_cnt[22]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.232     0.773 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.684     1.457    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.562 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          0.955     2.517    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.105     2.622 r  ad9280_sample_m0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.622    ad9280_sample_m0/state[1]_i_1_n_0
    SLICE_X105Y67        FDCE                                         r  ad9280_sample_m0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.342    30.249    ad9280_sample_m0/clk_out1
    SLICE_X105Y67        FDCE                                         r  ad9280_sample_m0/state_reg[1]/C
                         clock pessimism              0.413    30.662    
                         clock uncertainty           -0.101    30.561    
    SLICE_X105Y67        FDCE (Setup_fdce_C_D)        0.030    30.591    ad9280_sample_m0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         30.591    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 27.970    

Slack (MET) :             27.970ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.840ns (25.977%)  route 2.394ns (74.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 30.249 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.494    -0.532    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.398    -0.134 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.674     0.541    ad9280_sample_m0/wait_cnt[22]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.232     0.773 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.684     1.457    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.562 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.035     2.597    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X102Y66        LUT5 (Prop_lut5_I3_O)        0.105     2.702 r  ad9280_sample_m0/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.702    ad9280_sample_m0/wait_cnt_0[2]
    SLICE_X102Y66        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.617    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    27.375 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    28.830    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.907 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.342    30.249    ad9280_sample_m0/clk_out1
    SLICE_X102Y66        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[2]/C
                         clock pessimism              0.448    30.697    
                         clock uncertainty           -0.101    30.596    
    SLICE_X102Y66        FDCE (Setup_fdce_C_D)        0.076    30.672    ad9280_sample_m0/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.672    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                 27.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.171%)  route 0.346ns (67.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.622    -0.561    ad9280_sample_m0/clk_out1
    SLICE_X108Y75        FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  ad9280_sample_m0/adc_data_d0_reg[1]/Q
                         net (fo=1, routed)           0.346    -0.051    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.903    -0.789    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.514    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.218    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.080%)  route 0.364ns (68.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.622    -0.561    ad9280_sample_m0/clk_out1
    SLICE_X108Y75        FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  ad9280_sample_m0/adc_data_d0_reg[2]/Q
                         net (fo=1, routed)           0.364    -0.033    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.903    -0.789    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.514    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.218    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.865%)  route 0.384ns (73.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.629    -0.554    ad9280_sample_m0/clk_out1
    SLICE_X111Y81        FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  ad9280_sample_m0/adc_data_d0_reg[3]/Q
                         net (fo=1, routed)           0.384    -0.029    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.903    -0.789    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.514    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.218    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.925%)  route 0.403ns (74.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.625    -0.558    ad9280_sample_m0/clk_out1
    SLICE_X109Y78        FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  ad9280_sample_m0/adc_data_d0_reg[4]/Q
                         net (fo=1, routed)           0.403    -0.014    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.903    -0.789    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.514    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.218    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.708%)  route 0.388ns (70.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.622    -0.561    ad9280_sample_m0/clk_out1
    SLICE_X108Y75        FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  ad9280_sample_m0/adc_data_d0_reg[0]/Q
                         net (fo=1, routed)           0.388    -0.009    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.903    -0.789    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.514    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.218    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/sample_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.090%)  route 0.148ns (43.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.628    -0.555    ad9280_sample_m0/clk_out1
    SLICE_X107Y68        FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  ad9280_sample_m0/sample_cnt_reg[6]/Q
                         net (fo=7, routed)           0.148    -0.266    ad9280_sample_m0/Q[6]
    SLICE_X106Y68        LUT5 (Prop_lut5_I0_O)        0.048    -0.218 r  ad9280_sample_m0/sample_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ad9280_sample_m0/sample_cnt[9]
    SLICE_X106Y68        FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.896    -0.796    ad9280_sample_m0/clk_out1
    SLICE_X106Y68        FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[9]/C
                         clock pessimism              0.254    -0.542    
    SLICE_X106Y68        FDCE (Hold_fdce_C_D)         0.107    -0.435    ad9280_sample_m0/sample_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.600%)  route 0.154ns (42.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.599    -0.584    ad9280_sample_m0/clk_out1
    SLICE_X102Y70        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_fdce_C_Q)         0.164    -0.420 r  ad9280_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          0.154    -0.266    ad9280_sample_m0/wait_cnt[0]
    SLICE_X102Y69        LUT5 (Prop_lut5_I0_O)        0.045    -0.221 r  ad9280_sample_m0/wait_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    ad9280_sample_m0/wait_cnt_0[17]
    SLICE_X102Y69        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.868    -0.824    ad9280_sample_m0/clk_out1
    SLICE_X102Y69        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[17]/C
                         clock pessimism              0.255    -0.569    
    SLICE_X102Y69        FDCE (Hold_fdce_C_D)         0.121    -0.448    ad9280_sample_m0/wait_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/sample_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.696%)  route 0.148ns (44.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.628    -0.555    ad9280_sample_m0/clk_out1
    SLICE_X107Y68        FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  ad9280_sample_m0/sample_cnt_reg[6]/Q
                         net (fo=7, routed)           0.148    -0.266    ad9280_sample_m0/Q[6]
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  ad9280_sample_m0/sample_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    ad9280_sample_m0/sample_cnt[7]
    SLICE_X106Y68        FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.896    -0.796    ad9280_sample_m0/clk_out1
    SLICE_X106Y68        FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[7]/C
                         clock pessimism              0.254    -0.542    
    SLICE_X106Y68        FDCE (Hold_fdce_C_D)         0.091    -0.451    ad9280_sample_m0/sample_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.488%)  route 0.138ns (42.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.602    -0.581    ad9280_sample_m0/clk_out1
    SLICE_X105Y67        FDCE                                         r  ad9280_sample_m0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.440 f  ad9280_sample_m0/state_reg[0]/Q
                         net (fo=4, routed)           0.138    -0.302    ad9280_sample_m0/state_reg_n_0_[0]
    SLICE_X105Y67        LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  ad9280_sample_m0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    ad9280_sample_m0/state[0]_i_1_n_0
    SLICE_X105Y67        FDCE                                         r  ad9280_sample_m0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.871    -0.821    ad9280_sample_m0/clk_out1
    SLICE_X105Y67        FDCE                                         r  ad9280_sample_m0/state_reg[0]/C
                         clock pessimism              0.240    -0.581    
    SLICE_X105Y67        FDCE (Hold_fdce_C_D)         0.092    -0.489    ad9280_sample_m0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.164ns (28.554%)  route 0.410ns (71.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.622    -0.561    ad9280_sample_m0/clk_out1
    SLICE_X108Y75        FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  ad9280_sample_m0/adc_data_d0_reg[7]/Q
                         net (fo=1, routed)           0.410     0.014    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.903    -0.789    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.514    
    RAMB18_X5Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.218    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adda_pll
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         31.250      29.080     RAMB18_X5Y28     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         31.250      29.658     BUFGCTRL_X0Y17   adda_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X111Y81    ad9280_sample_m0/adc_data_d0_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X109Y78    ad9280_sample_m0/adc_data_d0_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X111Y81    ad9280_sample_m0/adc_data_d0_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X111Y81    ad9280_sample_m0/adc_data_d0_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X104Y68    ad9280_sample_m0/wait_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X104Y68    ad9280_sample_m0/wait_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X104Y70    ad9280_sample_m0/wait_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X104Y70    ad9280_sample_m0/wait_cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X104Y70    ad9280_sample_m0/wait_cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X109Y78    ad9280_sample_m0/adc_data_d0_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X108Y75    ad9280_sample_m0/adc_data_d0_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X105Y72    ad9280_sample_m0/wait_cnt_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display_m0/v_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 2.792ns (55.745%)  route 2.217ns (44.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 12.592 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.531    -0.435    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.690 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.931     2.621    wav_display_m0/timing_gen_xy_m0/doutb[3]
    SLICE_X105Y71        LUT6 (Prop_lut6_I0_O)        0.105     2.726 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.726    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.183 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.908     4.091    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X108Y73        LUT2 (Prop_lut2_I1_O)        0.105     4.196 r  wav_display_m0/timing_gen_xy_m0/v_data[15]_i_1/O
                         net (fo=4, routed)           0.378     4.574    wav_display_m0/timing_gen_xy_m0_n_15
    SLICE_X108Y71        FDRE                                         r  wav_display_m0/v_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.401    12.592    wav_display_m0/bbstub_clk_out1
    SLICE_X108Y71        FDRE                                         r  wav_display_m0/v_data_reg[14]/C
                         clock pessimism              0.413    13.005    
                         clock uncertainty           -0.230    12.775    
    SLICE_X108Y71        FDRE (Setup_fdre_C_R)       -0.423    12.352    wav_display_m0/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display_m0/v_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 2.792ns (55.745%)  route 2.217ns (44.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 12.592 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.531    -0.435    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.690 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.931     2.621    wav_display_m0/timing_gen_xy_m0/doutb[3]
    SLICE_X105Y71        LUT6 (Prop_lut6_I0_O)        0.105     2.726 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.726    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.183 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.908     4.091    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X108Y73        LUT2 (Prop_lut2_I1_O)        0.105     4.196 r  wav_display_m0/timing_gen_xy_m0/v_data[15]_i_1/O
                         net (fo=4, routed)           0.378     4.574    wav_display_m0/timing_gen_xy_m0_n_15
    SLICE_X108Y71        FDRE                                         r  wav_display_m0/v_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.401    12.592    wav_display_m0/bbstub_clk_out1
    SLICE_X108Y71        FDRE                                         r  wav_display_m0/v_data_reg[15]/C
                         clock pessimism              0.413    13.005    
                         clock uncertainty           -0.230    12.775    
    SLICE_X108Y71        FDRE (Setup_fdre_C_R)       -0.423    12.352    wav_display_m0/v_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display_m0/v_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 2.792ns (55.745%)  route 2.217ns (44.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 12.592 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.531    -0.435    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.690 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.931     2.621    wav_display_m0/timing_gen_xy_m0/doutb[3]
    SLICE_X105Y71        LUT6 (Prop_lut6_I0_O)        0.105     2.726 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.726    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.183 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.908     4.091    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X108Y73        LUT2 (Prop_lut2_I1_O)        0.105     4.196 r  wav_display_m0/timing_gen_xy_m0/v_data[15]_i_1/O
                         net (fo=4, routed)           0.378     4.574    wav_display_m0/timing_gen_xy_m0_n_15
    SLICE_X108Y71        FDRE                                         r  wav_display_m0/v_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.401    12.592    wav_display_m0/bbstub_clk_out1
    SLICE_X108Y71        FDRE                                         r  wav_display_m0/v_data_reg[4]/C
                         clock pessimism              0.413    13.005    
                         clock uncertainty           -0.230    12.775    
    SLICE_X108Y71        FDRE (Setup_fdre_C_R)       -0.423    12.352    wav_display_m0/v_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display_m0/v_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 2.792ns (55.745%)  route 2.217ns (44.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 12.592 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.531    -0.435    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.690 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.931     2.621    wav_display_m0/timing_gen_xy_m0/doutb[3]
    SLICE_X105Y71        LUT6 (Prop_lut6_I0_O)        0.105     2.726 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.726    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.183 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.908     4.091    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X108Y73        LUT2 (Prop_lut2_I1_O)        0.105     4.196 r  wav_display_m0/timing_gen_xy_m0/v_data[15]_i_1/O
                         net (fo=4, routed)           0.378     4.574    wav_display_m0/timing_gen_xy_m0_n_15
    SLICE_X108Y71        FDRE                                         r  wav_display_m0/v_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.401    12.592    wav_display_m0/bbstub_clk_out1
    SLICE_X108Y71        FDRE                                         r  wav_display_m0/v_data_reg[7]/C
                         clock pessimism              0.413    13.005    
                         clock uncertainty           -0.230    12.775    
    SLICE_X108Y71        FDRE (Setup_fdre_C_R)       -0.423    12.352    wav_display_m0/v_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             8.086ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display_m0/v_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.792ns (54.634%)  route 2.318ns (45.366%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 12.590 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.531    -0.435    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.690 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.931     2.621    wav_display_m0/timing_gen_xy_m0/doutb[3]
    SLICE_X105Y71        LUT6 (Prop_lut6_I0_O)        0.105     2.726 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.726    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.183 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.915     4.098    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X108Y73        LUT3 (Prop_lut3_I1_O)        0.105     4.203 r  wav_display_m0/timing_gen_xy_m0/v_data[23]_i_1/O
                         net (fo=1, routed)           0.472     4.675    wav_display_m0/timing_gen_xy_m0_n_13
    SLICE_X108Y73        FDRE                                         r  wav_display_m0/v_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.399    12.590    wav_display_m0/bbstub_clk_out1
    SLICE_X108Y73        FDRE                                         r  wav_display_m0/v_data_reg[23]/C
                         clock pessimism              0.413    13.003    
                         clock uncertainty           -0.230    12.773    
    SLICE_X108Y73        FDRE (Setup_fdre_C_D)       -0.012    12.761    wav_display_m0/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  8.086    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display_m0/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.792ns (56.753%)  route 2.128ns (43.247%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 12.590 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.531    -0.435    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y28         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     1.690 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.931     2.621    wav_display_m0/timing_gen_xy_m0/doutb[3]
    SLICE_X105Y71        LUT6 (Prop_lut6_I0_O)        0.105     2.726 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.726    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X105Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.183 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.908     4.091    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X108Y73        LUT3 (Prop_lut3_I1_O)        0.105     4.196 r  wav_display_m0/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=1, routed)           0.289     4.485    wav_display_m0/timing_gen_xy_m0_n_14
    SLICE_X108Y73        FDRE                                         r  wav_display_m0/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.399    12.590    wav_display_m0/bbstub_clk_out1
    SLICE_X108Y73        FDRE                                         r  wav_display_m0/v_data_reg[22]/C
                         clock pessimism              0.413    13.003    
                         clock uncertainty           -0.230    12.773    
    SLICE_X108Y73        FDRE (Setup_fdre_C_D)       -0.171    12.602    wav_display_m0/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             9.591ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.152ns (31.834%)  route 2.467ns (68.166%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 12.591 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.560    -0.406    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y72        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.348    -0.058 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=9, routed)           0.866     0.808    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.256     1.064 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1/O
                         net (fo=2, routed)           0.692     1.756    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.281     2.037 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=8, routed)           0.909     2.946    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I2_O)        0.267     3.213 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.213    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_1__1_n_0
    SLICE_X110Y75        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.400    12.591    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y75        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.413    13.004    
                         clock uncertainty           -0.230    12.774    
    SLICE_X110Y75        FDRE (Setup_fdre_C_D)        0.030    12.804    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  9.591    

Slack (MET) :             9.599ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.152ns (31.903%)  route 2.459ns (68.097%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 12.591 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.560    -0.406    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y72        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.348    -0.058 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=9, routed)           0.866     0.808    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.256     1.064 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1/O
                         net (fo=2, routed)           0.692     1.756    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.281     2.037 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=8, routed)           0.901     2.938    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X111Y75        LUT6 (Prop_lut6_I2_O)        0.267     3.205 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.205    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1_n_0
    SLICE_X111Y75        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.400    12.591    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y75        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.413    13.004    
                         clock uncertainty           -0.230    12.774    
    SLICE_X111Y75        FDRE (Setup_fdre_C_D)        0.030    12.804    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  9.599    

Slack (MET) :             9.601ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.152ns (31.903%)  route 2.459ns (68.097%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 12.591 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.560    -0.406    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y72        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.348    -0.058 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=9, routed)           0.866     0.808    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X110Y74        LUT3 (Prop_lut3_I2_O)        0.256     1.064 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1/O
                         net (fo=2, routed)           0.692     1.756    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1_n_0
    SLICE_X109Y74        LUT5 (Prop_lut5_I0_O)        0.281     2.037 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=8, routed)           0.901     2.938    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X111Y75        LUT6 (Prop_lut6_I2_O)        0.267     3.205 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.205    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__1_n_0
    SLICE_X111Y75        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.400    12.591    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y75        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.413    13.004    
                         clock uncertainty           -0.230    12.774    
    SLICE_X111Y75        FDRE (Setup_fdre_C_D)        0.032    12.806    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  9.601    

Slack (MET) :             9.660ns  (required time - arrival time)
  Source:                 grid_display_m0/timing_gen_xy_m0/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.694ns (19.626%)  route 2.842ns (80.374%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 12.592 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     2.632    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -3.935 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.051    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.966 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.491    -0.475    grid_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X105Y77        FDCE                                         r  grid_display_m0/timing_gen_xy_m0/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDCE (Prop_fdce_C_Q)         0.379    -0.096 f  grid_display_m0/timing_gen_xy_m0/y_cnt_reg[4]/Q
                         net (fo=6, routed)           0.953     0.857    grid_display_m0/timing_gen_xy_m0/pos_y[4]
    SLICE_X104Y78        LUT6 (Prop_lut6_I2_O)        0.105     0.962 f  grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6/O
                         net (fo=1, routed)           0.239     1.201    grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_6_n_0
    SLICE_X104Y77        LUT4 (Prop_lut4_I3_O)        0.105     1.306 r  grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5/O
                         net (fo=3, routed)           1.274     2.580    grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_5_n_0
    SLICE_X106Y73        LUT6 (Prop_lut6_I4_O)        0.105     2.685 r  grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3_i_1/O
                         net (fo=1, routed)           0.377     3.062    wav_display_m0/timing_gen_xy_m0/y_cnt_reg[9]_0
    SLICE_X108Y71        SRL16E                                       r  wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.927    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     9.400 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    11.114    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.191 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         1.401    12.592    wav_display_m0/timing_gen_xy_m0/bbstub_clk_out1
    SLICE_X108Y71        SRL16E                                       r  wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
                         clock pessimism              0.413    13.005    
                         clock uncertainty           -0.230    12.775    
    SLICE_X108Y71        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    12.721    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  9.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.626    -0.526    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y71        FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.330    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y71        FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.896    -0.759    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y71        FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.526    
    SLICE_X113Y71        FDPE (Hold_fdpe_C_D)         0.075    -0.451    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.000%)  route 0.114ns (38.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.628    -0.524    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y69        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=3, routed)           0.114    -0.269    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/p_0_in8_in
    SLICE_X112Y69        LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.224    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X112Y69        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.898    -0.757    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y69        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.121    -0.389    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.122%)  route 0.091ns (32.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.627    -0.525    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y70        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=9, routed)           0.091    -0.293    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.045    -0.248 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.248    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X110Y70        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.897    -0.758    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y70        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.246    -0.512    
    SLICE_X110Y70        FDRE (Hold_fdre_C_D)         0.092    -0.420    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            grid_display_m0/timing_gen_xy_m0/vs_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.614%)  route 0.117ns (45.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.598    -0.554    color_bar_m0/clk_out1
    SLICE_X103Y77        FDCE                                         r  color_bar_m0/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  color_bar_m0/vs_reg_d0_reg/Q
                         net (fo=1, routed)           0.117    -0.296    grid_display_m0/timing_gen_xy_m0/vs_reg_d0
    SLICE_X104Y77        FDRE                                         r  grid_display_m0/timing_gen_xy_m0/vs_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.866    -0.789    grid_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X104Y77        FDRE                                         r  grid_display_m0/timing_gen_xy_m0/vs_d0_reg/C
                         clock pessimism              0.269    -0.520    
    SLICE_X104Y77        FDRE (Hold_fdre_C_D)         0.052    -0.468    grid_display_m0/timing_gen_xy_m0/vs_d0_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.623    -0.529    grid_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X106Y73        FDRE                                         r  grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  grid_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/Q
                         net (fo=1, routed)           0.112    -0.276    grid_display_m0/timing_gen_xy_m0/i_data_d0[15]
    SLICE_X106Y73        FDRE                                         r  grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.890    -0.765    grid_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X106Y73        FDRE                                         r  grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X106Y73        FDRE (Hold_fdre_C_D)         0.070    -0.459    grid_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.204%)  route 0.134ns (41.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.626    -0.526    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y72        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.134    -0.252    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X112Y72        LUT2 (Prop_lut2_I1_O)        0.045    -0.207 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.207    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X112Y72        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.895    -0.760    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y72        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X112Y72        FDRE (Hold_fdre_C_D)         0.121    -0.392    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.628    -0.524    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y69        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.081    -0.279    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X113Y69        LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X113Y69        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.898    -0.757    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y69        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.246    -0.511    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.091    -0.420    rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 wav_display_m0/v_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.285%)  route 0.138ns (45.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.623    -0.529    wav_display_m0/bbstub_clk_out1
    SLICE_X108Y73        FDRE                                         r  wav_display_m0/v_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  wav_display_m0/v_data_reg[22]/Q
                         net (fo=8, routed)           0.138    -0.227    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X110Y72        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.895    -0.760    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y72        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.269    -0.491    
    SLICE_X110Y72        FDRE (Hold_fdre_C_D)         0.070    -0.421    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.221%)  route 0.118ns (38.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.630    -0.522    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y67        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.118    -0.263    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X113Y67        LUT4 (Prop_lut4_I3_O)        0.045    -0.218 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_out_20_in[8]
    SLICE_X113Y67        FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.900    -0.755    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y67        FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.247    -0.508    
    SLICE_X113Y67        FDSE (Hold_fdse_C_D)         0.092    -0.416    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 wav_display_m0/timing_gen_xy_m0/de_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display_m0/timing_gen_xy_m0/de_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.026%)  route 0.135ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.738    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.874 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.178    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.152 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.623    -0.529    wav_display_m0/timing_gen_xy_m0/bbstub_clk_out1
    SLICE_X109Y73        FDRE                                         r  wav_display_m0/timing_gen_xy_m0/de_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  wav_display_m0/timing_gen_xy_m0/de_d0_reg/Q
                         net (fo=15, routed)          0.135    -0.253    wav_display_m0/timing_gen_xy_m0/de_d0
    SLICE_X108Y73        FDRE                                         r  wav_display_m0/timing_gen_xy_m0/de_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.971    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.436 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.684    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=286, routed)         0.890    -0.765    wav_display_m0/timing_gen_xy_m0/bbstub_clk_out1
    SLICE_X108Y73        FDRE                                         r  wav_display_m0/timing_gen_xy_m0/de_d1_reg/C
                         clock pessimism              0.249    -0.516    
    SLICE_X108Y73        FDRE (Hold_fdre_C_D)         0.059    -0.457    wav_display_m0/timing_gen_xy_m0/de_d1_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.474      11.304     RAMB18_X5Y28     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y67     rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y70     rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y69     rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y72     rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y74     rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y73     rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y71     rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y68     rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y67    wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y72    wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y72    wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y72    wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y72    wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y67    wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y72    wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y72    wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y71    wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y67    wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y72    wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X108Y72    wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi_m0/U0/SerialClk
  To Clock:  rgb2dvi_m0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi_m0/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { rgb2dvi_m0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y67  rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y70  rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y69  rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y72  rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y74  rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y73  rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y71  rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y68  rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_adda_pll
  To Clock:  clk_out2_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 1.105ns (59.054%)  route 0.766ns (40.946%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 7.219 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.735    -0.291    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.379     0.088 r  rom_addr_reg[4]/Q
                         net (fo=3, routed)           0.766     0.855    rom_addr_reg[4]
    SLICE_X106Y115       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.400 r  rom_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.400    rom_addr_reg[4]_i_1_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.581 r  rom_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.581    rom_addr_reg[8]_i_1_n_7
    SLICE_X106Y116       FDRE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.562     7.219    ad9708_clk_OBUF
    SLICE_X106Y116       FDRE                                         r  rom_addr_reg[8]/C
                         clock pessimism              0.465     7.683    
                         clock uncertainty           -0.082     7.601    
    SLICE_X106Y116       FDRE (Setup_fdre_C_D)        0.059     7.660    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.379ns (33.101%)  route 0.766ns (66.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.736    -0.290    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.379     0.089 r  rom_addr_reg[3]/Q
                         net (fo=3, routed)           0.766     0.855    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.535     7.191    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.429     7.620    
                         clock uncertainty           -0.082     7.538    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490     7.048    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.379ns (33.274%)  route 0.760ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.193 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.736    -0.290    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.379     0.089 r  rom_addr_reg[0]/Q
                         net (fo=3, routed)           0.760     0.849    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.537     7.193    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.429     7.622    
                         clock uncertainty           -0.082     7.540    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490     7.050    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.379ns (33.324%)  route 0.758ns (66.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.193 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.736    -0.290    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.379     0.089 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.758     0.848    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.537     7.193    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.429     7.622    
                         clock uncertainty           -0.082     7.540    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490     7.050    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 1.081ns (62.168%)  route 0.658ns (37.832%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 7.219 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.736    -0.290    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.379     0.089 r  rom_addr_reg[3]/Q
                         net (fo=3, routed)           0.658     0.747    rom_addr_reg[3]
    SLICE_X106Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.184 r  rom_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.184    rom_addr_reg[0]_i_1_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.449 r  rom_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.449    rom_addr_reg[4]_i_1_n_6
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.562     7.219    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[5]/C
                         clock pessimism              0.465     7.683    
                         clock uncertainty           -0.082     7.601    
    SLICE_X106Y115       FDRE (Setup_fdre_C_D)        0.059     7.660    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 1.076ns (62.059%)  route 0.658ns (37.941%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 7.219 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.736    -0.290    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.379     0.089 r  rom_addr_reg[3]/Q
                         net (fo=3, routed)           0.658     0.747    rom_addr_reg[3]
    SLICE_X106Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     1.184 r  rom_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.184    rom_addr_reg[0]_i_1_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.444 r  rom_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.444    rom_addr_reg[4]_i_1_n_4
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.562     7.219    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[7]/C
                         clock pessimism              0.465     7.683    
                         clock uncertainty           -0.082     7.601    
    SLICE_X106Y115       FDRE (Setup_fdre_C_D)        0.059     7.660    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.379ns (34.183%)  route 0.730ns (65.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.193 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.735    -0.291    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.379     0.088 r  rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.730     0.818    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.537     7.193    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.429     7.622    
                         clock uncertainty           -0.082     7.540    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490     7.050    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.379ns (34.640%)  route 0.715ns (65.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.735    -0.291    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.379     0.088 r  rom_addr_reg[7]/Q
                         net (fo=3, routed)           0.715     0.803    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.535     7.191    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.429     7.620    
                         clock uncertainty           -0.082     7.538    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490     7.048    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.379ns (35.111%)  route 0.700ns (64.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.736    -0.290    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.379     0.089 r  rom_addr_reg[0]/Q
                         net (fo=3, routed)           0.700     0.790    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.535     7.191    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.429     7.620    
                         clock uncertainty           -0.082     7.538    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     7.048    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.507%)  route 0.688ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.539    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.735    -0.291    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.379     0.088 r  rom_addr_reg[4]/Q
                         net (fo=3, routed)           0.688     0.777    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    10.367    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     4.125 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.580    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.657 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.535     7.191    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.429     7.620    
                         clock uncertainty           -0.082     7.538    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490     7.048    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  6.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.917%)  route 0.315ns (69.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[2]/Q
                         net (fo=3, routed)           0.315    -0.013    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.997    -0.695    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.424    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.241    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.863%)  route 0.316ns (69.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[7]/Q
                         net (fo=3, routed)           0.316    -0.012    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.997    -0.695    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.424    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.241    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.831%)  route 0.316ns (69.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.316    -0.012    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.995    -0.697    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.426    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.243    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.821%)  route 0.316ns (69.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[2]/Q
                         net (fo=3, routed)           0.316    -0.012    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.995    -0.697    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.426    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.243    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.529%)  route 0.336ns (70.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.336     0.008    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.995    -0.697    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.426    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.243    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.267%)  route 0.341ns (70.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y114       FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[3]/Q
                         net (fo=3, routed)           0.341     0.012    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.997    -0.695    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.424    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.241    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.120%)  route 0.360ns (71.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.360     0.032    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.997    -0.695    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.424    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.241    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.120%)  route 0.360ns (71.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.360     0.032    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.995    -0.697    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.426    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.243    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.947%)  route 0.364ns (72.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.712    -0.470    ad9708_clk_OBUF
    SLICE_X106Y116       FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  rom_addr_reg[8]/Q
                         net (fo=3, routed)           0.364     0.034    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.997    -0.695    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.424    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.241    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.977%)  route 0.363ns (72.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.706    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.713    -0.469    ad9708_clk_OBUF
    SLICE_X106Y115       FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  rom_addr_reg[4]/Q
                         net (fo=3, routed)           0.363     0.035    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.934    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.997    -0.695    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y46         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.424    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.241    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_adda_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y46     da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y46     da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18   adda_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y114   rom_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y114   rom_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y114   rom_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y114   rom_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y115   rom_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y115   rom_addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y115   rom_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y115   rom_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y114   rom_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y115   rom_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y115   rom_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y19   video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adda_pll
  To Clock:  clkfbout_adda_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adda_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y20   adda_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y21   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



