$date
	Sun Apr 23 10:50:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CPU $end
$scope module PC_en_mux $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # s $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$scope module CPU $end
$scope module alu $end
$scope module e_add_mux $end
$var wire 8 % a [7:0] $end
$var wire 1 & s $end
$var wire 8 ' out [7:0] $end
$var wire 8 ( b [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPU $end
$scope module alu $end
$scope module op_e_mux $end
$var wire 8 ) a [7:0] $end
$var wire 8 * b [7:0] $end
$var wire 1 + s $end
$var wire 8 , out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPU $end
$scope module alu $end
$scope module coeff_mux $end
$var wire 8 - a [7:0] $end
$var wire 8 . b [7:0] $end
$var wire 1 + s $end
$var wire 8 / out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPU $end
$scope module alu $end
$scope module m0 $end
$var wire 8 0 a_x [7:0] $end
$var wire 8 1 a_y [7:0] $end
$var wire 8 2 b_x [7:0] $end
$var wire 8 3 b_y [7:0] $end
$var wire 8 4 out_y [7:0] $end
$var wire 8 5 out_x [7:0] $end
$var wire 9 6 op_b_y [8:0] $end
$var wire 9 7 op_b_x [8:0] $end
$var wire 9 8 op_a_y [8:0] $end
$var wire 9 9 op_a_x [8:0] $end
$var reg 18 : m0 [17:0] $end
$var reg 18 ; m1 [17:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPU $end
$scope module alu $end
$scope module a0 $end
$var wire 8 < out [7:0] $end
$var wire 8 = b [7:0] $end
$var wire 8 > a [7:0] $end
$var reg 9 ? add_out [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPU $end
$scope module alu $end
$scope module a1 $end
$var wire 8 @ a [7:0] $end
$var wire 8 A b [7:0] $end
$var wire 8 B out [7:0] $end
$var reg 9 C add_out [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPU $end
$var wire 1 D PC_en $end
$var wire 1 E clk $end
$var wire 8 F in_port [7:0] $end
$var wire 1 G n_reset $end
$var wire 8 H out_port [7:0] $end
$var wire 1 ! pattern_match $end
$var wire 1 " ready_in $end
$var wire 1 I wr_res $end
$var wire 5 J reg_en [4:0] $end
$var wire 8 K rd_data_b [7:0] $end
$var wire 8 L rd_data_a [7:0] $end
$var wire 12 M instr [11:0] $end
$var wire 1 N f_load $end
$var wire 1 O f_add $end
$var wire 1 P PC_wait $end
$var wire 4 Q PC_count [3:0] $end
$var wire 1 $ PC_comparator $end
$var wire 8 R ALU_result [7:0] $end
$var reg 1 + ALU_add $end
$var reg 8 S ALU_imm [7:0] $end
$var reg 1 & ALU_load $end
$var reg 5 T ALU_reg_en [4:0] $end
$var reg 1 U ready_in_p $end
$var reg 16 V sw [15:0] $end
$var reg 2 W we [1:0] $end
$var reg 4 X wr_addr [3:0] $end
$scope module PC_en_mux $end
$upscope $end
$scope module alu $end
$var wire 1 E clk $end
$var wire 1 + f_add $end
$var wire 1 & f_load $end
$var wire 8 Y imm [7:0] $end
$var wire 5 Z reg_en [4:0] $end
$var wire 8 [ sw [7:0] $end
$var wire 8 \ result [7:0] $end
$var wire 8 ] op_e [7:0] $end
$var wire 8 ^ mult_b [7:0] $end
$var wire 8 _ mult_a [7:0] $end
$var wire 8 ` e_add [7:0] $end
$var wire 8 a data_b [7:0] $end
$var wire 8 b data_a [7:0] $end
$var wire 8 c coeff [7:0] $end
$var wire 8 d add_a [7:0] $end
$var reg 8 e op_a_reg [7:0] $end
$var reg 8 f op_b_reg [7:0] $end
$var reg 8 g op_c_reg [7:0] $end
$var reg 8 h op_d_reg [7:0] $end
$var reg 8 i op_e_reg [7:0] $end
$scope module a0 $end
$upscope $end
$scope module a1 $end
$upscope $end
$scope module coeff_mux $end
$upscope $end
$scope module e_add_mux $end
$upscope $end
$scope module m0 $end
$upscope $end
$scope module op_e_mux $end
$upscope $end
$upscope $end
$scope module id $end
$var wire 3 j opcode [2:0] $end
$var reg 5 k ALU_reg_en [4:0] $end
$var reg 1 O f_add $end
$var reg 1 N f_load $end
$var reg 1 P f_wait $end
$var reg 1 I wr_res $end
$upscope $end
$scope module pc $end
$var wire 1 E clk $end
$var wire 1 D en $end
$var wire 1 G n_reset $end
$var reg 4 l count [3:0] $end
$upscope $end
$scope module pm $end
$var wire 4 m addr [3:0] $end
$var reg 12 n instr [11:0] $end
$upscope $end
$scope module rf $end
$var wire 1 E clk $end
$var wire 2 o rd_addr_a [1:0] $end
$var wire 2 p rd_addr_b [1:0] $end
$var wire 1 q we $end
$var wire 2 r wr_addr [1:0] $end
$var wire 8 s wr_data [7:0] $end
$var wire 8 t rd_data_b [7:0] $end
$var wire 8 u rd_data_a [7:0] $end
$scope module sr0 $end
$var wire 1 E clk $end
$var wire 2 v rd_addr_a [1:0] $end
$var wire 2 w rd_addr_b [1:0] $end
$var wire 1 q we $end
$var wire 2 x wr_addr [1:0] $end
$var wire 8 y wr_data [7:0] $end
$var reg 8 z rd_data_a [7:0] $end
$var reg 8 { rd_data_b [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 | i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 |
bx {
bx z
bx y
bx x
b1 w
b1 v
bx u
bx t
bx s
bx r
xq
b1 p
b1 o
b111000001001 n
b0 m
b0 l
b0 k
b111 j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
b0 _
bx ^
bx ]
bx \
bx [
b0 Z
bx Y
bx X
bx0 W
bx00000000 V
0U
b0 T
bx S
bx R
b0 Q
1P
0O
0N
b111000001001 M
bx L
bx K
b0 J
0I
bx H
0G
b0 F
1E
0D
bx C
bx B
bx A
bx @
bx ?
b0 >
bx =
bx <
bx ;
b0 :
bx 9
bx 8
bx 7
bx 6
b0 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
b0 -
bx ,
0+
bx *
bx )
bx (
bx '
0&
bx %
0$
1#
0"
0!
$end
#5000
0E
#10000
b1001 /
b1001 c
b1001 ,
b1001 ]
0q
b0 %
b0 [
b0 '
b0 )
b0 `
b1001 *
b1001 .
b1001 S
b1001 Y
bx00 X
b0 W
b0 V
b0 (
b0 L
b0 b
b0 u
b0 z
b0 K
b0 a
b0 t
b0 {
1E
#15000
0E
#20000
1G
b0 r
b0 x
b0 X
1E
#25000
0E
#30000
1E
#35000
0E
#40000
1E
#45000
0E
#50000
1E
#55000
0E
#60000
1E
#65000
0E
#70000
1E
#75000
0E
#80000
1E
#85000
0E
#90000
1E
#95000
0E
#100000
1E
#105000
0E
#110000
1E
#115000
0E
#120000
1D
1$
1!
1"
b11001111 F
1E
#125000
0E
#130000
0$
0"
b11111 J
b11111 k
1I
0P
1O
1N
0!
b110 j
b0 p
b0 w
b0 o
b0 v
0#
b110000000000 M
b110000000000 n
b11001111 V
1U
b1 Q
b1 l
b1 m
1E
#135000
0E
#140000
0D
b0 J
b0 k
0I
1P
0O
0N
b11001111 '
b11001111 )
b11001111 `
b111 j
b1 p
b1 w
b1 o
b1 v
1#
b11001111 %
b11001111 [
b0 /
b0 c
b11001111 ,
b11001111 ]
b111000001001 M
b111000001001 n
0U
b1100111111001111 V
b1 W
b11111 T
b11111 Z
1+
1&
b0 *
b0 .
b0 S
b0 Y
b10 Q
b10 l
b10 m
1E
#145000
0E
#150000
b11001111 H
b11001111 B
b11001111 R
b11001111 \
b11001111 s
b11001111 y
b111001111 C
b0 <
b0 @
b0 d
b0 ?
b0 4
b0 =
b0 ^
b0 ;
b1001 /
b1001 c
b1001 ,
b1001 ]
b0 '
b0 )
b0 `
1q
b0 T
b0 Z
0+
0&
b1001 *
b1001 .
b1001 S
b1001 Y
b10 W
b11001111 A
b11001111 i
b0 6
b0 3
b0 h
b0 8
b0 1
b0 g
b0 7
b0 2
b0 f
b0 9
b0 0
b0 e
1E
#155000
0E
#160000
0q
b0 W
1E
#165000
0E
#170000
1E
#175000
0E
#180000
1E
#185000
0E
#190000
1D
1$
1!
1"
b10110110 F
1E
#195000
0E
#200000
0$
0"
b11111 J
b11111 k
1I
0P
1O
1N
0!
b110 j
b0 p
b0 w
b0 o
b0 v
0#
b110001000000 M
b110001000000 n
1U
b1100111110110110 V
b11 Q
b11 l
b11 m
1E
#205000
0E
#210000
b10 J
b10 k
0I
0O
0N
b11 j
b0 /
b0 c
b10110110 ,
b10110110 ]
b10110110 %
b10110110 [
b10110110 '
b10110110 )
b10110110 `
b11001100000 M
b11001100000 n
b11111 T
b11111 Z
1+
1&
b1000000 *
b1000000 .
b1000000 S
b1000000 Y
b1 X
b1 W
b1011011010110110 V
0U
b11001111 (
b11001111 L
b11001111 b
b11001111 u
b11001111 z
b11001111 K
b11001111 a
b11001111 t
b11001111 {
b100 Q
b100 l
b100 m
1E
#215000
0E
#220000
b1000 J
b1000 k
b10110110 H
b10110110 B
b10110110 R
b10110110 \
b10110110 s
b10110110 y
b100 j
b110110110 C
b1 r
b1 x
1q
b1100000 /
b1100000 c
b1100000 ,
b1100000 ]
b11001111 '
b11001111 )
b11001111 `
b100001000000 M
b100001000000 n
b111001111 9
b11001111 0
b11001111 e
b111001111 8
b11001111 1
b11001111 g
b10110110 A
b10110110 i
b101 X
b10 W
b10 T
b10 Z
0+
0&
b1100000 *
b1100000 .
b1100000 S
b1100000 Y
b101 Q
b101 l
b101 m
1E
#225000
0E
#230000
b110110 H
b110110 B
b110110 R
b110110 \
b110110 s
b110110 y
b100110110 C
b10000000 <
b10000000 @
b10000000 d
b110000000 ?
b10000 J
b10000 k
b10000000 4
b10000000 =
b10000000 ^
b101 j
b10 o
b10 v
b1000000 /
b1000000 c
b1000000 ,
b1000000 ]
0q
b110100000000000000 ;
b101000010100 M
b101000010100 n
b1000 T
b1000 Z
b1000000 *
b1000000 .
b1000000 S
b1000000 Y
b0 W
b1100000 7
b1100000 2
b1100000 f
b110 Q
b110 l
b110 m
1E
#235000
0E
#240000
b111001 H
b111001 B
b111001 R
b111001 \
b111001 s
b111001 y
b100111001 C
b10000011 <
b10000011 @
b10000011 d
b110000011 ?
b101 J
b101 k
1I
b10000011 4
b10000011 =
b10000011 ^
b1 j
b1 p
b1 w
b0 o
b0 v
b0 '
b0 )
b0 `
b110100000111000000 ;
b10100 /
b10100 c
b10100 ,
b10100 ]
b1010000001 M
b1010000001 n
b0 (
b0 L
b0 b
b0 u
b0 z
b1000000 6
b1000000 3
b1000000 h
b100 X
b10000 T
b10000 Z
b10100 *
b10100 .
b10100 S
b10100 Y
b111 Q
b111 l
b111 m
1E
#245000
0E
#250000
b10 J
b10 k
0I
b10010111 H
b10010111 B
b10010111 R
b10010111 \
b10010111 s
b10010111 y
b11 j
b0 p
b0 w
b10000001 /
b10000001 c
b10000001 ,
b10000001 ]
b0 r
b0 x
b110010111 C
b11001111 '
b11001111 )
b11001111 `
b11011000000 M
b11011000000 n
b101 T
b101 Z
b10000001 *
b10000001 .
b10000001 S
b10000001 Y
b10 X
b1 W
b10100 A
b10100 i
b11001111 (
b11001111 L
b11001111 b
b11001111 u
b11001111 z
b10110110 K
b10110110 a
b10110110 t
b10110110 {
b1000 Q
b1000 l
b1000 m
1E
#255000
0E
#260000
b1000 J
b1000 k
b100 j
b110100000110000000 ;
b10 r
b10 x
1q
b11000000 /
b11000000 c
b11000000 ,
b11000000 ]
b100001100000 M
b100001100000 n
b11001111 K
b11001111 a
b11001111 t
b11001111 {
b110110110 8
b10110110 1
b10110110 g
b1011 X
b10 W
b10 T
b10 Z
b11000000 *
b11000000 .
b11000000 S
b11000000 Y
b1001 Q
b1001 l
b1001 m
1E
#265000
0E
#270000
b10111 H
b10111 B
b10111 R
b10111 \
b10111 s
b10111 y
b10111 C
b11 <
b11 @
b11 d
b11 ?
b10000 J
b10000 k
b11 4
b11 =
b11 ^
b101 j
b1 o
b1 v
1#
b1100000 /
b1100000 c
b1100000 ,
b1100000 ]
b11 r
b11 x
0q
b1000000110000000 ;
b101011101100 M
b101011101100 n
b1000 T
b1000 Z
b1100000 *
b1100000 .
b1100000 S
b1100000 Y
b1101 X
b0 W
b111000000 7
b11000000 2
b11000000 f
b1010 Q
b1010 l
b1010 m
1E
#275000
0E
#280000
b10100 H
b10100 B
b10100 R
b10100 \
b10100 s
b10100 y
b10100 C
b0 <
b0 @
b0 d
b0 ?
b101 J
b101 k
1I
b0 4
b0 =
b0 ^
b1 j
b1 p
b1 w
b0 o
b0 v
0#
b10110110 '
b10110110 )
b10110110 `
b1000000001000000 ;
b1 r
b1 x
b11101100 /
b11101100 c
b11101100 ,
b11101100 ]
b1001000001 M
b1001000001 n
b10110110 (
b10110110 L
b10110110 b
b10110110 u
b10110110 z
b1100000 6
b1100000 3
b1100000 h
b111 X
b10000 T
b10000 Z
b11101100 *
b11101100 .
b11101100 S
b11101100 Y
b1011 Q
b1011 l
b1011 m
1E
#285000
0E
#290000
b11111 J
b11111 k
1O
b11101100 H
b11101100 B
b11101100 R
b11101100 \
b11101100 s
b11101100 y
b0 j
b0 p
b0 w
b10 o
b10 v
b1000001 /
b1000001 c
b1000001 ,
b1000001 ]
b11 r
b11 x
b111101100 C
b11001111 '
b11001111 )
b11001111 `
b10000 M
b10000 n
b101 T
b101 Z
b1000001 *
b1000001 .
b1000001 S
b1000001 Y
b1101 X
b1 W
b11101100 A
b11101100 i
b11001111 (
b11001111 L
b11001111 b
b11001111 u
b11001111 z
b10110110 K
b10110110 a
b10110110 t
b10110110 {
b1100 Q
b1100 l
b1100 m
1E
#295000
0E
#300000
0D
b0 J
b0 k
0I
1P
0O
b111 j
b1 p
b1 w
b0 o
b0 v
b10010111 '
b10010111 )
b10010111 `
b1 r
b1 x
1q
b0 /
b0 c
b10010111 ,
b10010111 ]
b111000000001 M
b111000000001 n
b10010111 (
b10010111 L
b10010111 b
b10010111 u
b10010111 z
b11001111 K
b11001111 a
b11001111 t
b11001111 {
b100 X
b11 W
b11111 T
b11111 Z
1+
b10000 *
b10000 .
b10000 S
b10000 Y
b1101 Q
b1101 l
b1101 m
1E
#305000
0E
#310000
b10010111 H
b10010111 B
b10010111 R
b10010111 \
b10010111 s
b10010111 y
b1 /
b1 c
b1 ,
b1 ]
b0 r
b0 x
b110010111 C
b0 ;
b11001111 '
b11001111 )
b11001111 `
b0 T
b0 Z
0+
b1 *
b1 .
b1 S
b1 Y
b0 X
b10 W
b10010111 A
b10010111 i
b0 6
b0 3
b0 h
b111001111 8
b11001111 1
b11001111 g
b0 7
b0 2
b0 f
b110010111 9
b10010111 0
b10010111 e
b11001111 (
b11001111 L
b11001111 b
b11001111 u
b11001111 z
b10110110 K
b10110110 a
b10110110 t
b10110110 {
1E
#315000
0E
#320000
1D
1!
1$
1"
0q
b11101100 K
b11101100 a
b11101100 t
b11101100 {
b0 W
1E
#325000
0E
#330000
b11111 J
b11111 k
1I
0P
1O
0$
0!
b0 j
b0 p
b0 w
b1 o
b1 v
1#
b10010111 '
b10010111 )
b10010111 `
b1000 M
b1000 n
1U
b10010111 (
b10010111 L
b10010111 b
b10010111 u
b10010111 z
b1110 Q
b1110 l
b1110 m
1E
#335000
0E
#340000
0D
b0 J
b0 k
0I
1P
0O
1$
b111 j
b0 o
b0 v
0#
b11101100 '
b11101100 )
b11101100 `
b0 /
b0 c
b11101100 ,
b11101100 ]
b111000000000 M
b111000000000 n
b11101100 (
b11101100 L
b11101100 b
b11101100 u
b11101100 z
b10010111 K
b10010111 a
b10010111 t
b10010111 {
b1 W
b11111 T
b11111 Z
1+
b1000 *
b1000 .
b1000 S
b1000 Y
b1111 Q
b1111 l
b1111 m
1E
#345000
0E
#350000
b11101100 H
b11101100 B
b11101100 R
b11101100 \
b11101100 s
b11101100 y
b0 ,
b0 ]
1q
b111101100 C
b10010111 '
b10010111 )
b10010111 `
b0 T
b0 Z
0+
b0 *
b0 .
b0 S
b0 Y
b10 W
b11101100 A
b11101100 i
b110010111 8
b10010111 1
b10010111 g
b111101100 9
b11101100 0
b11101100 e
b10010111 (
b10010111 L
b10010111 b
b10010111 u
b10010111 z
1E
#355000
0E
#360000
0q
b0 W
1E
#360001
