

================================================================
== Vitis HLS Report for 'bf_inv_Pipeline_VITIS_LOOP_33_19'
================================================================
* Date:           Thu Dec 26 18:43:18 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      166|      166|         1|          1|          1|   166|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     78|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_21_fu_72_p2        |         +|   0|  0|  15|           8|           1|
    |icmp_ln33_fu_66_p2   |      icmp|   0|  0|  11|           8|           8|
    |p_Repl2_s_fu_102_p2  |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          17|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_20                |   9|          2|    8|         16|
    |ap_sig_allocacmp_p_Val2_14_out_load  |   9|          2|  166|        332|
    |i_fu_36                              |   9|          2|    8|         16|
    |p_Val2_14_out_o                      |  14|          3|  166|        498|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  50|         11|  349|        864|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_36      |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  bf_inv_Pipeline_VITIS_LOOP_33_19|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  bf_inv_Pipeline_VITIS_LOOP_33_19|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  bf_inv_Pipeline_VITIS_LOOP_33_19|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  bf_inv_Pipeline_VITIS_LOOP_33_19|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  bf_inv_Pipeline_VITIS_LOOP_33_19|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  bf_inv_Pipeline_VITIS_LOOP_33_19|  return value|
|select_ln77             |   in|  166|     ap_none|                       select_ln77|        scalar|
|r_1                     |   in|  166|     ap_none|                               r_1|        scalar|
|p_Val2_14_out_i         |   in|  166|     ap_ovld|                     p_Val2_14_out|       pointer|
|p_Val2_14_out_o         |  out|  166|     ap_ovld|                     p_Val2_14_out|       pointer|
|p_Val2_14_out_o_ap_vld  |  out|    1|     ap_ovld|                     p_Val2_14_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------+--------------+

