#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  7 18:11:51 2024
# Process ID: 5994
# Current directory: /home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1/sim/verilog
# Command line: xsim -source {xsim.dir/div/xsim_script.tcl}
# Log file: /home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1/sim/verilog/xsim.log
# Journal file: /home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1/sim/verilog/xsim.jou
# Running On: GU603VV, OS: Linux, CPU Frequency: 1741.749 MHz, CPU Physical cores: 10, Host memory: 16403 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/div/xsim_script.tcl
open_wave_config div_dataflow_ana.wcfg
source div.tcl
close_sim
