-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
-- Date        : Thu Nov  9 14:09:44 2017
-- Host        : yanxiang-W520 running 64-bit Ubuntu 16.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_1/design_1_b_filter_0_1_sim_netlist.vhdl
-- Design      : design_1_b_filter_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_ADD_SUB is
  port (
    go_del : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    control_i_4 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sample_out : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_ADD_SUB : entity is "FPP_ADD_SUB";
end design_1_b_filter_0_1_FPP_ADD_SUB;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_ADD_SUB is
  signal \B_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_int_reg_n_0_[9]\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal done_i : STD_LOGIC;
  signal \frac0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_n_0\ : STD_LOGIC;
  signal \frac0_carry__0_n_1\ : STD_LOGIC;
  signal \frac0_carry__0_n_2\ : STD_LOGIC;
  signal \frac0_carry__0_n_3\ : STD_LOGIC;
  signal \frac0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_17_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_18_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_19_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_20_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_21_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_n_0\ : STD_LOGIC;
  signal \frac0_carry__1_n_1\ : STD_LOGIC;
  signal \frac0_carry__1_n_2\ : STD_LOGIC;
  signal \frac0_carry__1_n_3\ : STD_LOGIC;
  signal \frac0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_17_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_n_0\ : STD_LOGIC;
  signal \frac0_carry__2_n_1\ : STD_LOGIC;
  signal \frac0_carry__2_n_2\ : STD_LOGIC;
  signal \frac0_carry__2_n_3\ : STD_LOGIC;
  signal \frac0_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_13_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_14_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_15_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_16_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_17_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_18_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_19_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_20_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_n_0\ : STD_LOGIC;
  signal \frac0_carry__3_n_1\ : STD_LOGIC;
  signal \frac0_carry__3_n_2\ : STD_LOGIC;
  signal \frac0_carry__3_n_3\ : STD_LOGIC;
  signal \frac0_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_11_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_12_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_13_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_14_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_15_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_16_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_n_0\ : STD_LOGIC;
  signal \frac0_carry__4_n_1\ : STD_LOGIC;
  signal \frac0_carry__4_n_2\ : STD_LOGIC;
  signal \frac0_carry__4_n_3\ : STD_LOGIC;
  signal \frac0_carry__5_i_10_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_11_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_12_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_i_9_n_0\ : STD_LOGIC;
  signal \frac0_carry__5_n_1\ : STD_LOGIC;
  signal \frac0_carry__5_n_2\ : STD_LOGIC;
  signal \frac0_carry__5_n_3\ : STD_LOGIC;
  signal \frac0_carry__5_n_4\ : STD_LOGIC;
  signal frac0_carry_i_10_n_0 : STD_LOGIC;
  signal frac0_carry_i_11_n_0 : STD_LOGIC;
  signal frac0_carry_i_12_n_0 : STD_LOGIC;
  signal frac0_carry_i_13_n_0 : STD_LOGIC;
  signal frac0_carry_i_14_n_0 : STD_LOGIC;
  signal frac0_carry_i_15_n_0 : STD_LOGIC;
  signal frac0_carry_i_16_n_0 : STD_LOGIC;
  signal frac0_carry_i_17_n_0 : STD_LOGIC;
  signal frac0_carry_i_18_n_0 : STD_LOGIC;
  signal frac0_carry_i_19_n_0 : STD_LOGIC;
  signal frac0_carry_i_1_n_0 : STD_LOGIC;
  signal frac0_carry_i_20_n_0 : STD_LOGIC;
  signal frac0_carry_i_21_n_3 : STD_LOGIC;
  signal frac0_carry_i_22_n_0 : STD_LOGIC;
  signal frac0_carry_i_23_n_0 : STD_LOGIC;
  signal frac0_carry_i_24_n_0 : STD_LOGIC;
  signal frac0_carry_i_25_n_0 : STD_LOGIC;
  signal frac0_carry_i_26_n_0 : STD_LOGIC;
  signal frac0_carry_i_27_n_0 : STD_LOGIC;
  signal frac0_carry_i_28_n_0 : STD_LOGIC;
  signal frac0_carry_i_29_n_0 : STD_LOGIC;
  signal frac0_carry_i_2_n_0 : STD_LOGIC;
  signal frac0_carry_i_30_n_0 : STD_LOGIC;
  signal frac0_carry_i_31_n_0 : STD_LOGIC;
  signal frac0_carry_i_32_n_0 : STD_LOGIC;
  signal frac0_carry_i_33_n_0 : STD_LOGIC;
  signal frac0_carry_i_34_n_0 : STD_LOGIC;
  signal frac0_carry_i_35_n_0 : STD_LOGIC;
  signal frac0_carry_i_36_n_0 : STD_LOGIC;
  signal frac0_carry_i_37_n_0 : STD_LOGIC;
  signal frac0_carry_i_38_n_0 : STD_LOGIC;
  signal frac0_carry_i_39_n_0 : STD_LOGIC;
  signal frac0_carry_i_3_n_0 : STD_LOGIC;
  signal frac0_carry_i_40_n_0 : STD_LOGIC;
  signal frac0_carry_i_41_n_0 : STD_LOGIC;
  signal frac0_carry_i_42_n_0 : STD_LOGIC;
  signal frac0_carry_i_43_n_0 : STD_LOGIC;
  signal frac0_carry_i_44_n_0 : STD_LOGIC;
  signal frac0_carry_i_45_n_0 : STD_LOGIC;
  signal frac0_carry_i_46_n_0 : STD_LOGIC;
  signal frac0_carry_i_47_n_0 : STD_LOGIC;
  signal frac0_carry_i_48_n_0 : STD_LOGIC;
  signal frac0_carry_i_49_n_0 : STD_LOGIC;
  signal frac0_carry_i_4_n_0 : STD_LOGIC;
  signal frac0_carry_i_50_n_0 : STD_LOGIC;
  signal frac0_carry_i_51_n_0 : STD_LOGIC;
  signal frac0_carry_i_52_n_0 : STD_LOGIC;
  signal frac0_carry_i_5_n_0 : STD_LOGIC;
  signal frac0_carry_i_6_n_0 : STD_LOGIC;
  signal frac0_carry_i_7_n_0 : STD_LOGIC;
  signal frac0_carry_i_8_n_0 : STD_LOGIC;
  signal frac0_carry_i_9_n_0 : STD_LOGIC;
  signal frac0_carry_n_0 : STD_LOGIC;
  signal frac0_carry_n_1 : STD_LOGIC;
  signal frac0_carry_n_2 : STD_LOGIC;
  signal frac0_carry_n_3 : STD_LOGIC;
  signal \i__carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal isSUB_stg2 : STD_LOGIC;
  signal minusOp0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal result : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \result[31]_i_1_n_0\ : STD_LOGIC;
  signal \result_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal sign_A : STD_LOGIC;
  signal sign_B : STD_LOGIC;
  signal NLW_frac0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_frac0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_frac0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_frac0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_frac0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_frac0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_frac0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_frac0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_frac0_carry_i_21_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_frac0_carry_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of frac0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \frac0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \frac0_carry__0_i_21\ : label is "soft_lutpair6";
  attribute METHODOLOGY_DRC_VIOS of \frac0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0_carry__1_i_10\ : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS of \frac0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0_carry__2_i_17\ : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of \frac0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0_carry__3_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \frac0_carry__3_i_15\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \frac0_carry__3_i_20\ : label is "soft_lutpair6";
  attribute METHODOLOGY_DRC_VIOS of \frac0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0_carry__4_i_15\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \frac0_carry__4_i_16\ : label is "soft_lutpair4";
  attribute METHODOLOGY_DRC_VIOS of \frac0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0_carry__5_i_11\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \frac0_carry__5_i_12\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \frac0_carry__5_i_9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of frac0_carry_i_13 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of frac0_carry_i_15 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of frac0_carry_i_37 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of frac0_carry_i_45 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of frac0_carry_i_8 : label is "soft_lutpair7";
begin
\A_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(0),
      Q => p_0_in0_in(3),
      R => '0'
    );
\A_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(10),
      Q => p_0_in0_in(13),
      R => '0'
    );
\A_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(11),
      Q => p_0_in0_in(14),
      R => '0'
    );
\A_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(12),
      Q => p_0_in0_in(15),
      R => '0'
    );
\A_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(13),
      Q => p_0_in0_in(16),
      R => '0'
    );
\A_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(14),
      Q => p_0_in0_in(17),
      R => '0'
    );
\A_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(15),
      Q => p_0_in0_in(18),
      R => '0'
    );
\A_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(16),
      Q => p_0_in0_in(19),
      R => '0'
    );
\A_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(17),
      Q => p_0_in0_in(20),
      R => '0'
    );
\A_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(18),
      Q => p_0_in0_in(21),
      R => '0'
    );
\A_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(19),
      Q => p_0_in0_in(22),
      R => '0'
    );
\A_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(1),
      Q => p_0_in0_in(4),
      R => '0'
    );
\A_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(20),
      Q => p_0_in0_in(23),
      R => '0'
    );
\A_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(21),
      Q => p_0_in0_in(24),
      R => '0'
    );
\A_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(22),
      Q => p_0_in0_in(25),
      R => '0'
    );
\A_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(23),
      Q => L(0),
      R => '0'
    );
\A_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(24),
      Q => L(1),
      R => '0'
    );
\A_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(25),
      Q => L(2),
      R => '0'
    );
\A_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(26),
      Q => L(3),
      R => '0'
    );
\A_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(27),
      Q => L(4),
      R => '0'
    );
\A_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(28),
      Q => L(5),
      R => '0'
    );
\A_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(29),
      Q => L(6),
      R => '0'
    );
\A_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(2),
      Q => p_0_in0_in(5),
      R => '0'
    );
\A_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(30),
      Q => L(7),
      R => '0'
    );
\A_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(31),
      Q => sign_A,
      R => '0'
    );
\A_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(3),
      Q => p_0_in0_in(6),
      R => '0'
    );
\A_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(4),
      Q => p_0_in0_in(7),
      R => '0'
    );
\A_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(5),
      Q => p_0_in0_in(8),
      R => '0'
    );
\A_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(6),
      Q => p_0_in0_in(9),
      R => '0'
    );
\A_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(7),
      Q => p_0_in0_in(10),
      R => '0'
    );
\A_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(8),
      Q => p_0_in0_in(11),
      R => '0'
    );
\A_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => sample_out(9),
      Q => p_0_in0_in(12),
      R => '0'
    );
\B_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(0),
      Q => \B_int_reg_n_0_[0]\,
      R => '0'
    );
\B_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(10),
      Q => \B_int_reg_n_0_[10]\,
      R => '0'
    );
\B_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(11),
      Q => \B_int_reg_n_0_[11]\,
      R => '0'
    );
\B_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(12),
      Q => \B_int_reg_n_0_[12]\,
      R => '0'
    );
\B_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(13),
      Q => \B_int_reg_n_0_[13]\,
      R => '0'
    );
\B_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(14),
      Q => \B_int_reg_n_0_[14]\,
      R => '0'
    );
\B_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(15),
      Q => \B_int_reg_n_0_[15]\,
      R => '0'
    );
\B_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(16),
      Q => \B_int_reg_n_0_[16]\,
      R => '0'
    );
\B_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(17),
      Q => \B_int_reg_n_0_[17]\,
      R => '0'
    );
\B_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(18),
      Q => \B_int_reg_n_0_[18]\,
      R => '0'
    );
\B_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(19),
      Q => \B_int_reg_n_0_[19]\,
      R => '0'
    );
\B_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(1),
      Q => \B_int_reg_n_0_[1]\,
      R => '0'
    );
\B_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(20),
      Q => \B_int_reg_n_0_[20]\,
      R => '0'
    );
\B_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(21),
      Q => \B_int_reg_n_0_[21]\,
      R => '0'
    );
\B_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(22),
      Q => \B_int_reg_n_0_[22]\,
      R => '0'
    );
\B_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(23),
      Q => R(0),
      R => '0'
    );
\B_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(24),
      Q => R(1),
      R => '0'
    );
\B_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(25),
      Q => R(2),
      R => '0'
    );
\B_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(26),
      Q => R(3),
      R => '0'
    );
\B_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(27),
      Q => R(4),
      R => '0'
    );
\B_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(28),
      Q => R(5),
      R => '0'
    );
\B_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(29),
      Q => R(6),
      R => '0'
    );
\B_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(2),
      Q => \B_int_reg_n_0_[2]\,
      R => '0'
    );
\B_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(30),
      Q => R(7),
      R => '0'
    );
\B_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(31),
      Q => sign_B,
      R => '0'
    );
\B_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(3),
      Q => \B_int_reg_n_0_[3]\,
      R => '0'
    );
\B_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(4),
      Q => \B_int_reg_n_0_[4]\,
      R => '0'
    );
\B_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(5),
      Q => \B_int_reg_n_0_[5]\,
      R => '0'
    );
\B_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(6),
      Q => \B_int_reg_n_0_[6]\,
      R => '0'
    );
\B_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(7),
      Q => \B_int_reg_n_0_[7]\,
      R => '0'
    );
\B_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(8),
      Q => \B_int_reg_n_0_[8]\,
      R => '0'
    );
\B_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \slv_reg2_reg[31]\(9),
      Q => \B_int_reg_n_0_[9]\,
      R => '0'
    );
done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => E(0),
      Q => done_i,
      R => '0'
    );
frac0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => frac0_carry_n_0,
      CO(2) => frac0_carry_n_1,
      CO(1) => frac0_carry_n_2,
      CO(0) => frac0_carry_n_3,
      CYINIT => '0',
      DI(3) => frac0_carry_i_1_n_0,
      DI(2 downto 1) => B"00",
      DI(0) => frac0_carry_i_2_n_0,
      O(3 downto 0) => NLW_frac0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => frac0_carry_i_3_n_0,
      S(2) => frac0_carry_i_4_n_0,
      S(1) => frac0_carry_i_5_n_0,
      S(0) => frac0_carry_i_6_n_0
    );
\frac0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => frac0_carry_n_0,
      CO(3) => \frac0_carry__0_n_0\,
      CO(2) => \frac0_carry__0_n_1\,
      CO(1) => \frac0_carry__0_n_2\,
      CO(0) => \frac0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \frac0_carry__0_i_1_n_0\,
      DI(2) => \frac0_carry__0_i_2_n_0\,
      DI(1) => \frac0_carry__0_i_3_n_0\,
      DI(0) => \frac0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_frac0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \frac0_carry__0_i_5_n_0\,
      S(2) => \frac0_carry__0_i_6_n_0\,
      S(1) => \frac0_carry__0_i_7_n_0\,
      S(0) => \frac0_carry__0_i_8_n_0\
    );
\frac0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__0_i_9_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__0_i_10_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__0_i_1_n_0\
    );
\frac0_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__0_i_15_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__0_i_16_n_0\,
      O => \frac0_carry__0_i_10_n_0\
    );
\frac0_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__0_i_14_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => frac0_carry_i_18_n_0,
      O => \frac0_carry__0_i_11_n_0\
    );
\frac0_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__0_i_16_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => frac0_carry_i_20_n_0,
      O => \frac0_carry__0_i_12_n_0\
    );
\frac0_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__0_i_17_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_31_n_0,
      O => \frac0_carry__0_i_13_n_0\
    );
\frac0_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__0_i_18_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_32_n_0,
      O => \frac0_carry__0_i_14_n_0\
    );
\frac0_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__0_i_19_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_33_n_0,
      O => \frac0_carry__0_i_15_n_0\
    );
\frac0_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__0_i_20_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_23_n_0,
      O => \frac0_carry__0_i_16_n_0\
    );
\frac0_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0_carry__3_i_13_n_0\,
      I1 => \frac0_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(14),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[11]\,
      I5 => \frac0_carry__4_i_13_n_0\,
      O => \frac0_carry__0_i_17_n_0\
    );
\frac0_carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0_carry__3_i_15_n_0\,
      I1 => \frac0_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(12),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[9]\,
      I5 => \frac0_carry__4_i_13_n_0\,
      O => \frac0_carry__0_i_18_n_0\
    );
\frac0_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0_carry__0_i_21_n_0\,
      I1 => \frac0_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(13),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[10]\,
      I5 => \frac0_carry__4_i_13_n_0\,
      O => \frac0_carry__0_i_19_n_0\
    );
\frac0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__0_i_10_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__0_i_11_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__0_i_2_n_0\
    );
\frac0_carry__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0_carry__3_i_20_n_0\,
      I1 => \frac0_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(11),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[8]\,
      I5 => \frac0_carry__4_i_13_n_0\,
      O => \frac0_carry__0_i_20_n_0\
    );
\frac0_carry__0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_int_reg_n_0_[18]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(21),
      O => \frac0_carry__0_i_21_n_0\
    );
\frac0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__0_i_11_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__0_i_12_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__0_i_3_n_0\
    );
\frac0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__0_i_12_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => frac0_carry_i_7_n_0,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__0_i_4_n_0\
    );
\frac0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__0_i_1_n_0\,
      I1 => \B_int_reg_n_0_[4]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(7),
      O => \frac0_carry__0_i_5_n_0\
    );
\frac0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__0_i_2_n_0\,
      I1 => \B_int_reg_n_0_[3]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(6),
      O => \frac0_carry__0_i_6_n_0\
    );
\frac0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__0_i_3_n_0\,
      I1 => \B_int_reg_n_0_[2]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(5),
      O => \frac0_carry__0_i_7_n_0\
    );
\frac0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__0_i_4_n_0\,
      I1 => \B_int_reg_n_0_[1]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(4),
      O => \frac0_carry__0_i_8_n_0\
    );
\frac0_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__0_i_13_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__0_i_14_n_0\,
      O => \frac0_carry__0_i_9_n_0\
    );
\frac0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0_carry__0_n_0\,
      CO(3) => \frac0_carry__1_n_0\,
      CO(2) => \frac0_carry__1_n_1\,
      CO(1) => \frac0_carry__1_n_2\,
      CO(0) => \frac0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \frac0_carry__1_i_1_n_0\,
      DI(2) => \frac0_carry__1_i_2_n_0\,
      DI(1) => \frac0_carry__1_i_3_n_0\,
      DI(0) => \frac0_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_frac0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \frac0_carry__1_i_5_n_0\,
      S(2) => \frac0_carry__1_i_6_n_0\,
      S(1) => \frac0_carry__1_i_7_n_0\,
      S(0) => \frac0_carry__1_i_8_n_0\
    );
\frac0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__1_i_9_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__1_i_10_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__1_i_1_n_0\
    );
\frac0_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0_carry__1_i_15_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__1_i_16_n_0\,
      O => \frac0_carry__1_i_10_n_0\
    );
\frac0_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__1_i_14_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__0_i_13_n_0\,
      O => \frac0_carry__1_i_11_n_0\
    );
\frac0_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__1_i_16_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__0_i_15_n_0\,
      O => \frac0_carry__1_i_12_n_0\
    );
\frac0_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0_carry__1_i_17_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0_carry__0_i_17_n_0\,
      O => \frac0_carry__1_i_13_n_0\
    );
\frac0_carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__1_i_18_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0_carry__0_i_18_n_0\,
      O => \frac0_carry__1_i_14_n_0\
    );
\frac0_carry__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0_carry__1_i_19_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0_carry__0_i_19_n_0\,
      O => \frac0_carry__1_i_15_n_0\
    );
\frac0_carry__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__1_i_20_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0_carry__0_i_20_n_0\,
      O => \frac0_carry__1_i_16_n_0\
    );
\frac0_carry__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp0_in(3),
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \B_int_reg_n_0_[15]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(18),
      O => \frac0_carry__1_i_17_n_0\
    );
\frac0_carry__1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[21]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => \frac0_carry__1_i_21_n_0\,
      O => \frac0_carry__1_i_18_n_0\
    );
\frac0_carry__1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF47FF47"
    )
        port map (
      I0 => \B_int_reg_n_0_[14]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(17),
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__5_i_9_n_0\,
      I5 => \frac0_carry__4_i_15_n_0\,
      O => \frac0_carry__1_i_19_n_0\
    );
\frac0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666999696"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__1_i_11_n_0\,
      I3 => \frac0_carry__1_i_10_n_0\,
      I4 => frac0_carry_i_8_n_0,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__1_i_2_n_0\
    );
\frac0_carry__1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0_carry__4_i_16_n_0\,
      I1 => \frac0_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(15),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[12]\,
      I5 => \frac0_carry__4_i_13_n_0\,
      O => \frac0_carry__1_i_20_n_0\
    );
\frac0_carry__1_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \B_int_reg_n_0_[13]\,
      I2 => minusOp0_in(4),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0_carry__1_i_21_n_0\
    );
\frac0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__1_i_11_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__1_i_12_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__1_i_3_n_0\
    );
\frac0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__1_i_12_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__0_i_9_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__1_i_4_n_0\
    );
\frac0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__1_i_1_n_0\,
      I1 => \B_int_reg_n_0_[8]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(11),
      O => \frac0_carry__1_i_5_n_0\
    );
\frac0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__1_i_2_n_0\,
      I1 => \B_int_reg_n_0_[7]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(10),
      O => \frac0_carry__1_i_6_n_0\
    );
\frac0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__1_i_3_n_0\,
      I1 => \B_int_reg_n_0_[6]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(9),
      O => \frac0_carry__1_i_7_n_0\
    );
\frac0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__1_i_4_n_0\,
      I1 => \B_int_reg_n_0_[5]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(8),
      O => \frac0_carry__1_i_8_n_0\
    );
\frac0_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0_carry__1_i_13_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__1_i_14_n_0\,
      O => \frac0_carry__1_i_9_n_0\
    );
\frac0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0_carry__1_n_0\,
      CO(3) => \frac0_carry__2_n_0\,
      CO(2) => \frac0_carry__2_n_1\,
      CO(1) => \frac0_carry__2_n_2\,
      CO(0) => \frac0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \frac0_carry__2_i_1_n_0\,
      DI(2) => \frac0_carry__2_i_2_n_0\,
      DI(1) => \frac0_carry__2_i_3_n_0\,
      DI(0) => \frac0_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_frac0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \frac0_carry__2_i_5_n_0\,
      S(2) => \frac0_carry__2_i_6_n_0\,
      S(1) => \frac0_carry__2_i_7_n_0\,
      S(0) => \frac0_carry__2_i_8_n_0\
    );
\frac0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__2_i_9_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__2_i_10_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__2_i_1_n_0\
    );
\frac0_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__2_i_15_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__2_i_16_n_0\,
      O => \frac0_carry__2_i_10_n_0\
    );
\frac0_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__2_i_14_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__1_i_13_n_0\,
      O => \frac0_carry__2_i_11_n_0\
    );
\frac0_carry__2_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__2_i_16_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__1_i_15_n_0\,
      O => \frac0_carry__2_i_12_n_0\
    );
\frac0_carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFC7"
    )
        port map (
      I0 => \frac0_carry__3_i_13_n_0\,
      I1 => \frac0_carry__5_i_12_n_0\,
      I2 => \frac0_carry__4_i_15_n_0\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__2_i_17_n_0\,
      O => \frac0_carry__2_i_13_n_0\
    );
\frac0_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0_carry__1_i_18_n_0\,
      I1 => p_0_in0_in(20),
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => \B_int_reg_n_0_[17]\,
      I4 => \frac0_carry__5_i_11_n_0\,
      I5 => \frac0_carry__5_i_12_n_0\,
      O => \frac0_carry__2_i_14_n_0\
    );
\frac0_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFF1DFF0000"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[18]\,
      I3 => \frac0_carry__5_i_11_n_0\,
      I4 => \frac0_carry__5_i_12_n_0\,
      I5 => \frac0_carry__1_i_19_n_0\,
      O => \frac0_carry__2_i_15_n_0\
    );
\frac0_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0_carry__1_i_20_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => \B_int_reg_n_0_[16]\,
      I4 => \frac0_carry__5_i_11_n_0\,
      I5 => \frac0_carry__5_i_12_n_0\,
      O => \frac0_carry__2_i_16_n_0\
    );
\frac0_carry__2_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \B_int_reg_n_0_[15]\,
      I2 => minusOp0_in(4),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0_carry__2_i_17_n_0\
    );
\frac0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__2_i_10_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__2_i_11_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__2_i_2_n_0\
    );
\frac0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__2_i_11_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__2_i_12_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__2_i_3_n_0\
    );
\frac0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__2_i_12_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__1_i_9_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__2_i_4_n_0\
    );
\frac0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__2_i_1_n_0\,
      I1 => \B_int_reg_n_0_[12]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(15),
      O => \frac0_carry__2_i_5_n_0\
    );
\frac0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__2_i_2_n_0\,
      I1 => \B_int_reg_n_0_[11]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(14),
      O => \frac0_carry__2_i_6_n_0\
    );
\frac0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__2_i_3_n_0\,
      I1 => \B_int_reg_n_0_[10]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(13),
      O => \frac0_carry__2_i_7_n_0\
    );
\frac0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__2_i_4_n_0\,
      I1 => \B_int_reg_n_0_[9]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(12),
      O => \frac0_carry__2_i_8_n_0\
    );
\frac0_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__2_i_13_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__2_i_14_n_0\,
      O => \frac0_carry__2_i_9_n_0\
    );
\frac0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0_carry__2_n_0\,
      CO(3) => \frac0_carry__3_n_0\,
      CO(2) => \frac0_carry__3_n_1\,
      CO(1) => \frac0_carry__3_n_2\,
      CO(0) => \frac0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \frac0_carry__3_i_1_n_0\,
      DI(2) => \frac0_carry__3_i_2_n_0\,
      DI(1) => \frac0_carry__3_i_3_n_0\,
      DI(0) => \frac0_carry__3_i_4_n_0\,
      O(3 downto 0) => \NLW_frac0_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \frac0_carry__3_i_5_n_0\,
      S(2) => \frac0_carry__3_i_6_n_0\,
      S(1) => \frac0_carry__3_i_7_n_0\,
      S(0) => \frac0_carry__3_i_8_n_0\
    );
\frac0_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__3_i_9_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__3_i_10_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__3_i_1_n_0\
    );
\frac0_carry__3_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__3_i_16_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__3_i_17_n_0\,
      O => \frac0_carry__3_i_10_n_0\
    );
\frac0_carry__3_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__3_i_18_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__2_i_13_n_0\,
      O => \frac0_carry__3_i_11_n_0\
    );
\frac0_carry__3_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0_carry__3_i_17_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0_carry__2_i_15_n_0\,
      O => \frac0_carry__3_i_12_n_0\
    );
\frac0_carry__3_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_int_reg_n_0_[19]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(22),
      O => \frac0_carry__3_i_13_n_0\
    );
\frac0_carry__3_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005044440050"
    )
        port map (
      I0 => \frac0_carry__4_i_13_n_0\,
      I1 => \B_int_reg_n_0_[21]\,
      I2 => p_0_in0_in(24),
      I3 => minusOp0_in(3),
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => minusOp_carry_n_4,
      O => \frac0_carry__3_i_14_n_0\
    );
\frac0_carry__3_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_int_reg_n_0_[17]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(20),
      O => \frac0_carry__3_i_15_n_0\
    );
\frac0_carry__3_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBBBBBBB"
    )
        port map (
      I0 => \frac0_carry__3_i_19_n_0\,
      I1 => \frac0_carry__5_i_12_n_0\,
      I2 => p_0_in0_in(21),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[18]\,
      I5 => \frac0_carry__5_i_11_n_0\,
      O => \frac0_carry__3_i_16_n_0\
    );
\frac0_carry__3_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001DFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[20]\,
      I3 => \frac0_carry__5_i_12_n_0\,
      I4 => \frac0_carry__3_i_20_n_0\,
      I5 => \frac0_carry__5_i_11_n_0\,
      O => \frac0_carry__3_i_17_n_0\
    );
\frac0_carry__3_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535F5353535F5F5F"
    )
        port map (
      I0 => \frac0_carry__3_i_14_n_0\,
      I1 => \frac0_carry__5_i_11_n_0\,
      I2 => \frac0_carry__5_i_12_n_0\,
      I3 => \B_int_reg_n_0_[17]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(20),
      O => \frac0_carry__3_i_18_n_0\
    );
\frac0_carry__3_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFAACFFF"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => \B_int_reg_n_0_[22]\,
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => p_0_in0_in(25),
      I5 => \frac0_carry__4_i_13_n_0\,
      O => \frac0_carry__3_i_19_n_0\
    );
\frac0_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__3_i_10_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__3_i_11_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__3_i_2_n_0\
    );
\frac0_carry__3_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_int_reg_n_0_[16]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(19),
      O => \frac0_carry__3_i_20_n_0\
    );
\frac0_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__3_i_11_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__3_i_12_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__3_i_3_n_0\
    );
\frac0_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__3_i_12_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__2_i_9_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__3_i_4_n_0\
    );
\frac0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__3_i_1_n_0\,
      I1 => \B_int_reg_n_0_[16]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(19),
      O => \frac0_carry__3_i_5_n_0\
    );
\frac0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__3_i_2_n_0\,
      I1 => \B_int_reg_n_0_[15]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(18),
      O => \frac0_carry__3_i_6_n_0\
    );
\frac0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__3_i_3_n_0\,
      I1 => \B_int_reg_n_0_[14]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(17),
      O => \frac0_carry__3_i_7_n_0\
    );
\frac0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__3_i_4_n_0\,
      I1 => \B_int_reg_n_0_[13]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(16),
      O => \frac0_carry__3_i_8_n_0\
    );
\frac0_carry__3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03CF44FF03CF77FF"
    )
        port map (
      I0 => \frac0_carry__3_i_13_n_0\,
      I1 => frac0_carry_i_15_n_0,
      I2 => \frac0_carry__3_i_14_n_0\,
      I3 => \frac0_carry__5_i_11_n_0\,
      I4 => \frac0_carry__5_i_12_n_0\,
      I5 => \frac0_carry__3_i_15_n_0\,
      O => \frac0_carry__3_i_9_n_0\
    );
\frac0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0_carry__3_n_0\,
      CO(3) => \frac0_carry__4_n_0\,
      CO(2) => \frac0_carry__4_n_1\,
      CO(1) => \frac0_carry__4_n_2\,
      CO(0) => \frac0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \frac0_carry__4_i_1_n_0\,
      DI(2) => \frac0_carry__4_i_2_n_0\,
      DI(1) => \frac0_carry__4_i_3_n_0\,
      DI(0) => \frac0_carry__4_i_4_n_0\,
      O(3 downto 0) => \NLW_frac0_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \frac0_carry__4_i_5_n_0\,
      S(2) => \frac0_carry__4_i_6_n_0\,
      S(1) => \frac0_carry__4_i_7_n_0\,
      S(0) => \frac0_carry__4_i_8_n_0\
    );
\frac0_carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__4_i_9_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__4_i_10_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__4_i_1_n_0\
    );
\frac0_carry__4_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => \frac0_carry__5_i_9_n_0\,
      I1 => frac0_carry_i_15_n_0,
      I2 => \frac0_carry__5_i_12_n_0\,
      I3 => \frac0_carry__4_i_15_n_0\,
      I4 => \frac0_carry__4_i_13_n_0\,
      I5 => \frac0_carry__4_i_16_n_0\,
      O => \frac0_carry__4_i_10_n_0\
    );
\frac0_carry__4_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFAFAFBFB"
    )
        port map (
      I0 => \frac0_carry__4_i_13_n_0\,
      I1 => \frac0_carry__3_i_13_n_0\,
      I2 => \frac0_carry__4_i_15_n_0\,
      I3 => \frac0_carry__4_i_14_n_0\,
      I4 => \frac0_carry__5_i_12_n_0\,
      I5 => frac0_carry_i_15_n_0,
      O => \frac0_carry__4_i_11_n_0\
    );
\frac0_carry__4_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \frac0_carry__5_i_12_n_0\,
      I1 => \frac0_carry__4_i_15_n_0\,
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \frac0_carry__4_i_16_n_0\,
      I4 => frac0_carry_i_15_n_0,
      I5 => \frac0_carry__3_i_16_n_0\,
      O => \frac0_carry__4_i_12_n_0\
    );
\frac0_carry__4_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => minusOp0_in(4),
      O => \frac0_carry__4_i_13_n_0\
    );
\frac0_carry__4_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \B_int_reg_n_0_[21]\,
      I2 => minusOp0_in(4),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0_carry__4_i_14_n_0\
    );
\frac0_carry__4_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => minusOp0_in(3),
      O => \frac0_carry__4_i_15_n_0\
    );
\frac0_carry__4_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_int_reg_n_0_[20]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(23),
      O => \frac0_carry__4_i_16_n_0\
    );
\frac0_carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__4_i_10_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__4_i_11_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__4_i_2_n_0\
    );
\frac0_carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__4_i_11_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__4_i_12_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__4_i_3_n_0\
    );
\frac0_carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0_carry__4_i_12_n_0\,
      I3 => frac0_carry_i_8_n_0,
      I4 => \frac0_carry__3_i_9_n_0\,
      I5 => frac0_carry_i_10_n_0,
      O => \frac0_carry__4_i_4_n_0\
    );
\frac0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__4_i_1_n_0\,
      I1 => \B_int_reg_n_0_[20]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(23),
      O => \frac0_carry__4_i_5_n_0\
    );
\frac0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__4_i_2_n_0\,
      I1 => \B_int_reg_n_0_[19]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(22),
      O => \frac0_carry__4_i_6_n_0\
    );
\frac0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__4_i_3_n_0\,
      I1 => \B_int_reg_n_0_[18]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(21),
      O => \frac0_carry__4_i_7_n_0\
    );
\frac0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__4_i_4_n_0\,
      I1 => \B_int_reg_n_0_[17]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(20),
      O => \frac0_carry__4_i_8_n_0\
    );
\frac0_carry__4_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0FB"
    )
        port map (
      I0 => \frac0_carry__4_i_13_n_0\,
      I1 => frac0_carry_i_15_n_0,
      I2 => \frac0_carry__5_i_12_n_0\,
      I3 => \frac0_carry__4_i_14_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      O => \frac0_carry__4_i_9_n_0\
    );
\frac0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0_carry__4_n_0\,
      CO(3) => \NLW_frac0_carry__5_CO_UNCONNECTED\(3),
      CO(2) => \frac0_carry__5_n_1\,
      CO(1) => \frac0_carry__5_n_2\,
      CO(0) => \frac0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => \frac0_carry__5_i_1_n_0\,
      DI(0) => \frac0_carry__5_i_2_n_0\,
      O(3) => \frac0_carry__5_n_4\,
      O(2 downto 0) => \NLW_frac0_carry__5_O_UNCONNECTED\(2 downto 0),
      S(3) => \frac0_carry__5_i_3_n_0\,
      S(2) => \frac0_carry__5_i_4_n_0\,
      S(1) => \frac0_carry__5_i_5_n_0\,
      S(0) => \frac0_carry__5_i_6_n_0\
    );
\frac0_carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55566656"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => frac0_carry_i_8_n_0,
      I2 => p_0_in0_in(25),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[22]\,
      I5 => \frac0_carry__5_i_8_n_0\,
      O => \frac0_carry__5_i_1_n_0\
    );
\frac0_carry__5_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEFE"
    )
        port map (
      I0 => frac0_carry_i_15_n_0,
      I1 => \frac0_carry__5_i_12_n_0\,
      I2 => minusOp0_in(3),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => minusOp_carry_n_4,
      I5 => \frac0_carry__4_i_13_n_0\,
      O => \frac0_carry__5_i_10_n_0\
    );
\frac0_carry__5_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => minusOp0_in(4),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0_carry__5_i_11_n_0\
    );
\frac0_carry__5_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => minusOp0_in(2),
      O => \frac0_carry__5_i_12_n_0\
    );
\frac0_carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAAAA9A9999"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => frac0_carry_i_10_n_0,
      I2 => \frac0_carry__5_i_9_n_0\,
      I3 => \frac0_carry__5_i_10_n_0\,
      I4 => frac0_carry_i_8_n_0,
      I5 => \frac0_carry__4_i_9_n_0\,
      O => \frac0_carry__5_i_2_n_0\
    );
\frac0_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0_carry__5_i_3_n_0\
    );
\frac0_carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555565"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => frac0_carry_i_10_n_0,
      I2 => \frac0_carry__5_i_11_n_0\,
      I3 => \frac0_carry__5_i_12_n_0\,
      I4 => frac0_carry_i_15_n_0,
      I5 => frac0_carry_i_8_n_0,
      O => \frac0_carry__5_i_4_n_0\
    );
\frac0_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4B5AA5A5B44BB4"
    )
        port map (
      I0 => \frac0_carry__5_i_8_n_0\,
      I1 => frac0_carry_i_8_n_0,
      I2 => isSUB_stg2,
      I3 => \B_int_reg_n_0_[22]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(25),
      O => \frac0_carry__5_i_5_n_0\
    );
\frac0_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0_carry__5_i_2_n_0\,
      I1 => \B_int_reg_n_0_[21]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(24),
      O => \frac0_carry__5_i_6_n_0\
    );
\frac0_carry__5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => isSUB_stg2
    );
\frac0_carry__5_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => frac0_carry_i_10_n_0,
      I1 => \frac0_carry__4_i_13_n_0\,
      I2 => \frac0_carry__4_i_15_n_0\,
      I3 => \frac0_carry__5_i_12_n_0\,
      I4 => frac0_carry_i_15_n_0,
      O => \frac0_carry__5_i_8_n_0\
    );
\frac0_carry__5_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_int_reg_n_0_[22]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(25),
      O => \frac0_carry__5_i_9_n_0\
    );
frac0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => frac0_carry_i_7_n_0,
      I3 => frac0_carry_i_8_n_0,
      I4 => frac0_carry_i_9_n_0,
      I5 => frac0_carry_i_10_n_0,
      O => frac0_carry_i_1_n_0
    );
frac0_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5B1FFFF"
    )
        port map (
      I0 => \result_reg[31]_i_2_n_3\,
      I1 => frac0_carry_i_21_n_3,
      I2 => \minusOp_carry__0_n_4\,
      I3 => minusOp0_in(7),
      I4 => frac0_carry_i_22_n_0,
      O => frac0_carry_i_10_n_0
    );
frac0_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_19_n_0,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => frac0_carry_i_16_n_0,
      O => frac0_carry_i_11_n_0
    );
frac0_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_13_n_0,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => frac0_carry_i_17_n_0,
      O => frac0_carry_i_12_n_0
    );
frac0_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_23_n_0,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_24_n_0,
      O => frac0_carry_i_13_n_0
    );
frac0_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => frac0_carry_i_25_n_0,
      I1 => frac0_carry_i_26_n_0,
      I2 => frac0_carry_i_24_n_0,
      I3 => frac0_carry_i_27_n_0,
      I4 => \frac0_carry__5_i_12_n_0\,
      I5 => frac0_carry_i_28_n_0,
      O => frac0_carry_i_14_n_0
    );
frac0_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => minusOp0_in(1),
      O => frac0_carry_i_15_n_0
    );
frac0_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_29_n_0,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_26_n_0,
      O => frac0_carry_i_16_n_0
    );
frac0_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_30_n_0,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_27_n_0,
      O => frac0_carry_i_17_n_0
    );
frac0_carry_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_31_n_0,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_29_n_0,
      O => frac0_carry_i_18_n_0
    );
frac0_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_32_n_0,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_25_n_0,
      O => frac0_carry_i_19_n_0
    );
frac0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => frac0_carry_i_2_n_0
    );
frac0_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_33_n_0,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => frac0_carry_i_30_n_0,
      O => frac0_carry_i_20_n_0
    );
frac0_carry_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => NLW_frac0_carry_i_21_CO_UNCONNECTED(3 downto 1),
      CO(0) => frac0_carry_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_frac0_carry_i_21_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
frac0_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(6),
      I1 => \minusOp_carry__0_n_5\,
      I2 => minusOp0_in(5),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_6\,
      O => frac0_carry_i_22_n_0
    );
frac0_carry_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[12]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_34_n_0,
      O => frac0_carry_i_23_n_0
    );
frac0_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[8]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_35_n_0,
      O => frac0_carry_i_24_n_0
    );
frac0_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[9]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_36_n_0,
      O => frac0_carry_i_25_n_0
    );
frac0_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => \B_int_reg_n_0_[7]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(10),
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => frac0_carry_i_37_n_0,
      I5 => \frac0_carry__4_i_15_n_0\,
      O => frac0_carry_i_26_n_0
    );
frac0_carry_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => frac0_carry_i_38_n_0,
      I1 => \frac0_carry__4_i_15_n_0\,
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => p_0_in0_in(17),
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => \B_int_reg_n_0_[14]\,
      O => frac0_carry_i_27_n_0
    );
frac0_carry_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => frac0_carry_i_35_n_0,
      I1 => frac0_carry_i_39_n_0,
      I2 => frac0_carry_i_40_n_0,
      I3 => frac0_carry_i_41_n_0,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_42_n_0,
      O => frac0_carry_i_28_n_0
    );
frac0_carry_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[11]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_43_n_0,
      O => frac0_carry_i_29_n_0
    );
frac0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => frac0_carry_i_1_n_0,
      I1 => \B_int_reg_n_0_[0]\,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => p_0_in0_in(3),
      O => frac0_carry_i_3_n_0
    );
frac0_carry_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(13),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[10]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_39_n_0,
      O => frac0_carry_i_30_n_0
    );
frac0_carry_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000E2FFFF"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[15]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_44_n_0,
      O => frac0_carry_i_31_n_0
    );
frac0_carry_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[13]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_40_n_0,
      O => frac0_carry_i_32_n_0
    );
frac0_carry_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => \B_int_reg_n_0_[14]\,
      I3 => \frac0_carry__4_i_13_n_0\,
      I4 => \frac0_carry__4_i_15_n_0\,
      I5 => frac0_carry_i_38_n_0,
      O => frac0_carry_i_33_n_0
    );
frac0_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_int_reg_n_0_[20]\,
      I1 => p_0_in0_in(23),
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \B_int_reg_n_0_[4]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(7),
      O => frac0_carry_i_34_n_0
    );
frac0_carry_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_int_reg_n_0_[16]\,
      I1 => p_0_in0_in(19),
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \B_int_reg_n_0_[0]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(3),
      O => frac0_carry_i_35_n_0
    );
frac0_carry_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_int_reg_n_0_[17]\,
      I1 => p_0_in0_in(20),
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \B_int_reg_n_0_[1]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(4),
      O => frac0_carry_i_36_n_0
    );
frac0_carry_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(18),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[15]\,
      O => frac0_carry_i_37_n_0
    );
frac0_carry_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_int_reg_n_0_[22]\,
      I1 => p_0_in0_in(25),
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \B_int_reg_n_0_[6]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(9),
      O => frac0_carry_i_38_n_0
    );
frac0_carry_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_int_reg_n_0_[18]\,
      I1 => p_0_in0_in(21),
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \B_int_reg_n_0_[2]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(5),
      O => frac0_carry_i_39_n_0
    );
frac0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => frac0_carry_i_9_n_0,
      I3 => frac0_carry_i_8_n_0,
      I4 => frac0_carry_i_11_n_0,
      I5 => frac0_carry_i_10_n_0,
      O => frac0_carry_i_4_n_0
    );
frac0_carry_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_int_reg_n_0_[21]\,
      I1 => p_0_in0_in(24),
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \B_int_reg_n_0_[5]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(8),
      O => frac0_carry_i_40_n_0
    );
frac0_carry_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => frac0_carry_i_45_n_0,
      I1 => \frac0_carry__4_i_13_n_0\,
      I2 => frac0_carry_i_37_n_0,
      I3 => frac0_carry_i_34_n_0,
      I4 => frac0_carry_i_36_n_0,
      I5 => frac0_carry_i_43_n_0,
      O => frac0_carry_i_41_n_0
    );
frac0_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => frac0_carry_i_10_n_0,
      I1 => frac0_carry_i_46_n_0,
      I2 => frac0_carry_i_47_n_0,
      I3 => frac0_carry_i_48_n_0,
      I4 => frac0_carry_i_49_n_0,
      I5 => \frac0_carry__4_i_13_n_0\,
      O => frac0_carry_i_42_n_0
    );
frac0_carry_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_int_reg_n_0_[19]\,
      I1 => p_0_in0_in(22),
      I2 => \frac0_carry__4_i_13_n_0\,
      I3 => \B_int_reg_n_0_[3]\,
      I4 => \result_reg[31]_i_2_n_3\,
      I5 => p_0_in0_in(6),
      O => frac0_carry_i_43_n_0
    );
frac0_carry_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(10),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[7]\,
      O => frac0_carry_i_44_n_0
    );
frac0_carry_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_int_reg_n_0_[14]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(17),
      O => frac0_carry_i_45_n_0
    );
frac0_carry_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \B_int_reg_n_0_[5]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(8),
      I3 => \B_int_reg_n_0_[7]\,
      I4 => p_0_in0_in(10),
      I5 => frac0_carry_i_50_n_0,
      O => frac0_carry_i_46_n_0
    );
frac0_carry_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \B_int_reg_n_0_[11]\,
      I2 => p_0_in0_in(16),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[13]\,
      O => frac0_carry_i_47_n_0
    );
frac0_carry_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \B_int_reg_n_0_[8]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(11),
      I3 => \B_int_reg_n_0_[10]\,
      I4 => p_0_in0_in(13),
      I5 => frac0_carry_i_51_n_0,
      O => frac0_carry_i_48_n_0
    );
frac0_carry_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \B_int_reg_n_0_[4]\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => p_0_in0_in(7),
      I3 => \B_int_reg_n_0_[12]\,
      I4 => p_0_in0_in(15),
      I5 => frac0_carry_i_52_n_0,
      O => frac0_carry_i_49_n_0
    );
frac0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => frac0_carry_i_11_n_0,
      I3 => frac0_carry_i_8_n_0,
      I4 => frac0_carry_i_12_n_0,
      I5 => frac0_carry_i_10_n_0,
      O => frac0_carry_i_5_n_0
    );
frac0_carry_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => \B_int_reg_n_0_[2]\,
      I2 => p_0_in0_in(6),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[3]\,
      O => frac0_carry_i_50_n_0
    );
frac0_carry_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(9),
      I1 => \B_int_reg_n_0_[6]\,
      I2 => p_0_in0_in(12),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[9]\,
      O => frac0_carry_i_51_n_0
    );
frac0_carry_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => \B_int_reg_n_0_[0]\,
      I2 => p_0_in0_in(4),
      I3 => \result_reg[31]_i_2_n_3\,
      I4 => \B_int_reg_n_0_[1]\,
      O => frac0_carry_i_52_n_0
    );
frac0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF0F8F0"
    )
        port map (
      I0 => frac0_carry_i_13_n_0,
      I1 => frac0_carry_i_8_n_0,
      I2 => frac0_carry_i_14_n_0,
      I3 => frac0_carry_i_15_n_0,
      I4 => frac0_carry_i_16_n_0,
      I5 => frac0_carry_i_17_n_0,
      O => frac0_carry_i_6_n_0
    );
frac0_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_18_n_0,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => frac0_carry_i_19_n_0,
      O => frac0_carry_i_7_n_0
    );
frac0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_7,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => minusOp0_in(0),
      O => frac0_carry_i_8_n_0
    );
frac0_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => frac0_carry_i_20_n_0,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[31]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => frac0_carry_i_13_n_0,
      O => frac0_carry_i_9_n_0
    );
go_del_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => control_i_4,
      Q => go_del,
      R => '0'
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(7),
      I1 => L(7),
      O => \i__carry__0_i_1__7_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(6),
      I1 => L(6),
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(4),
      I1 => L(4),
      O => \i__carry__0_i_4__7_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(3),
      I1 => L(3),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(2),
      I1 => L(2),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(1),
      I1 => L(1),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(0),
      I1 => L(0),
      O => \i__carry_i_4__7_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => L(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2__3_n_0\,
      S(1) => \minusOp_carry__0_i_3__3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \minusOp_carry__0_i_2__3_n_0\
    );
\minusOp_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(5),
      I1 => R(5),
      O => \minusOp_carry__0_i_3__3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \minusOp_carry__0_i_4_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => minusOp_carry_i_4_n_0
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__0/i__carry_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => R(3 downto 0),
      O(3 downto 0) => minusOp0_in(3 downto 0),
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__7_n_0\,
      S(0) => \i__carry_i_4__7_n_0\
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => R(7 downto 4),
      O(3 downto 0) => minusOp0_in(7 downto 4),
      S(3) => \i__carry__0_i_1__7_n_0\,
      S(2) => \i__carry__0_i_2__7_n_0\,
      S(1) => \i__carry__0_i_3__7_n_0\,
      S(0) => \i__carry__0_i_4__7_n_0\
    );
\result[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0FFFFF4B00000"
    )
        port map (
      I0 => \frac0_carry__5_n_4\,
      I1 => \result_reg[31]_i_2_n_3\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => done_i,
      I5 => result(31),
      O => \result[31]_i_1_n_0\
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1_n_0\,
      Q => result(31),
      R => '0'
    );
\result_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 1) => \NLW_result_reg[31]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \result_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_result_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\slv_reg3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => result(31),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_MULT is
  port (
    done_mul : out STD_LOGIC;
    \numB_reg[30]\ : out STD_LOGIC;
    mul_result : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \numB_reg[8]\ : out STD_LOGIC;
    \numB_reg[10]\ : out STD_LOGIC;
    \numB_reg[0]\ : out STD_LOGIC;
    \numB_reg[4]\ : out STD_LOGIC;
    \numB_reg[17]\ : out STD_LOGIC;
    \numB_reg[13]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \numB_reg[22]\ : out STD_LOGIC;
    \numB_reg[21]\ : out STD_LOGIC;
    \numB_reg[20]\ : out STD_LOGIC;
    \numB_reg[19]\ : out STD_LOGIC;
    \numB_reg[12]\ : out STD_LOGIC;
    \numB_reg[5]\ : out STD_LOGIC;
    \numB_reg[2]\ : out STD_LOGIC;
    \numB_reg[27]\ : out STD_LOGIC;
    \numB_reg[28]\ : out STD_LOGIC;
    \numB_reg[29]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \numB_reg[25]\ : out STD_LOGIC;
    \numB_reg[26]\ : out STD_LOGIC;
    \numB_reg[31]\ : out STD_LOGIC;
    \numB_reg[18]\ : out STD_LOGIC;
    \numB_reg[16]\ : out STD_LOGIC;
    \numB_reg[15]\ : out STD_LOGIC;
    \numB_reg[14]\ : out STD_LOGIC;
    \numB_reg[11]\ : out STD_LOGIC;
    \numB_reg[9]\ : out STD_LOGIC;
    \numB_reg[7]\ : out STD_LOGIC;
    \numB_reg[6]\ : out STD_LOGIC;
    \numB_reg[3]\ : out STD_LOGIC;
    \numB_reg[1]\ : out STD_LOGIC;
    go_mul_reg : out STD_LOGIC;
    go_add_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    done : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    go : in STD_LOGIC;
    control_i_3 : in STD_LOGIC;
    \FSM_sequential_state_reg[3]\ : in STD_LOGIC;
    go_add_reg_0 : in STD_LOGIC;
    \numB_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_MULT : entity is "FPP_MULT";
end design_1_b_filter_0_1_FPP_MULT;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_MULT is
  signal \Aop_reg_n_0_[0]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[10]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[11]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[12]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[13]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[14]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[15]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[16]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[1]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[2]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[31]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[3]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[4]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[5]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[6]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[7]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[8]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[9]\ : STD_LOGIC;
  signal \Bop[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \Bop_reg_n_0_[23]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[24]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[25]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[26]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[27]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[28]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[29]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[30]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[31]\ : STD_LOGIC;
  signal \MULTIPLY[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \MULTIPLY[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \MULTIPLY[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[0]\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[1]\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[2]\ : STD_LOGIC;
  signal \R_sign_i_1__2_n_0\ : STD_LOGIC;
  signal \R_sign_i_2__2_n_0\ : STD_LOGIC;
  signal R_sign_reg_n_0 : STD_LOGIC;
  signal \done_i_1__2_n_0\ : STD_LOGIC;
  signal \done_i_2__2_n_0\ : STD_LOGIC;
  signal \done_i_3__2_n_0\ : STD_LOGIC;
  signal \^done_mul\ : STD_LOGIC;
  signal full_exp : STD_LOGIC;
  signal full_exp0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \full_exp0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_1\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_2\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_3\ : STD_LOGIC;
  signal \full_exp0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal full_exp0_carry_n_0 : STD_LOGIC;
  signal full_exp0_carry_n_1 : STD_LOGIC;
  signal full_exp0_carry_n_2 : STD_LOGIC;
  signal full_exp0_carry_n_3 : STD_LOGIC;
  signal \full_exp[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \full_exp[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \full_exp[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \full_exp[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \full_exp[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \full_exp[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[8]\ : STD_LOGIC;
  signal full_mantissa : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \full_mantissa[47]_i_10__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_11__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_12__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_13__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_14__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_15__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_16__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_17__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_18__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_19__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_2__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_3__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_4__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_5__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_6__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_7__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_8__2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_9__2_n_0\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[25]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[26]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[27]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[28]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[29]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[30]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[31]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[32]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[33]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[34]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[35]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[36]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[37]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[38]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[39]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[40]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[41]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[42]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[43]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[44]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[45]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[46]\ : STD_LOGIC;
  signal \^mul_result\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal multA : STD_LOGIC_VECTOR ( 22 downto 17 );
  signal multB : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \multM__0_n_100\ : STD_LOGIC;
  signal \multM__0_n_101\ : STD_LOGIC;
  signal \multM__0_n_102\ : STD_LOGIC;
  signal \multM__0_n_103\ : STD_LOGIC;
  signal \multM__0_n_104\ : STD_LOGIC;
  signal \multM__0_n_105\ : STD_LOGIC;
  signal \multM__0_n_75\ : STD_LOGIC;
  signal \multM__0_n_76\ : STD_LOGIC;
  signal \multM__0_n_77\ : STD_LOGIC;
  signal \multM__0_n_78\ : STD_LOGIC;
  signal \multM__0_n_79\ : STD_LOGIC;
  signal \multM__0_n_80\ : STD_LOGIC;
  signal \multM__0_n_81\ : STD_LOGIC;
  signal \multM__0_n_82\ : STD_LOGIC;
  signal \multM__0_n_83\ : STD_LOGIC;
  signal \multM__0_n_84\ : STD_LOGIC;
  signal \multM__0_n_85\ : STD_LOGIC;
  signal \multM__0_n_86\ : STD_LOGIC;
  signal \multM__0_n_87\ : STD_LOGIC;
  signal \multM__0_n_88\ : STD_LOGIC;
  signal \multM__0_n_89\ : STD_LOGIC;
  signal \multM__0_n_90\ : STD_LOGIC;
  signal \multM__0_n_91\ : STD_LOGIC;
  signal \multM__0_n_92\ : STD_LOGIC;
  signal \multM__0_n_93\ : STD_LOGIC;
  signal \multM__0_n_94\ : STD_LOGIC;
  signal \multM__0_n_95\ : STD_LOGIC;
  signal \multM__0_n_96\ : STD_LOGIC;
  signal \multM__0_n_97\ : STD_LOGIC;
  signal \multM__0_n_98\ : STD_LOGIC;
  signal \multM__0_n_99\ : STD_LOGIC;
  signal multM_n_100 : STD_LOGIC;
  signal multM_n_101 : STD_LOGIC;
  signal multM_n_102 : STD_LOGIC;
  signal multM_n_103 : STD_LOGIC;
  signal multM_n_104 : STD_LOGIC;
  signal multM_n_105 : STD_LOGIC;
  signal multM_n_106 : STD_LOGIC;
  signal multM_n_107 : STD_LOGIC;
  signal multM_n_108 : STD_LOGIC;
  signal multM_n_109 : STD_LOGIC;
  signal multM_n_110 : STD_LOGIC;
  signal multM_n_111 : STD_LOGIC;
  signal multM_n_112 : STD_LOGIC;
  signal multM_n_113 : STD_LOGIC;
  signal multM_n_114 : STD_LOGIC;
  signal multM_n_115 : STD_LOGIC;
  signal multM_n_116 : STD_LOGIC;
  signal multM_n_117 : STD_LOGIC;
  signal multM_n_118 : STD_LOGIC;
  signal multM_n_119 : STD_LOGIC;
  signal multM_n_120 : STD_LOGIC;
  signal multM_n_121 : STD_LOGIC;
  signal multM_n_122 : STD_LOGIC;
  signal multM_n_123 : STD_LOGIC;
  signal multM_n_124 : STD_LOGIC;
  signal multM_n_125 : STD_LOGIC;
  signal multM_n_126 : STD_LOGIC;
  signal multM_n_127 : STD_LOGIC;
  signal multM_n_128 : STD_LOGIC;
  signal multM_n_129 : STD_LOGIC;
  signal multM_n_130 : STD_LOGIC;
  signal multM_n_131 : STD_LOGIC;
  signal multM_n_132 : STD_LOGIC;
  signal multM_n_133 : STD_LOGIC;
  signal multM_n_134 : STD_LOGIC;
  signal multM_n_135 : STD_LOGIC;
  signal multM_n_136 : STD_LOGIC;
  signal multM_n_137 : STD_LOGIC;
  signal multM_n_138 : STD_LOGIC;
  signal multM_n_139 : STD_LOGIC;
  signal multM_n_140 : STD_LOGIC;
  signal multM_n_141 : STD_LOGIC;
  signal multM_n_142 : STD_LOGIC;
  signal multM_n_143 : STD_LOGIC;
  signal multM_n_144 : STD_LOGIC;
  signal multM_n_145 : STD_LOGIC;
  signal multM_n_146 : STD_LOGIC;
  signal multM_n_147 : STD_LOGIC;
  signal multM_n_148 : STD_LOGIC;
  signal multM_n_149 : STD_LOGIC;
  signal multM_n_150 : STD_LOGIC;
  signal multM_n_151 : STD_LOGIC;
  signal multM_n_152 : STD_LOGIC;
  signal multM_n_153 : STD_LOGIC;
  signal multM_n_58 : STD_LOGIC;
  signal multM_n_59 : STD_LOGIC;
  signal multM_n_60 : STD_LOGIC;
  signal multM_n_61 : STD_LOGIC;
  signal multM_n_62 : STD_LOGIC;
  signal multM_n_63 : STD_LOGIC;
  signal multM_n_64 : STD_LOGIC;
  signal multM_n_65 : STD_LOGIC;
  signal multM_n_66 : STD_LOGIC;
  signal multM_n_67 : STD_LOGIC;
  signal multM_n_68 : STD_LOGIC;
  signal multM_n_69 : STD_LOGIC;
  signal multM_n_70 : STD_LOGIC;
  signal multM_n_71 : STD_LOGIC;
  signal multM_n_72 : STD_LOGIC;
  signal multM_n_73 : STD_LOGIC;
  signal multM_n_74 : STD_LOGIC;
  signal multM_n_75 : STD_LOGIC;
  signal multM_n_76 : STD_LOGIC;
  signal multM_n_77 : STD_LOGIC;
  signal multM_n_78 : STD_LOGIC;
  signal multM_n_79 : STD_LOGIC;
  signal multM_n_80 : STD_LOGIC;
  signal multM_n_81 : STD_LOGIC;
  signal multM_n_82 : STD_LOGIC;
  signal multM_n_83 : STD_LOGIC;
  signal multM_n_84 : STD_LOGIC;
  signal multM_n_85 : STD_LOGIC;
  signal multM_n_86 : STD_LOGIC;
  signal multM_n_87 : STD_LOGIC;
  signal multM_n_88 : STD_LOGIC;
  signal multM_n_89 : STD_LOGIC;
  signal multM_n_90 : STD_LOGIC;
  signal multM_n_91 : STD_LOGIC;
  signal multM_n_92 : STD_LOGIC;
  signal multM_n_93 : STD_LOGIC;
  signal multM_n_94 : STD_LOGIC;
  signal multM_n_95 : STD_LOGIC;
  signal multM_n_96 : STD_LOGIC;
  signal multM_n_97 : STD_LOGIC;
  signal multM_n_98 : STD_LOGIC;
  signal multM_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 46 downto 23 );
  signal \result[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \result[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \NLW_full_exp0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_full_exp0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_multM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multM__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_multM__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_multM__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multM__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_multM__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \R_sign_i_2__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \done_i_2__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \full_exp[4]_i_2__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \full_exp[5]_i_2__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \full_exp[6]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \full_exp[8]_i_2__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \full_mantissa[42]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \full_mantissa[47]_i_2__2\ : label is "soft_lutpair270";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \multM__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
  done_mul <= \^done_mul\;
  mul_result(31 downto 0) <= \^mul_result\(31 downto 0);
\Aop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(0),
      Q => \Aop_reg_n_0_[0]\,
      R => '0'
    );
\Aop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(10),
      Q => \Aop_reg_n_0_[10]\,
      R => '0'
    );
\Aop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(11),
      Q => \Aop_reg_n_0_[11]\,
      R => '0'
    );
\Aop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(12),
      Q => \Aop_reg_n_0_[12]\,
      R => '0'
    );
\Aop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(13),
      Q => \Aop_reg_n_0_[13]\,
      R => '0'
    );
\Aop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(14),
      Q => \Aop_reg_n_0_[14]\,
      R => '0'
    );
\Aop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(15),
      Q => \Aop_reg_n_0_[15]\,
      R => '0'
    );
\Aop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(16),
      Q => \Aop_reg_n_0_[16]\,
      R => '0'
    );
\Aop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(17),
      Q => multA(17),
      R => '0'
    );
\Aop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(18),
      Q => multA(18),
      R => '0'
    );
\Aop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(19),
      Q => multA(19),
      R => '0'
    );
\Aop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(1),
      Q => \Aop_reg_n_0_[1]\,
      R => '0'
    );
\Aop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(20),
      Q => multA(20),
      R => '0'
    );
\Aop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(21),
      Q => multA(21),
      R => '0'
    );
\Aop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(22),
      Q => multA(22),
      R => '0'
    );
\Aop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(23),
      Q => p_0_in(0),
      R => '0'
    );
\Aop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(24),
      Q => p_0_in(1),
      R => '0'
    );
\Aop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(25),
      Q => p_0_in(2),
      R => '0'
    );
\Aop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(26),
      Q => p_0_in(3),
      R => '0'
    );
\Aop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(27),
      Q => p_0_in(4),
      R => '0'
    );
\Aop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(28),
      Q => p_0_in(5),
      R => '0'
    );
\Aop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(29),
      Q => p_0_in(6),
      R => '0'
    );
\Aop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(2),
      Q => \Aop_reg_n_0_[2]\,
      R => '0'
    );
\Aop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(30),
      Q => p_0_in(7),
      R => '0'
    );
\Aop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(31),
      Q => \Aop_reg_n_0_[31]\,
      R => '0'
    );
\Aop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(3),
      Q => \Aop_reg_n_0_[3]\,
      R => '0'
    );
\Aop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(4),
      Q => \Aop_reg_n_0_[4]\,
      R => '0'
    );
\Aop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(5),
      Q => \Aop_reg_n_0_[5]\,
      R => '0'
    );
\Aop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(6),
      Q => \Aop_reg_n_0_[6]\,
      R => '0'
    );
\Aop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(7),
      Q => \Aop_reg_n_0_[7]\,
      R => '0'
    );
\Aop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(8),
      Q => \Aop_reg_n_0_[8]\,
      R => '0'
    );
\Aop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => Q(9),
      Q => \Aop_reg_n_0_[9]\,
      R => '0'
    );
\Bop[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => go,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => \MULTIPLY_reg_n_0_[0]\,
      O => \Bop[31]_i_1__2_n_0\
    );
\Bop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(0),
      Q => multB(0),
      R => '0'
    );
\Bop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(10),
      Q => multB(10),
      R => '0'
    );
\Bop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(11),
      Q => multB(11),
      R => '0'
    );
\Bop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(12),
      Q => multB(12),
      R => '0'
    );
\Bop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(13),
      Q => multB(13),
      R => '0'
    );
\Bop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(14),
      Q => multB(14),
      R => '0'
    );
\Bop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(15),
      Q => multB(15),
      R => '0'
    );
\Bop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(16),
      Q => multB(16),
      R => '0'
    );
\Bop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(17),
      Q => multB(17),
      R => '0'
    );
\Bop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(18),
      Q => multB(18),
      R => '0'
    );
\Bop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(19),
      Q => multB(19),
      R => '0'
    );
\Bop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(1),
      Q => multB(1),
      R => '0'
    );
\Bop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(20),
      Q => multB(20),
      R => '0'
    );
\Bop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(21),
      Q => multB(21),
      R => '0'
    );
\Bop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(22),
      Q => multB(22),
      R => '0'
    );
\Bop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(23),
      Q => \Bop_reg_n_0_[23]\,
      R => '0'
    );
\Bop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(24),
      Q => \Bop_reg_n_0_[24]\,
      R => '0'
    );
\Bop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(25),
      Q => \Bop_reg_n_0_[25]\,
      R => '0'
    );
\Bop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(26),
      Q => \Bop_reg_n_0_[26]\,
      R => '0'
    );
\Bop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(27),
      Q => \Bop_reg_n_0_[27]\,
      R => '0'
    );
\Bop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(28),
      Q => \Bop_reg_n_0_[28]\,
      R => '0'
    );
\Bop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(29),
      Q => \Bop_reg_n_0_[29]\,
      R => '0'
    );
\Bop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(2),
      Q => multB(2),
      R => '0'
    );
\Bop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(30),
      Q => \Bop_reg_n_0_[30]\,
      R => '0'
    );
\Bop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(31),
      Q => \Bop_reg_n_0_[31]\,
      R => '0'
    );
\Bop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(3),
      Q => multB(3),
      R => '0'
    );
\Bop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(4),
      Q => multB(4),
      R => '0'
    );
\Bop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(5),
      Q => multB(5),
      R => '0'
    );
\Bop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(6),
      Q => multB(6),
      R => '0'
    );
\Bop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(7),
      Q => multB(7),
      R => '0'
    );
\Bop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(8),
      Q => multB(8),
      R => '0'
    );
\Bop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__2_n_0\,
      D => \numB_reg[31]_0\(9),
      Q => multB(9),
      R => '0'
    );
\MULTIPLY[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DC001F001C"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => full_mantissa(47),
      O => \MULTIPLY[0]_i_1__2_n_0\
    );
\MULTIPLY[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DC001C"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => full_mantissa(47),
      O => \MULTIPLY[1]_i_1__2_n_0\
    );
\MULTIPLY[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320002003E000E0"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => full_mantissa(47),
      O => \MULTIPLY[2]_i_1__2_n_0\
    );
\MULTIPLY_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[0]_i_1__2_n_0\,
      Q => \MULTIPLY_reg_n_0_[0]\
    );
\MULTIPLY_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[1]_i_1__2_n_0\,
      Q => \MULTIPLY_reg_n_0_[1]\
    );
\MULTIPLY_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[2]_i_1__2_n_0\,
      Q => \MULTIPLY_reg_n_0_[2]\
    );
\R_sign_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \Bop_reg_n_0_[31]\,
      I1 => \Aop_reg_n_0_[31]\,
      I2 => \full_mantissa[47]_i_3__2_n_0\,
      I3 => \R_sign_i_2__2_n_0\,
      I4 => R_sign_reg_n_0,
      O => \R_sign_i_1__2_n_0\
    );
\R_sign_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \MULTIPLY_reg_n_0_[2]\,
      I3 => \MULTIPLY_reg_n_0_[0]\,
      O => \R_sign_i_2__2_n_0\
    );
R_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \R_sign_i_1__2_n_0\,
      Q => R_sign_reg_n_0,
      R => '0'
    );
\done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[0]\,
      I1 => \done_i_2__2_n_0\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \full_exp_reg_n_0_[8]\,
      I4 => \done_i_3__2_n_0\,
      I5 => \^done_mul\,
      O => \done_i_1__2_n_0\
    );
\done_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => go,
      O => \done_i_2__2_n_0\
    );
\done_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0074007400333333"
    )
        port map (
      I0 => full_mantissa(47),
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => \MULTIPLY_reg_n_0_[1]\,
      O => \done_i_3__2_n_0\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \done_i_1__2_n_0\,
      Q => \^done_mul\
    );
full_exp0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_exp0_carry_n_0,
      CO(2) => full_exp0_carry_n_1,
      CO(1) => full_exp0_carry_n_2,
      CO(0) => full_exp0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => p_0_in(3 downto 0),
      O(3 downto 0) => full_exp0(3 downto 0),
      S(3) => \full_exp0_carry_i_1__2_n_0\,
      S(2) => \full_exp0_carry_i_2__2_n_0\,
      S(1) => \full_exp0_carry_i_3__2_n_0\,
      S(0) => \full_exp0_carry_i_4__2_n_0\
    );
\full_exp0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => full_exp0_carry_n_0,
      CO(3) => \full_exp0_carry__0_n_0\,
      CO(2) => \full_exp0_carry__0_n_1\,
      CO(1) => \full_exp0_carry__0_n_2\,
      CO(0) => \full_exp0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(7 downto 4),
      O(3 downto 0) => full_exp0(7 downto 4),
      S(3) => \full_exp0_carry__0_i_1__2_n_0\,
      S(2) => \full_exp0_carry__0_i_2__2_n_0\,
      S(1) => \full_exp0_carry__0_i_3__2_n_0\,
      S(0) => \full_exp0_carry__0_i_4__2_n_0\
    );
\full_exp0_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Bop_reg_n_0_[30]\,
      I1 => p_0_in(7),
      O => \full_exp0_carry__0_i_1__2_n_0\
    );
\full_exp0_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \Bop_reg_n_0_[29]\,
      O => \full_exp0_carry__0_i_2__2_n_0\
    );
\full_exp0_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \Bop_reg_n_0_[28]\,
      O => \full_exp0_carry__0_i_3__2_n_0\
    );
\full_exp0_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \Bop_reg_n_0_[27]\,
      O => \full_exp0_carry__0_i_4__2_n_0\
    );
\full_exp0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \full_exp0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_full_exp0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_full_exp0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => full_exp0(8),
      S(3 downto 1) => B"000",
      S(0) => \full_exp0_carry__1_i_1__2_n_0\
    );
\full_exp0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Bop_reg_n_0_[30]\,
      O => \full_exp0_carry__1_i_1__2_n_0\
    );
\full_exp0_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \Bop_reg_n_0_[26]\,
      O => \full_exp0_carry_i_1__2_n_0\
    );
\full_exp0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \Bop_reg_n_0_[25]\,
      O => \full_exp0_carry_i_2__2_n_0\
    );
\full_exp0_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \Bop_reg_n_0_[24]\,
      O => \full_exp0_carry_i_3__2_n_0\
    );
\full_exp0_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \Bop_reg_n_0_[23]\,
      O => \full_exp0_carry_i_4__2_n_0\
    );
\full_exp[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => full_exp0(0),
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[0]_i_1__2_n_0\
    );
\full_exp[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(1),
      I4 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[1]_i_1__2_n_0\
    );
\full_exp[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[2]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(2),
      I5 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[2]_i_1__2_n_0\
    );
\full_exp[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[3]_i_2__2_n_0\,
      I1 => \full_exp_reg_n_0_[3]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(3),
      I4 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[3]_i_1__2_n_0\
    );
\full_exp[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \full_exp_reg_n_0_[2]\,
      I1 => \full_exp_reg_n_0_[0]\,
      I2 => \full_exp_reg_n_0_[1]\,
      O => \full_exp[3]_i_2__2_n_0\
    );
\full_exp[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[4]_i_2__2_n_0\,
      I1 => \full_exp_reg_n_0_[4]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(4),
      I4 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[4]_i_1__2_n_0\
    );
\full_exp[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[3]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[2]\,
      O => \full_exp[4]_i_2__2_n_0\
    );
\full_exp[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[5]_i_2__2_n_0\,
      I1 => \full_exp_reg_n_0_[5]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(5),
      I4 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[5]_i_1__2_n_0\
    );
\full_exp[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[4]\,
      I1 => \full_exp_reg_n_0_[2]\,
      I2 => \full_exp_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[1]\,
      I4 => \full_exp_reg_n_0_[3]\,
      O => \full_exp[5]_i_2__2_n_0\
    );
\full_exp[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[7]_i_2__2_n_0\,
      I1 => \full_exp_reg_n_0_[6]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(6),
      I4 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[6]_i_1__2_n_0\
    );
\full_exp[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp[7]_i_2__2_n_0\,
      I1 => \full_exp_reg_n_0_[6]\,
      I2 => \full_exp_reg_n_0_[7]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(7),
      I5 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[7]_i_1__2_n_0\
    );
\full_exp[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[5]\,
      I1 => \full_exp_reg_n_0_[3]\,
      I2 => \full_exp_reg_n_0_[1]\,
      I3 => \full_exp_reg_n_0_[0]\,
      I4 => \full_exp_reg_n_0_[2]\,
      I5 => \full_exp_reg_n_0_[4]\,
      O => \full_exp[7]_i_2__2_n_0\
    );
\full_exp[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp[8]_i_2__2_n_0\,
      I1 => \full_exp_reg_n_0_[7]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(8),
      I5 => \full_mantissa[47]_i_3__2_n_0\,
      O => \full_exp[8]_i_1__2_n_0\
    );
\full_exp[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \full_exp_reg_n_0_[6]\,
      I1 => \full_exp[7]_i_2__2_n_0\,
      O => \full_exp[8]_i_2__2_n_0\
    );
\full_exp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[0]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[0]\
    );
\full_exp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[1]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[1]\
    );
\full_exp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[2]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[2]\
    );
\full_exp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[3]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[3]\
    );
\full_exp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[4]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[4]\
    );
\full_exp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[5]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[5]\
    );
\full_exp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[6]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[6]\
    );
\full_exp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[7]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[7]\
    );
\full_exp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[8]_i_1__2_n_0\,
      Q => \full_exp_reg_n_0_[8]\
    );
\full_mantissa[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[24]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_99\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(23)
    );
\full_mantissa[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[25]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_98\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(24)
    );
\full_mantissa[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[26]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_97\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(25)
    );
\full_mantissa[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[27]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_96\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(26)
    );
\full_mantissa[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[28]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_95\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(27)
    );
\full_mantissa[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[29]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_94\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(28)
    );
\full_mantissa[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[30]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_93\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(29)
    );
\full_mantissa[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[31]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_92\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(30)
    );
\full_mantissa[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[32]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_91\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(31)
    );
\full_mantissa[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[33]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_90\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(32)
    );
\full_mantissa[33]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[34]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_89\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(33)
    );
\full_mantissa[34]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[35]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_88\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(34)
    );
\full_mantissa[35]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[36]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_87\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(35)
    );
\full_mantissa[36]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[37]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_86\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(36)
    );
\full_mantissa[37]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[38]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_85\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(37)
    );
\full_mantissa[38]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[39]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_84\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(38)
    );
\full_mantissa[39]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[40]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_83\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(39)
    );
\full_mantissa[40]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[41]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_82\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(40)
    );
\full_mantissa[41]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[42]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_81\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(41)
    );
\full_mantissa[42]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[43]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_80\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(42)
    );
\full_mantissa[43]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[44]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_79\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(43)
    );
\full_mantissa[44]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[45]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_78\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(44)
    );
\full_mantissa[45]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[46]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_77\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(45)
    );
\full_mantissa[46]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => full_mantissa(47),
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_76\,
      I3 => \full_mantissa[47]_i_3__2_n_0\,
      O => \p_0_in__0\(46)
    );
\full_mantissa[47]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \full_mantissa[47]_i_10__2_n_0\
    );
\full_mantissa[47]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multA(21),
      I1 => multA(20),
      I2 => p_0_in(0),
      I3 => multA(22),
      I4 => \full_mantissa[47]_i_17__2_n_0\,
      O => \full_mantissa[47]_i_11__2_n_0\
    );
\full_mantissa[47]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(10),
      I1 => multB(11),
      I2 => multB(8),
      I3 => multB(9),
      O => \full_mantissa[47]_i_12__2_n_0\
    );
\full_mantissa[47]_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multB(5),
      I1 => multB(4),
      I2 => multB(7),
      I3 => multB(6),
      I4 => \full_mantissa[47]_i_18__2_n_0\,
      O => \full_mantissa[47]_i_13__2_n_0\
    );
\full_mantissa[47]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Bop_reg_n_0_[26]\,
      I1 => \Bop_reg_n_0_[27]\,
      I2 => \Bop_reg_n_0_[24]\,
      I3 => \Bop_reg_n_0_[25]\,
      O => \full_mantissa[47]_i_14__2_n_0\
    );
\full_mantissa[47]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multB(21),
      I1 => multB(20),
      I2 => \Bop_reg_n_0_[23]\,
      I3 => multB(22),
      I4 => \full_mantissa[47]_i_19__2_n_0\,
      O => \full_mantissa[47]_i_15__2_n_0\
    );
\full_mantissa[47]_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[2]\,
      I1 => \Aop_reg_n_0_[3]\,
      I2 => \Aop_reg_n_0_[0]\,
      I3 => \Aop_reg_n_0_[1]\,
      O => \full_mantissa[47]_i_16__2_n_0\
    );
\full_mantissa[47]_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multA(18),
      I1 => multA(19),
      I2 => \Aop_reg_n_0_[16]\,
      I3 => multA(17),
      O => \full_mantissa[47]_i_17__2_n_0\
    );
\full_mantissa[47]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(2),
      I1 => multB(3),
      I2 => multB(0),
      I3 => multB(1),
      O => \full_mantissa[47]_i_18__2_n_0\
    );
\full_mantissa[47]_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(18),
      I1 => multB(19),
      I2 => multB(16),
      I3 => multB(17),
      O => \full_mantissa[47]_i_19__2_n_0\
    );
\full_mantissa[47]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => full_mantissa(47),
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[0]\,
      O => full_exp
    );
\full_mantissa[47]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \full_mantissa[47]_i_3__2_n_0\,
      I1 => \multM__0_n_75\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      O => \full_mantissa[47]_i_2__2_n_0\
    );
\full_mantissa[47]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \full_mantissa[47]_i_4__2_n_0\,
      I1 => \full_mantissa[47]_i_5__2_n_0\,
      I2 => \full_mantissa[47]_i_6__2_n_0\,
      I3 => \full_mantissa[47]_i_7__2_n_0\,
      O => \full_mantissa[47]_i_3__2_n_0\
    );
\full_mantissa[47]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_8__2_n_0\,
      I1 => \Aop_reg_n_0_[14]\,
      I2 => \Aop_reg_n_0_[15]\,
      I3 => \Aop_reg_n_0_[12]\,
      I4 => \Aop_reg_n_0_[13]\,
      I5 => \full_mantissa[47]_i_9__2_n_0\,
      O => \full_mantissa[47]_i_4__2_n_0\
    );
\full_mantissa[47]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_10__2_n_0\,
      I1 => \Aop_reg_n_0_[31]\,
      I2 => p_0_in(7),
      I3 => p_0_in(5),
      I4 => p_0_in(6),
      I5 => \full_mantissa[47]_i_11__2_n_0\,
      O => \full_mantissa[47]_i_5__2_n_0\
    );
\full_mantissa[47]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_12__2_n_0\,
      I1 => multB(14),
      I2 => multB(15),
      I3 => multB(12),
      I4 => multB(13),
      I5 => \full_mantissa[47]_i_13__2_n_0\,
      O => \full_mantissa[47]_i_6__2_n_0\
    );
\full_mantissa[47]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_14__2_n_0\,
      I1 => \Bop_reg_n_0_[31]\,
      I2 => \Bop_reg_n_0_[30]\,
      I3 => \Bop_reg_n_0_[28]\,
      I4 => \Bop_reg_n_0_[29]\,
      I5 => \full_mantissa[47]_i_15__2_n_0\,
      O => \full_mantissa[47]_i_7__2_n_0\
    );
\full_mantissa[47]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[10]\,
      I1 => \Aop_reg_n_0_[11]\,
      I2 => \Aop_reg_n_0_[8]\,
      I3 => \Aop_reg_n_0_[9]\,
      O => \full_mantissa[47]_i_8__2_n_0\
    );
\full_mantissa[47]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[5]\,
      I1 => \Aop_reg_n_0_[4]\,
      I2 => \Aop_reg_n_0_[7]\,
      I3 => \Aop_reg_n_0_[6]\,
      I4 => \full_mantissa[47]_i_16__2_n_0\,
      O => \full_mantissa[47]_i_9__2_n_0\
    );
\full_mantissa_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(23),
      Q => \full_mantissa_reg_n_0_[23]\
    );
\full_mantissa_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(24),
      Q => \full_mantissa_reg_n_0_[24]\
    );
\full_mantissa_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(25),
      Q => \full_mantissa_reg_n_0_[25]\
    );
\full_mantissa_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(26),
      Q => \full_mantissa_reg_n_0_[26]\
    );
\full_mantissa_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(27),
      Q => \full_mantissa_reg_n_0_[27]\
    );
\full_mantissa_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(28),
      Q => \full_mantissa_reg_n_0_[28]\
    );
\full_mantissa_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(29),
      Q => \full_mantissa_reg_n_0_[29]\
    );
\full_mantissa_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(30),
      Q => \full_mantissa_reg_n_0_[30]\
    );
\full_mantissa_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(31),
      Q => \full_mantissa_reg_n_0_[31]\
    );
\full_mantissa_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(32),
      Q => \full_mantissa_reg_n_0_[32]\
    );
\full_mantissa_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(33),
      Q => \full_mantissa_reg_n_0_[33]\
    );
\full_mantissa_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(34),
      Q => \full_mantissa_reg_n_0_[34]\
    );
\full_mantissa_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(35),
      Q => \full_mantissa_reg_n_0_[35]\
    );
\full_mantissa_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(36),
      Q => \full_mantissa_reg_n_0_[36]\
    );
\full_mantissa_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(37),
      Q => \full_mantissa_reg_n_0_[37]\
    );
\full_mantissa_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(38),
      Q => \full_mantissa_reg_n_0_[38]\
    );
\full_mantissa_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(39),
      Q => \full_mantissa_reg_n_0_[39]\
    );
\full_mantissa_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(40),
      Q => \full_mantissa_reg_n_0_[40]\
    );
\full_mantissa_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(41),
      Q => \full_mantissa_reg_n_0_[41]\
    );
\full_mantissa_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(42),
      Q => \full_mantissa_reg_n_0_[42]\
    );
\full_mantissa_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(43),
      Q => \full_mantissa_reg_n_0_[43]\
    );
\full_mantissa_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(44),
      Q => \full_mantissa_reg_n_0_[44]\
    );
\full_mantissa_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(45),
      Q => \full_mantissa_reg_n_0_[45]\
    );
\full_mantissa_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(46),
      Q => \full_mantissa_reg_n_0_[46]\
    );
\full_mantissa_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_mantissa[47]_i_2__2_n_0\,
      Q => full_mantissa(47)
    );
\go_add_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \out\(0),
      I1 => \^done_mul\,
      I2 => \FSM_sequential_state_reg[3]\,
      I3 => go_add_reg_0,
      O => go_add_reg
    );
\go_mul_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00B8FFB800B8"
    )
        port map (
      I0 => \^done_mul\,
      I1 => \out\(1),
      I2 => control_i_3,
      I3 => \out\(2),
      I4 => done,
      I5 => \out\(3),
      O => go_mul_reg
    );
multM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => multB(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \Bop[31]_i_1__2_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multM_OVERFLOW_UNCONNECTED,
      P(47) => multM_n_58,
      P(46) => multM_n_59,
      P(45) => multM_n_60,
      P(44) => multM_n_61,
      P(43) => multM_n_62,
      P(42) => multM_n_63,
      P(41) => multM_n_64,
      P(40) => multM_n_65,
      P(39) => multM_n_66,
      P(38) => multM_n_67,
      P(37) => multM_n_68,
      P(36) => multM_n_69,
      P(35) => multM_n_70,
      P(34) => multM_n_71,
      P(33) => multM_n_72,
      P(32) => multM_n_73,
      P(31) => multM_n_74,
      P(30) => multM_n_75,
      P(29) => multM_n_76,
      P(28) => multM_n_77,
      P(27) => multM_n_78,
      P(26) => multM_n_79,
      P(25) => multM_n_80,
      P(24) => multM_n_81,
      P(23) => multM_n_82,
      P(22) => multM_n_83,
      P(21) => multM_n_84,
      P(20) => multM_n_85,
      P(19) => multM_n_86,
      P(18) => multM_n_87,
      P(17) => multM_n_88,
      P(16) => multM_n_89,
      P(15) => multM_n_90,
      P(14) => multM_n_91,
      P(13) => multM_n_92,
      P(12) => multM_n_93,
      P(11) => multM_n_94,
      P(10) => multM_n_95,
      P(9) => multM_n_96,
      P(8) => multM_n_97,
      P(7) => multM_n_98,
      P(6) => multM_n_99,
      P(5) => multM_n_100,
      P(4) => multM_n_101,
      P(3) => multM_n_102,
      P(2) => multM_n_103,
      P(1) => multM_n_104,
      P(0) => multM_n_105,
      PATTERNBDETECT => NLW_multM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multM_n_106,
      PCOUT(46) => multM_n_107,
      PCOUT(45) => multM_n_108,
      PCOUT(44) => multM_n_109,
      PCOUT(43) => multM_n_110,
      PCOUT(42) => multM_n_111,
      PCOUT(41) => multM_n_112,
      PCOUT(40) => multM_n_113,
      PCOUT(39) => multM_n_114,
      PCOUT(38) => multM_n_115,
      PCOUT(37) => multM_n_116,
      PCOUT(36) => multM_n_117,
      PCOUT(35) => multM_n_118,
      PCOUT(34) => multM_n_119,
      PCOUT(33) => multM_n_120,
      PCOUT(32) => multM_n_121,
      PCOUT(31) => multM_n_122,
      PCOUT(30) => multM_n_123,
      PCOUT(29) => multM_n_124,
      PCOUT(28) => multM_n_125,
      PCOUT(27) => multM_n_126,
      PCOUT(26) => multM_n_127,
      PCOUT(25) => multM_n_128,
      PCOUT(24) => multM_n_129,
      PCOUT(23) => multM_n_130,
      PCOUT(22) => multM_n_131,
      PCOUT(21) => multM_n_132,
      PCOUT(20) => multM_n_133,
      PCOUT(19) => multM_n_134,
      PCOUT(18) => multM_n_135,
      PCOUT(17) => multM_n_136,
      PCOUT(16) => multM_n_137,
      PCOUT(15) => multM_n_138,
      PCOUT(14) => multM_n_139,
      PCOUT(13) => multM_n_140,
      PCOUT(12) => multM_n_141,
      PCOUT(11) => multM_n_142,
      PCOUT(10) => multM_n_143,
      PCOUT(9) => multM_n_144,
      PCOUT(8) => multM_n_145,
      PCOUT(7) => multM_n_146,
      PCOUT(6) => multM_n_147,
      PCOUT(5) => multM_n_148,
      PCOUT(4) => multM_n_149,
      PCOUT(3) => multM_n_150,
      PCOUT(2) => multM_n_151,
      PCOUT(1) => multM_n_152,
      PCOUT(0) => multM_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multM_UNDERFLOW_UNCONNECTED
    );
\multM__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => multB(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_multM__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => multA(22 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_multM__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_multM__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_multM__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_multM__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_multM__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_multM__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \multM__0_n_75\,
      P(29) => \multM__0_n_76\,
      P(28) => \multM__0_n_77\,
      P(27) => \multM__0_n_78\,
      P(26) => \multM__0_n_79\,
      P(25) => \multM__0_n_80\,
      P(24) => \multM__0_n_81\,
      P(23) => \multM__0_n_82\,
      P(22) => \multM__0_n_83\,
      P(21) => \multM__0_n_84\,
      P(20) => \multM__0_n_85\,
      P(19) => \multM__0_n_86\,
      P(18) => \multM__0_n_87\,
      P(17) => \multM__0_n_88\,
      P(16) => \multM__0_n_89\,
      P(15) => \multM__0_n_90\,
      P(14) => \multM__0_n_91\,
      P(13) => \multM__0_n_92\,
      P(12) => \multM__0_n_93\,
      P(11) => \multM__0_n_94\,
      P(10) => \multM__0_n_95\,
      P(9) => \multM__0_n_96\,
      P(8) => \multM__0_n_97\,
      P(7) => \multM__0_n_98\,
      P(6) => \multM__0_n_99\,
      P(5) => \multM__0_n_100\,
      P(4) => \multM__0_n_101\,
      P(3) => \multM__0_n_102\,
      P(2) => \multM__0_n_103\,
      P(1) => \multM__0_n_104\,
      P(0) => \multM__0_n_105\,
      PATTERNBDETECT => \NLW_multM__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_multM__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => multM_n_106,
      PCIN(46) => multM_n_107,
      PCIN(45) => multM_n_108,
      PCIN(44) => multM_n_109,
      PCIN(43) => multM_n_110,
      PCIN(42) => multM_n_111,
      PCIN(41) => multM_n_112,
      PCIN(40) => multM_n_113,
      PCIN(39) => multM_n_114,
      PCIN(38) => multM_n_115,
      PCIN(37) => multM_n_116,
      PCIN(36) => multM_n_117,
      PCIN(35) => multM_n_118,
      PCIN(34) => multM_n_119,
      PCIN(33) => multM_n_120,
      PCIN(32) => multM_n_121,
      PCIN(31) => multM_n_122,
      PCIN(30) => multM_n_123,
      PCIN(29) => multM_n_124,
      PCIN(28) => multM_n_125,
      PCIN(27) => multM_n_126,
      PCIN(26) => multM_n_127,
      PCIN(25) => multM_n_128,
      PCIN(24) => multM_n_129,
      PCIN(23) => multM_n_130,
      PCIN(22) => multM_n_131,
      PCIN(21) => multM_n_132,
      PCIN(20) => multM_n_133,
      PCIN(19) => multM_n_134,
      PCIN(18) => multM_n_135,
      PCIN(17) => multM_n_136,
      PCIN(16) => multM_n_137,
      PCIN(15) => multM_n_138,
      PCIN(14) => multM_n_139,
      PCIN(13) => multM_n_140,
      PCIN(12) => multM_n_141,
      PCIN(11) => multM_n_142,
      PCIN(10) => multM_n_143,
      PCIN(9) => multM_n_144,
      PCIN(8) => multM_n_145,
      PCIN(7) => multM_n_146,
      PCIN(6) => multM_n_147,
      PCIN(5) => multM_n_148,
      PCIN(4) => multM_n_149,
      PCIN(3) => multM_n_150,
      PCIN(2) => multM_n_151,
      PCIN(1) => multM_n_152,
      PCIN(0) => multM_n_153,
      PCOUT(47 downto 0) => \NLW_multM__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_multM__0_UNDERFLOW_UNCONNECTED\
    );
\numB[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[0]\
    );
\numB[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(10),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[10]\
    );
\numB[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(11),
      O => \numB_reg[11]\
    );
\numB[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(12),
      O => \numB_reg[12]\
    );
\numB[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(13),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[13]\
    );
\numB[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(14),
      O => \numB_reg[14]\
    );
\numB[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DFB0133"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(15),
      O => \numB_reg[15]\
    );
\numB[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(16),
      O => \numB_reg[16]\
    );
\numB[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA032803"
    )
        port map (
      I0 => \^mul_result\(17),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[17]\
    );
\numB[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(18),
      O => \numB_reg[18]\
    );
\numB[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(19),
      O => \numB_reg[19]\
    );
\numB[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DFB0133"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(1),
      O => \numB_reg[1]\
    );
\numB[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(20),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[20]\
    );
\numB[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(21),
      O => \numB_reg[21]\
    );
\numB[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(22),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[22]\
    );
\numB[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B0B83"
    )
        port map (
      I0 => \^mul_result\(23),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(0)
    );
\numB[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8FBBC"
    )
        port map (
      I0 => \^mul_result\(24),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(1)
    );
\numB[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(25),
      O => \numB_reg[25]\
    );
\numB[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(26),
      O => \numB_reg[26]\
    );
\numB[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(27),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[27]\
    );
\numB[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(28),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[28]\
    );
\numB[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(29),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[29]\
    );
\numB[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(2),
      O => \numB_reg[2]\
    );
\numB[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(30),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[30]\
    );
\numB[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(31),
      O => \numB_reg[31]\
    );
\numB[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(3),
      O => \numB_reg[3]\
    );
\numB[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(4),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[4]\
    );
\numB[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(5),
      O => \numB_reg[5]\
    );
\numB[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DFB0133"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(6),
      O => \numB_reg[6]\
    );
\numB[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(7),
      O => \numB_reg[7]\
    );
\numB[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(8),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[8]\
    );
\numB[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DFB0133"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(9),
      O => \numB_reg[9]\
    );
\result[30]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => s00_axi_aresetn,
      I4 => \MULTIPLY_reg_n_0_[0]\,
      O => \result[30]_i_1__6_n_0\
    );
\result[30]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => full_mantissa(47),
      I2 => \MULTIPLY_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[8]\,
      I4 => \MULTIPLY_reg_n_0_[1]\,
      I5 => \MULTIPLY_reg_n_0_[2]\,
      O => \result[30]_i_2__2_n_0\
    );
\result[31]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => R_sign_reg_n_0,
      I1 => \result[30]_i_2__2_n_0\,
      I2 => \^mul_result\(31),
      O => \result[31]_i_1__5_n_0\
    );
\result_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[23]\,
      Q => \^mul_result\(0),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[33]\,
      Q => \^mul_result\(10),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[34]\,
      Q => \^mul_result\(11),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[35]\,
      Q => \^mul_result\(12),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[36]\,
      Q => \^mul_result\(13),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[37]\,
      Q => \^mul_result\(14),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[38]\,
      Q => \^mul_result\(15),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[39]\,
      Q => \^mul_result\(16),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[40]\,
      Q => \^mul_result\(17),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[41]\,
      Q => \^mul_result\(18),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[42]\,
      Q => \^mul_result\(19),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[24]\,
      Q => \^mul_result\(1),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[43]\,
      Q => \^mul_result\(20),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[44]\,
      Q => \^mul_result\(21),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[45]\,
      Q => \^mul_result\(22),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_exp_reg_n_0_[0]\,
      Q => \^mul_result\(23),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_exp_reg_n_0_[1]\,
      Q => \^mul_result\(24),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_exp_reg_n_0_[2]\,
      Q => \^mul_result\(25),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_exp_reg_n_0_[3]\,
      Q => \^mul_result\(26),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_exp_reg_n_0_[4]\,
      Q => \^mul_result\(27),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_exp_reg_n_0_[5]\,
      Q => \^mul_result\(28),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_exp_reg_n_0_[6]\,
      Q => \^mul_result\(29),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[25]\,
      Q => \^mul_result\(2),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_exp_reg_n_0_[7]\,
      Q => \^mul_result\(30),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1__5_n_0\,
      Q => \^mul_result\(31),
      R => '0'
    );
\result_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[26]\,
      Q => \^mul_result\(3),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[27]\,
      Q => \^mul_result\(4),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[28]\,
      Q => \^mul_result\(5),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[29]\,
      Q => \^mul_result\(6),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[30]\,
      Q => \^mul_result\(7),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[31]\,
      Q => \^mul_result\(8),
      S => \result[30]_i_1__6_n_0\
    );
\result_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__2_n_0\,
      D => \full_mantissa_reg_n_0_[32]\,
      Q => \^mul_result\(9),
      S => \result[30]_i_1__6_n_0\
    );
\y0[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F00F808"
    )
        port map (
      I0 => \^done_mul\,
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => done,
      I4 => \out\(2),
      I5 => \out\(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_MULT_11 is
  port (
    done_mul : out STD_LOGIC;
    \numB_reg[8]\ : out STD_LOGIC;
    mul_result : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \numB_reg[14]\ : out STD_LOGIC;
    \numB_reg[30]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \numB_reg[25]\ : out STD_LOGIC;
    \numB_reg[22]\ : out STD_LOGIC;
    \numB_reg[21]\ : out STD_LOGIC;
    \numB_reg[17]\ : out STD_LOGIC;
    \numB_reg[16]\ : out STD_LOGIC;
    \numB_reg[13]\ : out STD_LOGIC;
    \numB_reg[12]\ : out STD_LOGIC;
    \numB_reg[11]\ : out STD_LOGIC;
    \numB_reg[5]\ : out STD_LOGIC;
    \numB_reg[23]\ : out STD_LOGIC;
    \numB_reg[7]\ : out STD_LOGIC;
    go_mul_reg : out STD_LOGIC;
    go_add_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    done : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    go : in STD_LOGIC;
    valid_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[3]\ : in STD_LOGIC;
    go_add_reg_0 : in STD_LOGIC;
    \numB_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_MULT_11 : entity is "FPP_MULT";
end design_1_b_filter_0_1_FPP_MULT_11;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_MULT_11 is
  signal \Aop_reg_n_0_[0]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[10]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[11]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[12]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[13]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[14]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[15]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[16]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[1]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[2]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[31]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[3]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[4]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[5]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[6]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[7]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[8]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[9]\ : STD_LOGIC;
  signal \Bop[31]_i_1_n_0\ : STD_LOGIC;
  signal \Bop_reg_n_0_[23]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[24]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[25]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[26]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[27]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[28]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[29]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[30]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[31]\ : STD_LOGIC;
  signal \MULTIPLY[0]_i_1_n_0\ : STD_LOGIC;
  signal \MULTIPLY[1]_i_1_n_0\ : STD_LOGIC;
  signal \MULTIPLY[2]_i_1_n_0\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[0]\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[1]\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[2]\ : STD_LOGIC;
  signal R_sign_i_1_n_0 : STD_LOGIC;
  signal R_sign_i_2_n_0 : STD_LOGIC;
  signal R_sign_reg_n_0 : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal \^done_mul\ : STD_LOGIC;
  signal full_exp : STD_LOGIC;
  signal full_exp0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \full_exp0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_1\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_2\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_3\ : STD_LOGIC;
  signal \full_exp0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal full_exp0_carry_i_1_n_0 : STD_LOGIC;
  signal full_exp0_carry_i_2_n_0 : STD_LOGIC;
  signal full_exp0_carry_i_3_n_0 : STD_LOGIC;
  signal full_exp0_carry_i_4_n_0 : STD_LOGIC;
  signal full_exp0_carry_n_0 : STD_LOGIC;
  signal full_exp0_carry_n_1 : STD_LOGIC;
  signal full_exp0_carry_n_2 : STD_LOGIC;
  signal full_exp0_carry_n_3 : STD_LOGIC;
  signal \full_exp[0]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[1]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[2]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[3]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[3]_i_2_n_0\ : STD_LOGIC;
  signal \full_exp[4]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[4]_i_2_n_0\ : STD_LOGIC;
  signal \full_exp[5]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[5]_i_2_n_0\ : STD_LOGIC;
  signal \full_exp[6]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[7]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[7]_i_2_n_0\ : STD_LOGIC;
  signal \full_exp[8]_i_1_n_0\ : STD_LOGIC;
  signal \full_exp[8]_i_2_n_0\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[8]\ : STD_LOGIC;
  signal full_mantissa : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \full_mantissa[47]_i_10_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_11_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_12_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_13_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_14_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_15_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_16_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_17_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_18_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_19_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_2_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_3_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_4_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_5_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_6_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_7_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_8_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_9_n_0\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[25]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[26]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[27]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[28]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[29]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[30]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[31]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[32]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[33]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[34]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[35]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[36]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[37]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[38]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[39]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[40]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[41]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[42]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[43]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[44]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[45]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[46]\ : STD_LOGIC;
  signal \^mul_result\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal multA : STD_LOGIC_VECTOR ( 22 downto 17 );
  signal multB : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \multM__0_n_100\ : STD_LOGIC;
  signal \multM__0_n_101\ : STD_LOGIC;
  signal \multM__0_n_102\ : STD_LOGIC;
  signal \multM__0_n_103\ : STD_LOGIC;
  signal \multM__0_n_104\ : STD_LOGIC;
  signal \multM__0_n_105\ : STD_LOGIC;
  signal \multM__0_n_75\ : STD_LOGIC;
  signal \multM__0_n_76\ : STD_LOGIC;
  signal \multM__0_n_77\ : STD_LOGIC;
  signal \multM__0_n_78\ : STD_LOGIC;
  signal \multM__0_n_79\ : STD_LOGIC;
  signal \multM__0_n_80\ : STD_LOGIC;
  signal \multM__0_n_81\ : STD_LOGIC;
  signal \multM__0_n_82\ : STD_LOGIC;
  signal \multM__0_n_83\ : STD_LOGIC;
  signal \multM__0_n_84\ : STD_LOGIC;
  signal \multM__0_n_85\ : STD_LOGIC;
  signal \multM__0_n_86\ : STD_LOGIC;
  signal \multM__0_n_87\ : STD_LOGIC;
  signal \multM__0_n_88\ : STD_LOGIC;
  signal \multM__0_n_89\ : STD_LOGIC;
  signal \multM__0_n_90\ : STD_LOGIC;
  signal \multM__0_n_91\ : STD_LOGIC;
  signal \multM__0_n_92\ : STD_LOGIC;
  signal \multM__0_n_93\ : STD_LOGIC;
  signal \multM__0_n_94\ : STD_LOGIC;
  signal \multM__0_n_95\ : STD_LOGIC;
  signal \multM__0_n_96\ : STD_LOGIC;
  signal \multM__0_n_97\ : STD_LOGIC;
  signal \multM__0_n_98\ : STD_LOGIC;
  signal \multM__0_n_99\ : STD_LOGIC;
  signal multM_n_100 : STD_LOGIC;
  signal multM_n_101 : STD_LOGIC;
  signal multM_n_102 : STD_LOGIC;
  signal multM_n_103 : STD_LOGIC;
  signal multM_n_104 : STD_LOGIC;
  signal multM_n_105 : STD_LOGIC;
  signal multM_n_106 : STD_LOGIC;
  signal multM_n_107 : STD_LOGIC;
  signal multM_n_108 : STD_LOGIC;
  signal multM_n_109 : STD_LOGIC;
  signal multM_n_110 : STD_LOGIC;
  signal multM_n_111 : STD_LOGIC;
  signal multM_n_112 : STD_LOGIC;
  signal multM_n_113 : STD_LOGIC;
  signal multM_n_114 : STD_LOGIC;
  signal multM_n_115 : STD_LOGIC;
  signal multM_n_116 : STD_LOGIC;
  signal multM_n_117 : STD_LOGIC;
  signal multM_n_118 : STD_LOGIC;
  signal multM_n_119 : STD_LOGIC;
  signal multM_n_120 : STD_LOGIC;
  signal multM_n_121 : STD_LOGIC;
  signal multM_n_122 : STD_LOGIC;
  signal multM_n_123 : STD_LOGIC;
  signal multM_n_124 : STD_LOGIC;
  signal multM_n_125 : STD_LOGIC;
  signal multM_n_126 : STD_LOGIC;
  signal multM_n_127 : STD_LOGIC;
  signal multM_n_128 : STD_LOGIC;
  signal multM_n_129 : STD_LOGIC;
  signal multM_n_130 : STD_LOGIC;
  signal multM_n_131 : STD_LOGIC;
  signal multM_n_132 : STD_LOGIC;
  signal multM_n_133 : STD_LOGIC;
  signal multM_n_134 : STD_LOGIC;
  signal multM_n_135 : STD_LOGIC;
  signal multM_n_136 : STD_LOGIC;
  signal multM_n_137 : STD_LOGIC;
  signal multM_n_138 : STD_LOGIC;
  signal multM_n_139 : STD_LOGIC;
  signal multM_n_140 : STD_LOGIC;
  signal multM_n_141 : STD_LOGIC;
  signal multM_n_142 : STD_LOGIC;
  signal multM_n_143 : STD_LOGIC;
  signal multM_n_144 : STD_LOGIC;
  signal multM_n_145 : STD_LOGIC;
  signal multM_n_146 : STD_LOGIC;
  signal multM_n_147 : STD_LOGIC;
  signal multM_n_148 : STD_LOGIC;
  signal multM_n_149 : STD_LOGIC;
  signal multM_n_150 : STD_LOGIC;
  signal multM_n_151 : STD_LOGIC;
  signal multM_n_152 : STD_LOGIC;
  signal multM_n_153 : STD_LOGIC;
  signal multM_n_58 : STD_LOGIC;
  signal multM_n_59 : STD_LOGIC;
  signal multM_n_60 : STD_LOGIC;
  signal multM_n_61 : STD_LOGIC;
  signal multM_n_62 : STD_LOGIC;
  signal multM_n_63 : STD_LOGIC;
  signal multM_n_64 : STD_LOGIC;
  signal multM_n_65 : STD_LOGIC;
  signal multM_n_66 : STD_LOGIC;
  signal multM_n_67 : STD_LOGIC;
  signal multM_n_68 : STD_LOGIC;
  signal multM_n_69 : STD_LOGIC;
  signal multM_n_70 : STD_LOGIC;
  signal multM_n_71 : STD_LOGIC;
  signal multM_n_72 : STD_LOGIC;
  signal multM_n_73 : STD_LOGIC;
  signal multM_n_74 : STD_LOGIC;
  signal multM_n_75 : STD_LOGIC;
  signal multM_n_76 : STD_LOGIC;
  signal multM_n_77 : STD_LOGIC;
  signal multM_n_78 : STD_LOGIC;
  signal multM_n_79 : STD_LOGIC;
  signal multM_n_80 : STD_LOGIC;
  signal multM_n_81 : STD_LOGIC;
  signal multM_n_82 : STD_LOGIC;
  signal multM_n_83 : STD_LOGIC;
  signal multM_n_84 : STD_LOGIC;
  signal multM_n_85 : STD_LOGIC;
  signal multM_n_86 : STD_LOGIC;
  signal multM_n_87 : STD_LOGIC;
  signal multM_n_88 : STD_LOGIC;
  signal multM_n_89 : STD_LOGIC;
  signal multM_n_90 : STD_LOGIC;
  signal multM_n_91 : STD_LOGIC;
  signal multM_n_92 : STD_LOGIC;
  signal multM_n_93 : STD_LOGIC;
  signal multM_n_94 : STD_LOGIC;
  signal multM_n_95 : STD_LOGIC;
  signal multM_n_96 : STD_LOGIC;
  signal multM_n_97 : STD_LOGIC;
  signal multM_n_98 : STD_LOGIC;
  signal multM_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 46 downto 23 );
  signal \result[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \result[30]_i_2_n_0\ : STD_LOGIC;
  signal \result[31]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_full_exp0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_full_exp0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_multM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multM__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_multM__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_multM__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multM__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_multM__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of R_sign_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \full_exp[4]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \full_exp[5]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \full_exp[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \full_exp[8]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \full_mantissa[42]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \full_mantissa[47]_i_2\ : label is "soft_lutpair72";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \multM__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
  done_mul <= \^done_mul\;
  mul_result(31 downto 0) <= \^mul_result\(31 downto 0);
\Aop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(0),
      Q => \Aop_reg_n_0_[0]\,
      R => '0'
    );
\Aop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(10),
      Q => \Aop_reg_n_0_[10]\,
      R => '0'
    );
\Aop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(11),
      Q => \Aop_reg_n_0_[11]\,
      R => '0'
    );
\Aop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(12),
      Q => \Aop_reg_n_0_[12]\,
      R => '0'
    );
\Aop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(13),
      Q => \Aop_reg_n_0_[13]\,
      R => '0'
    );
\Aop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(14),
      Q => \Aop_reg_n_0_[14]\,
      R => '0'
    );
\Aop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(15),
      Q => \Aop_reg_n_0_[15]\,
      R => '0'
    );
\Aop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(16),
      Q => \Aop_reg_n_0_[16]\,
      R => '0'
    );
\Aop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(17),
      Q => multA(17),
      R => '0'
    );
\Aop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(18),
      Q => multA(18),
      R => '0'
    );
\Aop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(19),
      Q => multA(19),
      R => '0'
    );
\Aop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(1),
      Q => \Aop_reg_n_0_[1]\,
      R => '0'
    );
\Aop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(20),
      Q => multA(20),
      R => '0'
    );
\Aop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(21),
      Q => multA(21),
      R => '0'
    );
\Aop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(22),
      Q => multA(22),
      R => '0'
    );
\Aop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(23),
      Q => p_0_in(0),
      R => '0'
    );
\Aop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(24),
      Q => p_0_in(1),
      R => '0'
    );
\Aop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(25),
      Q => p_0_in(2),
      R => '0'
    );
\Aop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(26),
      Q => p_0_in(3),
      R => '0'
    );
\Aop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(27),
      Q => p_0_in(4),
      R => '0'
    );
\Aop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(28),
      Q => p_0_in(5),
      R => '0'
    );
\Aop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(29),
      Q => p_0_in(6),
      R => '0'
    );
\Aop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(2),
      Q => \Aop_reg_n_0_[2]\,
      R => '0'
    );
\Aop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(30),
      Q => p_0_in(7),
      R => '0'
    );
\Aop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(31),
      Q => \Aop_reg_n_0_[31]\,
      R => '0'
    );
\Aop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(3),
      Q => \Aop_reg_n_0_[3]\,
      R => '0'
    );
\Aop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(4),
      Q => \Aop_reg_n_0_[4]\,
      R => '0'
    );
\Aop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(5),
      Q => \Aop_reg_n_0_[5]\,
      R => '0'
    );
\Aop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(6),
      Q => \Aop_reg_n_0_[6]\,
      R => '0'
    );
\Aop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(7),
      Q => \Aop_reg_n_0_[7]\,
      R => '0'
    );
\Aop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(8),
      Q => \Aop_reg_n_0_[8]\,
      R => '0'
    );
\Aop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => Q(9),
      Q => \Aop_reg_n_0_[9]\,
      R => '0'
    );
\Bop[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => go,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => \MULTIPLY_reg_n_0_[0]\,
      O => \Bop[31]_i_1_n_0\
    );
\Bop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(0),
      Q => multB(0),
      R => '0'
    );
\Bop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(10),
      Q => multB(10),
      R => '0'
    );
\Bop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(11),
      Q => multB(11),
      R => '0'
    );
\Bop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(12),
      Q => multB(12),
      R => '0'
    );
\Bop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(13),
      Q => multB(13),
      R => '0'
    );
\Bop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(14),
      Q => multB(14),
      R => '0'
    );
\Bop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(15),
      Q => multB(15),
      R => '0'
    );
\Bop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(16),
      Q => multB(16),
      R => '0'
    );
\Bop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(17),
      Q => multB(17),
      R => '0'
    );
\Bop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(18),
      Q => multB(18),
      R => '0'
    );
\Bop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(19),
      Q => multB(19),
      R => '0'
    );
\Bop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(1),
      Q => multB(1),
      R => '0'
    );
\Bop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(20),
      Q => multB(20),
      R => '0'
    );
\Bop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(21),
      Q => multB(21),
      R => '0'
    );
\Bop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(22),
      Q => multB(22),
      R => '0'
    );
\Bop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(23),
      Q => \Bop_reg_n_0_[23]\,
      R => '0'
    );
\Bop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(24),
      Q => \Bop_reg_n_0_[24]\,
      R => '0'
    );
\Bop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(25),
      Q => \Bop_reg_n_0_[25]\,
      R => '0'
    );
\Bop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(26),
      Q => \Bop_reg_n_0_[26]\,
      R => '0'
    );
\Bop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(27),
      Q => \Bop_reg_n_0_[27]\,
      R => '0'
    );
\Bop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(28),
      Q => \Bop_reg_n_0_[28]\,
      R => '0'
    );
\Bop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(29),
      Q => \Bop_reg_n_0_[29]\,
      R => '0'
    );
\Bop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(2),
      Q => multB(2),
      R => '0'
    );
\Bop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(30),
      Q => \Bop_reg_n_0_[30]\,
      R => '0'
    );
\Bop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(31),
      Q => \Bop_reg_n_0_[31]\,
      R => '0'
    );
\Bop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(3),
      Q => multB(3),
      R => '0'
    );
\Bop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(4),
      Q => multB(4),
      R => '0'
    );
\Bop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(5),
      Q => multB(5),
      R => '0'
    );
\Bop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(6),
      Q => multB(6),
      R => '0'
    );
\Bop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(7),
      Q => multB(7),
      R => '0'
    );
\Bop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(8),
      Q => multB(8),
      R => '0'
    );
\Bop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1_n_0\,
      D => \numB_reg[31]\(9),
      Q => multB(9),
      R => '0'
    );
\MULTIPLY[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DC001F001C"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => full_mantissa(47),
      O => \MULTIPLY[0]_i_1_n_0\
    );
\MULTIPLY[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DC001C"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => full_mantissa(47),
      O => \MULTIPLY[1]_i_1_n_0\
    );
\MULTIPLY[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320002003E000E0"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => full_mantissa(47),
      O => \MULTIPLY[2]_i_1_n_0\
    );
\MULTIPLY_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[0]_i_1_n_0\,
      Q => \MULTIPLY_reg_n_0_[0]\
    );
\MULTIPLY_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[1]_i_1_n_0\,
      Q => \MULTIPLY_reg_n_0_[1]\
    );
\MULTIPLY_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[2]_i_1_n_0\,
      Q => \MULTIPLY_reg_n_0_[2]\
    );
R_sign_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \Bop_reg_n_0_[31]\,
      I1 => \Aop_reg_n_0_[31]\,
      I2 => \full_mantissa[47]_i_3_n_0\,
      I3 => R_sign_i_2_n_0,
      I4 => R_sign_reg_n_0,
      O => R_sign_i_1_n_0
    );
R_sign_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \MULTIPLY_reg_n_0_[2]\,
      I3 => \MULTIPLY_reg_n_0_[0]\,
      O => R_sign_i_2_n_0
    );
R_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => R_sign_i_1_n_0,
      Q => R_sign_reg_n_0,
      R => '0'
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[0]\,
      I1 => done_i_2_n_0,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \full_exp_reg_n_0_[8]\,
      I4 => done_i_3_n_0,
      I5 => \^done_mul\,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => go,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0074007400333333"
    )
        port map (
      I0 => full_mantissa(47),
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => \MULTIPLY_reg_n_0_[1]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => done_i_1_n_0,
      Q => \^done_mul\
    );
full_exp0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_exp0_carry_n_0,
      CO(2) => full_exp0_carry_n_1,
      CO(1) => full_exp0_carry_n_2,
      CO(0) => full_exp0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => p_0_in(3 downto 0),
      O(3 downto 0) => full_exp0(3 downto 0),
      S(3) => full_exp0_carry_i_1_n_0,
      S(2) => full_exp0_carry_i_2_n_0,
      S(1) => full_exp0_carry_i_3_n_0,
      S(0) => full_exp0_carry_i_4_n_0
    );
\full_exp0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => full_exp0_carry_n_0,
      CO(3) => \full_exp0_carry__0_n_0\,
      CO(2) => \full_exp0_carry__0_n_1\,
      CO(1) => \full_exp0_carry__0_n_2\,
      CO(0) => \full_exp0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(7 downto 4),
      O(3 downto 0) => full_exp0(7 downto 4),
      S(3) => \full_exp0_carry__0_i_1_n_0\,
      S(2) => \full_exp0_carry__0_i_2_n_0\,
      S(1) => \full_exp0_carry__0_i_3_n_0\,
      S(0) => \full_exp0_carry__0_i_4_n_0\
    );
\full_exp0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Bop_reg_n_0_[30]\,
      I1 => p_0_in(7),
      O => \full_exp0_carry__0_i_1_n_0\
    );
\full_exp0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \Bop_reg_n_0_[29]\,
      O => \full_exp0_carry__0_i_2_n_0\
    );
\full_exp0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \Bop_reg_n_0_[28]\,
      O => \full_exp0_carry__0_i_3_n_0\
    );
\full_exp0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \Bop_reg_n_0_[27]\,
      O => \full_exp0_carry__0_i_4_n_0\
    );
\full_exp0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \full_exp0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_full_exp0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_full_exp0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => full_exp0(8),
      S(3 downto 1) => B"000",
      S(0) => \full_exp0_carry__1_i_1_n_0\
    );
\full_exp0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Bop_reg_n_0_[30]\,
      O => \full_exp0_carry__1_i_1_n_0\
    );
full_exp0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \Bop_reg_n_0_[26]\,
      O => full_exp0_carry_i_1_n_0
    );
full_exp0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \Bop_reg_n_0_[25]\,
      O => full_exp0_carry_i_2_n_0
    );
full_exp0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \Bop_reg_n_0_[24]\,
      O => full_exp0_carry_i_3_n_0
    );
full_exp0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \Bop_reg_n_0_[23]\,
      O => full_exp0_carry_i_4_n_0
    );
\full_exp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => full_exp0(0),
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[0]_i_1_n_0\
    );
\full_exp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(1),
      I4 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[1]_i_1_n_0\
    );
\full_exp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[2]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(2),
      I5 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[2]_i_1_n_0\
    );
\full_exp[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[3]_i_2_n_0\,
      I1 => \full_exp_reg_n_0_[3]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(3),
      I4 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[3]_i_1_n_0\
    );
\full_exp[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \full_exp_reg_n_0_[2]\,
      I1 => \full_exp_reg_n_0_[0]\,
      I2 => \full_exp_reg_n_0_[1]\,
      O => \full_exp[3]_i_2_n_0\
    );
\full_exp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[4]_i_2_n_0\,
      I1 => \full_exp_reg_n_0_[4]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(4),
      I4 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[4]_i_1_n_0\
    );
\full_exp[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[3]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[2]\,
      O => \full_exp[4]_i_2_n_0\
    );
\full_exp[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[5]_i_2_n_0\,
      I1 => \full_exp_reg_n_0_[5]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(5),
      I4 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[5]_i_1_n_0\
    );
\full_exp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[4]\,
      I1 => \full_exp_reg_n_0_[2]\,
      I2 => \full_exp_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[1]\,
      I4 => \full_exp_reg_n_0_[3]\,
      O => \full_exp[5]_i_2_n_0\
    );
\full_exp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[7]_i_2_n_0\,
      I1 => \full_exp_reg_n_0_[6]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(6),
      I4 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[6]_i_1_n_0\
    );
\full_exp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp[7]_i_2_n_0\,
      I1 => \full_exp_reg_n_0_[6]\,
      I2 => \full_exp_reg_n_0_[7]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(7),
      I5 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[7]_i_1_n_0\
    );
\full_exp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[5]\,
      I1 => \full_exp_reg_n_0_[3]\,
      I2 => \full_exp_reg_n_0_[1]\,
      I3 => \full_exp_reg_n_0_[0]\,
      I4 => \full_exp_reg_n_0_[2]\,
      I5 => \full_exp_reg_n_0_[4]\,
      O => \full_exp[7]_i_2_n_0\
    );
\full_exp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp[8]_i_2_n_0\,
      I1 => \full_exp_reg_n_0_[7]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(8),
      I5 => \full_mantissa[47]_i_3_n_0\,
      O => \full_exp[8]_i_1_n_0\
    );
\full_exp[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \full_exp_reg_n_0_[6]\,
      I1 => \full_exp[7]_i_2_n_0\,
      O => \full_exp[8]_i_2_n_0\
    );
\full_exp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[0]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[0]\
    );
\full_exp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[1]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[1]\
    );
\full_exp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[2]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[2]\
    );
\full_exp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[3]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[3]\
    );
\full_exp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[4]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[4]\
    );
\full_exp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[5]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[5]\
    );
\full_exp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[6]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[6]\
    );
\full_exp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[7]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[7]\
    );
\full_exp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[8]_i_1_n_0\,
      Q => \full_exp_reg_n_0_[8]\
    );
\full_mantissa[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[24]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_99\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(23)
    );
\full_mantissa[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[25]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_98\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(24)
    );
\full_mantissa[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[26]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_97\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(25)
    );
\full_mantissa[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[27]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_96\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(26)
    );
\full_mantissa[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[28]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_95\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(27)
    );
\full_mantissa[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[29]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_94\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(28)
    );
\full_mantissa[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[30]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_93\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(29)
    );
\full_mantissa[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[31]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_92\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(30)
    );
\full_mantissa[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[32]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_91\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(31)
    );
\full_mantissa[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[33]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_90\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(32)
    );
\full_mantissa[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[34]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_89\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(33)
    );
\full_mantissa[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[35]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_88\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(34)
    );
\full_mantissa[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[36]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_87\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(35)
    );
\full_mantissa[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[37]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_86\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(36)
    );
\full_mantissa[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[38]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_85\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(37)
    );
\full_mantissa[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[39]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_84\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(38)
    );
\full_mantissa[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[40]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_83\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(39)
    );
\full_mantissa[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[41]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_82\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(40)
    );
\full_mantissa[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[42]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_81\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(41)
    );
\full_mantissa[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[43]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_80\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(42)
    );
\full_mantissa[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[44]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_79\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(43)
    );
\full_mantissa[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[45]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_78\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(44)
    );
\full_mantissa[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[46]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_77\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(45)
    );
\full_mantissa[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => full_mantissa(47),
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_76\,
      I3 => \full_mantissa[47]_i_3_n_0\,
      O => \p_0_in__0\(46)
    );
\full_mantissa[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => full_mantissa(47),
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[0]\,
      O => full_exp
    );
\full_mantissa[47]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \full_mantissa[47]_i_10_n_0\
    );
\full_mantissa[47]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multA(21),
      I1 => multA(20),
      I2 => p_0_in(0),
      I3 => multA(22),
      I4 => \full_mantissa[47]_i_17_n_0\,
      O => \full_mantissa[47]_i_11_n_0\
    );
\full_mantissa[47]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(10),
      I1 => multB(11),
      I2 => multB(8),
      I3 => multB(9),
      O => \full_mantissa[47]_i_12_n_0\
    );
\full_mantissa[47]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multB(5),
      I1 => multB(4),
      I2 => multB(7),
      I3 => multB(6),
      I4 => \full_mantissa[47]_i_18_n_0\,
      O => \full_mantissa[47]_i_13_n_0\
    );
\full_mantissa[47]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Bop_reg_n_0_[26]\,
      I1 => \Bop_reg_n_0_[27]\,
      I2 => \Bop_reg_n_0_[24]\,
      I3 => \Bop_reg_n_0_[25]\,
      O => \full_mantissa[47]_i_14_n_0\
    );
\full_mantissa[47]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multB(21),
      I1 => multB(20),
      I2 => \Bop_reg_n_0_[23]\,
      I3 => multB(22),
      I4 => \full_mantissa[47]_i_19_n_0\,
      O => \full_mantissa[47]_i_15_n_0\
    );
\full_mantissa[47]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[2]\,
      I1 => \Aop_reg_n_0_[3]\,
      I2 => \Aop_reg_n_0_[0]\,
      I3 => \Aop_reg_n_0_[1]\,
      O => \full_mantissa[47]_i_16_n_0\
    );
\full_mantissa[47]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multA(18),
      I1 => multA(19),
      I2 => \Aop_reg_n_0_[16]\,
      I3 => multA(17),
      O => \full_mantissa[47]_i_17_n_0\
    );
\full_mantissa[47]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(2),
      I1 => multB(3),
      I2 => multB(0),
      I3 => multB(1),
      O => \full_mantissa[47]_i_18_n_0\
    );
\full_mantissa[47]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(18),
      I1 => multB(19),
      I2 => multB(16),
      I3 => multB(17),
      O => \full_mantissa[47]_i_19_n_0\
    );
\full_mantissa[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \full_mantissa[47]_i_3_n_0\,
      I1 => \multM__0_n_75\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      O => \full_mantissa[47]_i_2_n_0\
    );
\full_mantissa[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \full_mantissa[47]_i_4_n_0\,
      I1 => \full_mantissa[47]_i_5_n_0\,
      I2 => \full_mantissa[47]_i_6_n_0\,
      I3 => \full_mantissa[47]_i_7_n_0\,
      O => \full_mantissa[47]_i_3_n_0\
    );
\full_mantissa[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_8_n_0\,
      I1 => \Aop_reg_n_0_[14]\,
      I2 => \Aop_reg_n_0_[15]\,
      I3 => \Aop_reg_n_0_[12]\,
      I4 => \Aop_reg_n_0_[13]\,
      I5 => \full_mantissa[47]_i_9_n_0\,
      O => \full_mantissa[47]_i_4_n_0\
    );
\full_mantissa[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_10_n_0\,
      I1 => \Aop_reg_n_0_[31]\,
      I2 => p_0_in(7),
      I3 => p_0_in(5),
      I4 => p_0_in(6),
      I5 => \full_mantissa[47]_i_11_n_0\,
      O => \full_mantissa[47]_i_5_n_0\
    );
\full_mantissa[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_12_n_0\,
      I1 => multB(14),
      I2 => multB(15),
      I3 => multB(12),
      I4 => multB(13),
      I5 => \full_mantissa[47]_i_13_n_0\,
      O => \full_mantissa[47]_i_6_n_0\
    );
\full_mantissa[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_14_n_0\,
      I1 => \Bop_reg_n_0_[31]\,
      I2 => \Bop_reg_n_0_[30]\,
      I3 => \Bop_reg_n_0_[28]\,
      I4 => \Bop_reg_n_0_[29]\,
      I5 => \full_mantissa[47]_i_15_n_0\,
      O => \full_mantissa[47]_i_7_n_0\
    );
\full_mantissa[47]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[10]\,
      I1 => \Aop_reg_n_0_[11]\,
      I2 => \Aop_reg_n_0_[8]\,
      I3 => \Aop_reg_n_0_[9]\,
      O => \full_mantissa[47]_i_8_n_0\
    );
\full_mantissa[47]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[5]\,
      I1 => \Aop_reg_n_0_[4]\,
      I2 => \Aop_reg_n_0_[7]\,
      I3 => \Aop_reg_n_0_[6]\,
      I4 => \full_mantissa[47]_i_16_n_0\,
      O => \full_mantissa[47]_i_9_n_0\
    );
\full_mantissa_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(23),
      Q => \full_mantissa_reg_n_0_[23]\
    );
\full_mantissa_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(24),
      Q => \full_mantissa_reg_n_0_[24]\
    );
\full_mantissa_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(25),
      Q => \full_mantissa_reg_n_0_[25]\
    );
\full_mantissa_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(26),
      Q => \full_mantissa_reg_n_0_[26]\
    );
\full_mantissa_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(27),
      Q => \full_mantissa_reg_n_0_[27]\
    );
\full_mantissa_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(28),
      Q => \full_mantissa_reg_n_0_[28]\
    );
\full_mantissa_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(29),
      Q => \full_mantissa_reg_n_0_[29]\
    );
\full_mantissa_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(30),
      Q => \full_mantissa_reg_n_0_[30]\
    );
\full_mantissa_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(31),
      Q => \full_mantissa_reg_n_0_[31]\
    );
\full_mantissa_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(32),
      Q => \full_mantissa_reg_n_0_[32]\
    );
\full_mantissa_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(33),
      Q => \full_mantissa_reg_n_0_[33]\
    );
\full_mantissa_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(34),
      Q => \full_mantissa_reg_n_0_[34]\
    );
\full_mantissa_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(35),
      Q => \full_mantissa_reg_n_0_[35]\
    );
\full_mantissa_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(36),
      Q => \full_mantissa_reg_n_0_[36]\
    );
\full_mantissa_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(37),
      Q => \full_mantissa_reg_n_0_[37]\
    );
\full_mantissa_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(38),
      Q => \full_mantissa_reg_n_0_[38]\
    );
\full_mantissa_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(39),
      Q => \full_mantissa_reg_n_0_[39]\
    );
\full_mantissa_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(40),
      Q => \full_mantissa_reg_n_0_[40]\
    );
\full_mantissa_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(41),
      Q => \full_mantissa_reg_n_0_[41]\
    );
\full_mantissa_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(42),
      Q => \full_mantissa_reg_n_0_[42]\
    );
\full_mantissa_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(43),
      Q => \full_mantissa_reg_n_0_[43]\
    );
\full_mantissa_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(44),
      Q => \full_mantissa_reg_n_0_[44]\
    );
\full_mantissa_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(45),
      Q => \full_mantissa_reg_n_0_[45]\
    );
\full_mantissa_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(46),
      Q => \full_mantissa_reg_n_0_[46]\
    );
\full_mantissa_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_mantissa[47]_i_2_n_0\,
      Q => full_mantissa(47)
    );
go_add_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \out\(0),
      I1 => \^done_mul\,
      I2 => \FSM_sequential_state_reg[3]\,
      I3 => go_add_reg_0,
      O => go_add_reg
    );
go_mul_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00B8FFB800B8"
    )
        port map (
      I0 => \^done_mul\,
      I1 => \out\(1),
      I2 => valid_i_reg,
      I3 => \out\(2),
      I4 => done,
      I5 => \out\(3),
      O => go_mul_reg
    );
multM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => multB(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \Bop[31]_i_1_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multM_OVERFLOW_UNCONNECTED,
      P(47) => multM_n_58,
      P(46) => multM_n_59,
      P(45) => multM_n_60,
      P(44) => multM_n_61,
      P(43) => multM_n_62,
      P(42) => multM_n_63,
      P(41) => multM_n_64,
      P(40) => multM_n_65,
      P(39) => multM_n_66,
      P(38) => multM_n_67,
      P(37) => multM_n_68,
      P(36) => multM_n_69,
      P(35) => multM_n_70,
      P(34) => multM_n_71,
      P(33) => multM_n_72,
      P(32) => multM_n_73,
      P(31) => multM_n_74,
      P(30) => multM_n_75,
      P(29) => multM_n_76,
      P(28) => multM_n_77,
      P(27) => multM_n_78,
      P(26) => multM_n_79,
      P(25) => multM_n_80,
      P(24) => multM_n_81,
      P(23) => multM_n_82,
      P(22) => multM_n_83,
      P(21) => multM_n_84,
      P(20) => multM_n_85,
      P(19) => multM_n_86,
      P(18) => multM_n_87,
      P(17) => multM_n_88,
      P(16) => multM_n_89,
      P(15) => multM_n_90,
      P(14) => multM_n_91,
      P(13) => multM_n_92,
      P(12) => multM_n_93,
      P(11) => multM_n_94,
      P(10) => multM_n_95,
      P(9) => multM_n_96,
      P(8) => multM_n_97,
      P(7) => multM_n_98,
      P(6) => multM_n_99,
      P(5) => multM_n_100,
      P(4) => multM_n_101,
      P(3) => multM_n_102,
      P(2) => multM_n_103,
      P(1) => multM_n_104,
      P(0) => multM_n_105,
      PATTERNBDETECT => NLW_multM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multM_n_106,
      PCOUT(46) => multM_n_107,
      PCOUT(45) => multM_n_108,
      PCOUT(44) => multM_n_109,
      PCOUT(43) => multM_n_110,
      PCOUT(42) => multM_n_111,
      PCOUT(41) => multM_n_112,
      PCOUT(40) => multM_n_113,
      PCOUT(39) => multM_n_114,
      PCOUT(38) => multM_n_115,
      PCOUT(37) => multM_n_116,
      PCOUT(36) => multM_n_117,
      PCOUT(35) => multM_n_118,
      PCOUT(34) => multM_n_119,
      PCOUT(33) => multM_n_120,
      PCOUT(32) => multM_n_121,
      PCOUT(31) => multM_n_122,
      PCOUT(30) => multM_n_123,
      PCOUT(29) => multM_n_124,
      PCOUT(28) => multM_n_125,
      PCOUT(27) => multM_n_126,
      PCOUT(26) => multM_n_127,
      PCOUT(25) => multM_n_128,
      PCOUT(24) => multM_n_129,
      PCOUT(23) => multM_n_130,
      PCOUT(22) => multM_n_131,
      PCOUT(21) => multM_n_132,
      PCOUT(20) => multM_n_133,
      PCOUT(19) => multM_n_134,
      PCOUT(18) => multM_n_135,
      PCOUT(17) => multM_n_136,
      PCOUT(16) => multM_n_137,
      PCOUT(15) => multM_n_138,
      PCOUT(14) => multM_n_139,
      PCOUT(13) => multM_n_140,
      PCOUT(12) => multM_n_141,
      PCOUT(11) => multM_n_142,
      PCOUT(10) => multM_n_143,
      PCOUT(9) => multM_n_144,
      PCOUT(8) => multM_n_145,
      PCOUT(7) => multM_n_146,
      PCOUT(6) => multM_n_147,
      PCOUT(5) => multM_n_148,
      PCOUT(4) => multM_n_149,
      PCOUT(3) => multM_n_150,
      PCOUT(2) => multM_n_151,
      PCOUT(1) => multM_n_152,
      PCOUT(0) => multM_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multM_UNDERFLOW_UNCONNECTED
    );
\multM__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => multB(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_multM__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => multA(22 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_multM__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_multM__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_multM__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_multM__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_multM__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_multM__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \multM__0_n_75\,
      P(29) => \multM__0_n_76\,
      P(28) => \multM__0_n_77\,
      P(27) => \multM__0_n_78\,
      P(26) => \multM__0_n_79\,
      P(25) => \multM__0_n_80\,
      P(24) => \multM__0_n_81\,
      P(23) => \multM__0_n_82\,
      P(22) => \multM__0_n_83\,
      P(21) => \multM__0_n_84\,
      P(20) => \multM__0_n_85\,
      P(19) => \multM__0_n_86\,
      P(18) => \multM__0_n_87\,
      P(17) => \multM__0_n_88\,
      P(16) => \multM__0_n_89\,
      P(15) => \multM__0_n_90\,
      P(14) => \multM__0_n_91\,
      P(13) => \multM__0_n_92\,
      P(12) => \multM__0_n_93\,
      P(11) => \multM__0_n_94\,
      P(10) => \multM__0_n_95\,
      P(9) => \multM__0_n_96\,
      P(8) => \multM__0_n_97\,
      P(7) => \multM__0_n_98\,
      P(6) => \multM__0_n_99\,
      P(5) => \multM__0_n_100\,
      P(4) => \multM__0_n_101\,
      P(3) => \multM__0_n_102\,
      P(2) => \multM__0_n_103\,
      P(1) => \multM__0_n_104\,
      P(0) => \multM__0_n_105\,
      PATTERNBDETECT => \NLW_multM__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_multM__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => multM_n_106,
      PCIN(46) => multM_n_107,
      PCIN(45) => multM_n_108,
      PCIN(44) => multM_n_109,
      PCIN(43) => multM_n_110,
      PCIN(42) => multM_n_111,
      PCIN(41) => multM_n_112,
      PCIN(40) => multM_n_113,
      PCIN(39) => multM_n_114,
      PCIN(38) => multM_n_115,
      PCIN(37) => multM_n_116,
      PCIN(36) => multM_n_117,
      PCIN(35) => multM_n_118,
      PCIN(34) => multM_n_119,
      PCIN(33) => multM_n_120,
      PCIN(32) => multM_n_121,
      PCIN(31) => multM_n_122,
      PCIN(30) => multM_n_123,
      PCIN(29) => multM_n_124,
      PCIN(28) => multM_n_125,
      PCIN(27) => multM_n_126,
      PCIN(26) => multM_n_127,
      PCIN(25) => multM_n_128,
      PCIN(24) => multM_n_129,
      PCIN(23) => multM_n_130,
      PCIN(22) => multM_n_131,
      PCIN(21) => multM_n_132,
      PCIN(20) => multM_n_133,
      PCIN(19) => multM_n_134,
      PCIN(18) => multM_n_135,
      PCIN(17) => multM_n_136,
      PCIN(16) => multM_n_137,
      PCIN(15) => multM_n_138,
      PCIN(14) => multM_n_139,
      PCIN(13) => multM_n_140,
      PCIN(12) => multM_n_141,
      PCIN(11) => multM_n_142,
      PCIN(10) => multM_n_143,
      PCIN(9) => multM_n_144,
      PCIN(8) => multM_n_145,
      PCIN(7) => multM_n_146,
      PCIN(6) => multM_n_147,
      PCIN(5) => multM_n_148,
      PCIN(4) => multM_n_149,
      PCIN(3) => multM_n_150,
      PCIN(2) => multM_n_151,
      PCIN(1) => multM_n_152,
      PCIN(0) => multM_n_153,
      PCOUT(47 downto 0) => \NLW_multM__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_multM__0_UNDERFLOW_UNCONNECTED\
    );
\numB[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(0),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(0)
    );
\numB[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(10),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(7)
    );
\numB[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(11),
      O => \numB_reg[11]\
    );
\numB[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(12),
      O => \numB_reg[12]\
    );
\numB[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(13),
      O => \numB_reg[13]\
    );
\numB[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(14),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[14]\
    );
\numB[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(15),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(8)
    );
\numB[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(16),
      O => \numB_reg[16]\
    );
\numB[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(17),
      O => \numB_reg[17]\
    );
\numB[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB0883"
    )
        port map (
      I0 => \^mul_result\(18),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(9)
    );
\numB[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB0883"
    )
        port map (
      I0 => \^mul_result\(19),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(10)
    );
\numB[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B0883"
    )
        port map (
      I0 => \^mul_result\(1),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(1)
    );
\numB[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B0B83"
    )
        port map (
      I0 => \^mul_result\(20),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(11)
    );
\numB[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(21),
      O => \numB_reg[21]\
    );
\numB[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(22),
      O => \numB_reg[22]\
    );
\numB[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(23),
      O => \numB_reg[23]\
    );
\numB[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(24),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(12)
    );
\numB[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(25),
      O => \numB_reg[25]\
    );
\numB[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(26),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(13)
    );
\numB[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(27),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(14)
    );
\numB[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(28),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(15)
    );
\numB[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(29),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(16)
    );
\numB[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B0B83"
    )
        port map (
      I0 => \^mul_result\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(2)
    );
\numB[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(30),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[30]\
    );
\numB[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B880B83"
    )
        port map (
      I0 => \^mul_result\(31),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(17)
    );
\numB[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B0B83"
    )
        port map (
      I0 => \^mul_result\(3),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(3)
    );
\numB[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B0B83"
    )
        port map (
      I0 => \^mul_result\(4),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(4)
    );
\numB[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(5),
      O => \numB_reg[5]\
    );
\numB[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(6),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(5)
    );
\numB[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(7),
      O => \numB_reg[7]\
    );
\numB[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(8),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[8]\
    );
\numB[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB0883"
    )
        port map (
      I0 => \^mul_result\(9),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(6)
    );
\result[30]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => s00_axi_aresetn,
      I4 => \MULTIPLY_reg_n_0_[0]\,
      O => \result[30]_i_1__3_n_0\
    );
\result[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => full_mantissa(47),
      I2 => \MULTIPLY_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[8]\,
      I4 => \MULTIPLY_reg_n_0_[1]\,
      I5 => \MULTIPLY_reg_n_0_[2]\,
      O => \result[30]_i_2_n_0\
    );
\result[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => R_sign_reg_n_0,
      I1 => \result[30]_i_2_n_0\,
      I2 => \^mul_result\(31),
      O => \result[31]_i_1_n_0\
    );
\result_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[23]\,
      Q => \^mul_result\(0),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[33]\,
      Q => \^mul_result\(10),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[34]\,
      Q => \^mul_result\(11),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[35]\,
      Q => \^mul_result\(12),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[36]\,
      Q => \^mul_result\(13),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[37]\,
      Q => \^mul_result\(14),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[38]\,
      Q => \^mul_result\(15),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[39]\,
      Q => \^mul_result\(16),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[40]\,
      Q => \^mul_result\(17),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[41]\,
      Q => \^mul_result\(18),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[42]\,
      Q => \^mul_result\(19),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[24]\,
      Q => \^mul_result\(1),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[43]\,
      Q => \^mul_result\(20),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[44]\,
      Q => \^mul_result\(21),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[45]\,
      Q => \^mul_result\(22),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_exp_reg_n_0_[0]\,
      Q => \^mul_result\(23),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_exp_reg_n_0_[1]\,
      Q => \^mul_result\(24),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_exp_reg_n_0_[2]\,
      Q => \^mul_result\(25),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_exp_reg_n_0_[3]\,
      Q => \^mul_result\(26),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_exp_reg_n_0_[4]\,
      Q => \^mul_result\(27),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_exp_reg_n_0_[5]\,
      Q => \^mul_result\(28),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_exp_reg_n_0_[6]\,
      Q => \^mul_result\(29),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[25]\,
      Q => \^mul_result\(2),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_exp_reg_n_0_[7]\,
      Q => \^mul_result\(30),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1_n_0\,
      Q => \^mul_result\(31),
      R => '0'
    );
\result_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[26]\,
      Q => \^mul_result\(3),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[27]\,
      Q => \^mul_result\(4),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[28]\,
      Q => \^mul_result\(5),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[29]\,
      Q => \^mul_result\(6),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[30]\,
      Q => \^mul_result\(7),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[31]\,
      Q => \^mul_result\(8),
      S => \result[30]_i_1__3_n_0\
    );
\result_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2_n_0\,
      D => \full_mantissa_reg_n_0_[32]\,
      Q => \^mul_result\(9),
      S => \result[30]_i_1__3_n_0\
    );
\y0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F00F808"
    )
        port map (
      I0 => \^done_mul\,
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => done,
      I4 => \out\(2),
      I5 => \out\(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_MULT_5 is
  port (
    done_mul : out STD_LOGIC;
    \numB_reg[1]\ : out STD_LOGIC;
    mul_result : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \numB_reg[9]\ : out STD_LOGIC;
    \numB_reg[15]\ : out STD_LOGIC;
    \numB_reg[30]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \numB_reg[29]\ : out STD_LOGIC;
    \numB_reg[28]\ : out STD_LOGIC;
    \numB_reg[27]\ : out STD_LOGIC;
    \numB_reg[26]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \numB_reg[22]\ : out STD_LOGIC;
    \numB_reg[21]\ : out STD_LOGIC;
    \numB_reg[20]\ : out STD_LOGIC;
    \numB_reg[19]\ : out STD_LOGIC;
    \numB_reg[18]\ : out STD_LOGIC;
    \numB_reg[13]\ : out STD_LOGIC;
    \numB_reg[8]\ : out STD_LOGIC;
    \numB_reg[6]\ : out STD_LOGIC;
    \numB_reg[31]\ : out STD_LOGIC;
    \numB_reg[17]\ : out STD_LOGIC;
    \numB_reg[16]\ : out STD_LOGIC;
    \numB_reg[14]\ : out STD_LOGIC;
    \numB_reg[12]\ : out STD_LOGIC;
    \numB_reg[11]\ : out STD_LOGIC;
    \numB_reg[10]\ : out STD_LOGIC;
    \numB_reg[7]\ : out STD_LOGIC;
    \numB_reg[5]\ : out STD_LOGIC;
    \numB_reg[4]\ : out STD_LOGIC;
    \numB_reg[3]\ : out STD_LOGIC;
    \numB_reg[2]\ : out STD_LOGIC;
    \numB_reg[0]\ : out STD_LOGIC;
    go_mul_reg : out STD_LOGIC;
    go_add_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    done : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    go : in STD_LOGIC;
    control_i_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[3]\ : in STD_LOGIC;
    go_add_reg_0 : in STD_LOGIC;
    \numB_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_MULT_5 : entity is "FPP_MULT";
end design_1_b_filter_0_1_FPP_MULT_5;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_MULT_5 is
  signal \Aop_reg_n_0_[0]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[10]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[11]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[12]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[13]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[14]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[15]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[16]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[1]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[2]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[31]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[3]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[4]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[5]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[6]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[7]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[8]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[9]\ : STD_LOGIC;
  signal \Bop[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \Bop_reg_n_0_[23]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[24]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[25]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[26]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[27]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[28]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[29]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[30]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[31]\ : STD_LOGIC;
  signal \MULTIPLY[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \MULTIPLY[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \MULTIPLY[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[0]\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[1]\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[2]\ : STD_LOGIC;
  signal \R_sign_i_1__1_n_0\ : STD_LOGIC;
  signal \R_sign_i_2__1_n_0\ : STD_LOGIC;
  signal R_sign_reg_n_0 : STD_LOGIC;
  signal \done_i_1__1_n_0\ : STD_LOGIC;
  signal \done_i_2__1_n_0\ : STD_LOGIC;
  signal \done_i_3__1_n_0\ : STD_LOGIC;
  signal \^done_mul\ : STD_LOGIC;
  signal full_exp : STD_LOGIC;
  signal full_exp0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \full_exp0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_1\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_2\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_3\ : STD_LOGIC;
  signal \full_exp0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal full_exp0_carry_n_0 : STD_LOGIC;
  signal full_exp0_carry_n_1 : STD_LOGIC;
  signal full_exp0_carry_n_2 : STD_LOGIC;
  signal full_exp0_carry_n_3 : STD_LOGIC;
  signal \full_exp[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \full_exp[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \full_exp[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \full_exp[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \full_exp[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \full_exp[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[8]\ : STD_LOGIC;
  signal full_mantissa : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \full_mantissa[47]_i_10__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_11__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_12__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_13__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_14__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_15__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_16__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_17__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_18__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_19__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_2__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_3__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_4__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_5__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_6__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_7__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_8__1_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_9__1_n_0\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[25]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[26]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[27]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[28]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[29]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[30]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[31]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[32]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[33]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[34]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[35]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[36]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[37]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[38]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[39]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[40]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[41]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[42]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[43]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[44]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[45]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[46]\ : STD_LOGIC;
  signal \^mul_result\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal multA : STD_LOGIC_VECTOR ( 22 downto 17 );
  signal multB : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \multM__0_n_100\ : STD_LOGIC;
  signal \multM__0_n_101\ : STD_LOGIC;
  signal \multM__0_n_102\ : STD_LOGIC;
  signal \multM__0_n_103\ : STD_LOGIC;
  signal \multM__0_n_104\ : STD_LOGIC;
  signal \multM__0_n_105\ : STD_LOGIC;
  signal \multM__0_n_75\ : STD_LOGIC;
  signal \multM__0_n_76\ : STD_LOGIC;
  signal \multM__0_n_77\ : STD_LOGIC;
  signal \multM__0_n_78\ : STD_LOGIC;
  signal \multM__0_n_79\ : STD_LOGIC;
  signal \multM__0_n_80\ : STD_LOGIC;
  signal \multM__0_n_81\ : STD_LOGIC;
  signal \multM__0_n_82\ : STD_LOGIC;
  signal \multM__0_n_83\ : STD_LOGIC;
  signal \multM__0_n_84\ : STD_LOGIC;
  signal \multM__0_n_85\ : STD_LOGIC;
  signal \multM__0_n_86\ : STD_LOGIC;
  signal \multM__0_n_87\ : STD_LOGIC;
  signal \multM__0_n_88\ : STD_LOGIC;
  signal \multM__0_n_89\ : STD_LOGIC;
  signal \multM__0_n_90\ : STD_LOGIC;
  signal \multM__0_n_91\ : STD_LOGIC;
  signal \multM__0_n_92\ : STD_LOGIC;
  signal \multM__0_n_93\ : STD_LOGIC;
  signal \multM__0_n_94\ : STD_LOGIC;
  signal \multM__0_n_95\ : STD_LOGIC;
  signal \multM__0_n_96\ : STD_LOGIC;
  signal \multM__0_n_97\ : STD_LOGIC;
  signal \multM__0_n_98\ : STD_LOGIC;
  signal \multM__0_n_99\ : STD_LOGIC;
  signal multM_n_100 : STD_LOGIC;
  signal multM_n_101 : STD_LOGIC;
  signal multM_n_102 : STD_LOGIC;
  signal multM_n_103 : STD_LOGIC;
  signal multM_n_104 : STD_LOGIC;
  signal multM_n_105 : STD_LOGIC;
  signal multM_n_106 : STD_LOGIC;
  signal multM_n_107 : STD_LOGIC;
  signal multM_n_108 : STD_LOGIC;
  signal multM_n_109 : STD_LOGIC;
  signal multM_n_110 : STD_LOGIC;
  signal multM_n_111 : STD_LOGIC;
  signal multM_n_112 : STD_LOGIC;
  signal multM_n_113 : STD_LOGIC;
  signal multM_n_114 : STD_LOGIC;
  signal multM_n_115 : STD_LOGIC;
  signal multM_n_116 : STD_LOGIC;
  signal multM_n_117 : STD_LOGIC;
  signal multM_n_118 : STD_LOGIC;
  signal multM_n_119 : STD_LOGIC;
  signal multM_n_120 : STD_LOGIC;
  signal multM_n_121 : STD_LOGIC;
  signal multM_n_122 : STD_LOGIC;
  signal multM_n_123 : STD_LOGIC;
  signal multM_n_124 : STD_LOGIC;
  signal multM_n_125 : STD_LOGIC;
  signal multM_n_126 : STD_LOGIC;
  signal multM_n_127 : STD_LOGIC;
  signal multM_n_128 : STD_LOGIC;
  signal multM_n_129 : STD_LOGIC;
  signal multM_n_130 : STD_LOGIC;
  signal multM_n_131 : STD_LOGIC;
  signal multM_n_132 : STD_LOGIC;
  signal multM_n_133 : STD_LOGIC;
  signal multM_n_134 : STD_LOGIC;
  signal multM_n_135 : STD_LOGIC;
  signal multM_n_136 : STD_LOGIC;
  signal multM_n_137 : STD_LOGIC;
  signal multM_n_138 : STD_LOGIC;
  signal multM_n_139 : STD_LOGIC;
  signal multM_n_140 : STD_LOGIC;
  signal multM_n_141 : STD_LOGIC;
  signal multM_n_142 : STD_LOGIC;
  signal multM_n_143 : STD_LOGIC;
  signal multM_n_144 : STD_LOGIC;
  signal multM_n_145 : STD_LOGIC;
  signal multM_n_146 : STD_LOGIC;
  signal multM_n_147 : STD_LOGIC;
  signal multM_n_148 : STD_LOGIC;
  signal multM_n_149 : STD_LOGIC;
  signal multM_n_150 : STD_LOGIC;
  signal multM_n_151 : STD_LOGIC;
  signal multM_n_152 : STD_LOGIC;
  signal multM_n_153 : STD_LOGIC;
  signal multM_n_58 : STD_LOGIC;
  signal multM_n_59 : STD_LOGIC;
  signal multM_n_60 : STD_LOGIC;
  signal multM_n_61 : STD_LOGIC;
  signal multM_n_62 : STD_LOGIC;
  signal multM_n_63 : STD_LOGIC;
  signal multM_n_64 : STD_LOGIC;
  signal multM_n_65 : STD_LOGIC;
  signal multM_n_66 : STD_LOGIC;
  signal multM_n_67 : STD_LOGIC;
  signal multM_n_68 : STD_LOGIC;
  signal multM_n_69 : STD_LOGIC;
  signal multM_n_70 : STD_LOGIC;
  signal multM_n_71 : STD_LOGIC;
  signal multM_n_72 : STD_LOGIC;
  signal multM_n_73 : STD_LOGIC;
  signal multM_n_74 : STD_LOGIC;
  signal multM_n_75 : STD_LOGIC;
  signal multM_n_76 : STD_LOGIC;
  signal multM_n_77 : STD_LOGIC;
  signal multM_n_78 : STD_LOGIC;
  signal multM_n_79 : STD_LOGIC;
  signal multM_n_80 : STD_LOGIC;
  signal multM_n_81 : STD_LOGIC;
  signal multM_n_82 : STD_LOGIC;
  signal multM_n_83 : STD_LOGIC;
  signal multM_n_84 : STD_LOGIC;
  signal multM_n_85 : STD_LOGIC;
  signal multM_n_86 : STD_LOGIC;
  signal multM_n_87 : STD_LOGIC;
  signal multM_n_88 : STD_LOGIC;
  signal multM_n_89 : STD_LOGIC;
  signal multM_n_90 : STD_LOGIC;
  signal multM_n_91 : STD_LOGIC;
  signal multM_n_92 : STD_LOGIC;
  signal multM_n_93 : STD_LOGIC;
  signal multM_n_94 : STD_LOGIC;
  signal multM_n_95 : STD_LOGIC;
  signal multM_n_96 : STD_LOGIC;
  signal multM_n_97 : STD_LOGIC;
  signal multM_n_98 : STD_LOGIC;
  signal multM_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 46 downto 23 );
  signal \result[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \result[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \NLW_full_exp0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_full_exp0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_multM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multM__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_multM__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_multM__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multM__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_multM__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \R_sign_i_2__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \done_i_2__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \full_exp[4]_i_2__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \full_exp[5]_i_2__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \full_exp[6]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \full_exp[8]_i_2__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \full_mantissa[42]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \full_mantissa[47]_i_2__1\ : label is "soft_lutpair204";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \multM__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
  done_mul <= \^done_mul\;
  mul_result(31 downto 0) <= \^mul_result\(31 downto 0);
\Aop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(0),
      Q => \Aop_reg_n_0_[0]\,
      R => '0'
    );
\Aop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(10),
      Q => \Aop_reg_n_0_[10]\,
      R => '0'
    );
\Aop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(11),
      Q => \Aop_reg_n_0_[11]\,
      R => '0'
    );
\Aop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(12),
      Q => \Aop_reg_n_0_[12]\,
      R => '0'
    );
\Aop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(13),
      Q => \Aop_reg_n_0_[13]\,
      R => '0'
    );
\Aop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(14),
      Q => \Aop_reg_n_0_[14]\,
      R => '0'
    );
\Aop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(15),
      Q => \Aop_reg_n_0_[15]\,
      R => '0'
    );
\Aop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(16),
      Q => \Aop_reg_n_0_[16]\,
      R => '0'
    );
\Aop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(17),
      Q => multA(17),
      R => '0'
    );
\Aop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(18),
      Q => multA(18),
      R => '0'
    );
\Aop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(19),
      Q => multA(19),
      R => '0'
    );
\Aop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(1),
      Q => \Aop_reg_n_0_[1]\,
      R => '0'
    );
\Aop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(20),
      Q => multA(20),
      R => '0'
    );
\Aop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(21),
      Q => multA(21),
      R => '0'
    );
\Aop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(22),
      Q => multA(22),
      R => '0'
    );
\Aop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(23),
      Q => p_0_in(0),
      R => '0'
    );
\Aop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(24),
      Q => p_0_in(1),
      R => '0'
    );
\Aop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(25),
      Q => p_0_in(2),
      R => '0'
    );
\Aop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(26),
      Q => p_0_in(3),
      R => '0'
    );
\Aop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(27),
      Q => p_0_in(4),
      R => '0'
    );
\Aop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(28),
      Q => p_0_in(5),
      R => '0'
    );
\Aop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(29),
      Q => p_0_in(6),
      R => '0'
    );
\Aop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(2),
      Q => \Aop_reg_n_0_[2]\,
      R => '0'
    );
\Aop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(30),
      Q => p_0_in(7),
      R => '0'
    );
\Aop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(31),
      Q => \Aop_reg_n_0_[31]\,
      R => '0'
    );
\Aop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(3),
      Q => \Aop_reg_n_0_[3]\,
      R => '0'
    );
\Aop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(4),
      Q => \Aop_reg_n_0_[4]\,
      R => '0'
    );
\Aop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(5),
      Q => \Aop_reg_n_0_[5]\,
      R => '0'
    );
\Aop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(6),
      Q => \Aop_reg_n_0_[6]\,
      R => '0'
    );
\Aop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(7),
      Q => \Aop_reg_n_0_[7]\,
      R => '0'
    );
\Aop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(8),
      Q => \Aop_reg_n_0_[8]\,
      R => '0'
    );
\Aop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => Q(9),
      Q => \Aop_reg_n_0_[9]\,
      R => '0'
    );
\Bop[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => go,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => \MULTIPLY_reg_n_0_[0]\,
      O => \Bop[31]_i_1__1_n_0\
    );
\Bop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(0),
      Q => multB(0),
      R => '0'
    );
\Bop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(10),
      Q => multB(10),
      R => '0'
    );
\Bop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(11),
      Q => multB(11),
      R => '0'
    );
\Bop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(12),
      Q => multB(12),
      R => '0'
    );
\Bop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(13),
      Q => multB(13),
      R => '0'
    );
\Bop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(14),
      Q => multB(14),
      R => '0'
    );
\Bop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(15),
      Q => multB(15),
      R => '0'
    );
\Bop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(16),
      Q => multB(16),
      R => '0'
    );
\Bop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(17),
      Q => multB(17),
      R => '0'
    );
\Bop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(18),
      Q => multB(18),
      R => '0'
    );
\Bop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(19),
      Q => multB(19),
      R => '0'
    );
\Bop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(1),
      Q => multB(1),
      R => '0'
    );
\Bop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(20),
      Q => multB(20),
      R => '0'
    );
\Bop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(21),
      Q => multB(21),
      R => '0'
    );
\Bop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(22),
      Q => multB(22),
      R => '0'
    );
\Bop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(23),
      Q => \Bop_reg_n_0_[23]\,
      R => '0'
    );
\Bop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(24),
      Q => \Bop_reg_n_0_[24]\,
      R => '0'
    );
\Bop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(25),
      Q => \Bop_reg_n_0_[25]\,
      R => '0'
    );
\Bop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(26),
      Q => \Bop_reg_n_0_[26]\,
      R => '0'
    );
\Bop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(27),
      Q => \Bop_reg_n_0_[27]\,
      R => '0'
    );
\Bop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(28),
      Q => \Bop_reg_n_0_[28]\,
      R => '0'
    );
\Bop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(29),
      Q => \Bop_reg_n_0_[29]\,
      R => '0'
    );
\Bop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(2),
      Q => multB(2),
      R => '0'
    );
\Bop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(30),
      Q => \Bop_reg_n_0_[30]\,
      R => '0'
    );
\Bop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(31),
      Q => \Bop_reg_n_0_[31]\,
      R => '0'
    );
\Bop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(3),
      Q => multB(3),
      R => '0'
    );
\Bop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(4),
      Q => multB(4),
      R => '0'
    );
\Bop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(5),
      Q => multB(5),
      R => '0'
    );
\Bop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(6),
      Q => multB(6),
      R => '0'
    );
\Bop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(7),
      Q => multB(7),
      R => '0'
    );
\Bop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(8),
      Q => multB(8),
      R => '0'
    );
\Bop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__1_n_0\,
      D => \numB_reg[31]_0\(9),
      Q => multB(9),
      R => '0'
    );
\MULTIPLY[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DC001F001C"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => full_mantissa(47),
      O => \MULTIPLY[0]_i_1__1_n_0\
    );
\MULTIPLY[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DC001C"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => full_mantissa(47),
      O => \MULTIPLY[1]_i_1__1_n_0\
    );
\MULTIPLY[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320002003E000E0"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => full_mantissa(47),
      O => \MULTIPLY[2]_i_1__1_n_0\
    );
\MULTIPLY_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[0]_i_1__1_n_0\,
      Q => \MULTIPLY_reg_n_0_[0]\
    );
\MULTIPLY_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[1]_i_1__1_n_0\,
      Q => \MULTIPLY_reg_n_0_[1]\
    );
\MULTIPLY_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[2]_i_1__1_n_0\,
      Q => \MULTIPLY_reg_n_0_[2]\
    );
\R_sign_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \Bop_reg_n_0_[31]\,
      I1 => \Aop_reg_n_0_[31]\,
      I2 => \full_mantissa[47]_i_3__1_n_0\,
      I3 => \R_sign_i_2__1_n_0\,
      I4 => R_sign_reg_n_0,
      O => \R_sign_i_1__1_n_0\
    );
\R_sign_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \MULTIPLY_reg_n_0_[2]\,
      I3 => \MULTIPLY_reg_n_0_[0]\,
      O => \R_sign_i_2__1_n_0\
    );
R_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \R_sign_i_1__1_n_0\,
      Q => R_sign_reg_n_0,
      R => '0'
    );
\done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[0]\,
      I1 => \done_i_2__1_n_0\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \full_exp_reg_n_0_[8]\,
      I4 => \done_i_3__1_n_0\,
      I5 => \^done_mul\,
      O => \done_i_1__1_n_0\
    );
\done_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => go,
      O => \done_i_2__1_n_0\
    );
\done_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0074007400333333"
    )
        port map (
      I0 => full_mantissa(47),
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => \MULTIPLY_reg_n_0_[1]\,
      O => \done_i_3__1_n_0\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \done_i_1__1_n_0\,
      Q => \^done_mul\
    );
full_exp0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_exp0_carry_n_0,
      CO(2) => full_exp0_carry_n_1,
      CO(1) => full_exp0_carry_n_2,
      CO(0) => full_exp0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => p_0_in(3 downto 0),
      O(3 downto 0) => full_exp0(3 downto 0),
      S(3) => \full_exp0_carry_i_1__1_n_0\,
      S(2) => \full_exp0_carry_i_2__1_n_0\,
      S(1) => \full_exp0_carry_i_3__1_n_0\,
      S(0) => \full_exp0_carry_i_4__1_n_0\
    );
\full_exp0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => full_exp0_carry_n_0,
      CO(3) => \full_exp0_carry__0_n_0\,
      CO(2) => \full_exp0_carry__0_n_1\,
      CO(1) => \full_exp0_carry__0_n_2\,
      CO(0) => \full_exp0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(7 downto 4),
      O(3 downto 0) => full_exp0(7 downto 4),
      S(3) => \full_exp0_carry__0_i_1__1_n_0\,
      S(2) => \full_exp0_carry__0_i_2__1_n_0\,
      S(1) => \full_exp0_carry__0_i_3__1_n_0\,
      S(0) => \full_exp0_carry__0_i_4__1_n_0\
    );
\full_exp0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Bop_reg_n_0_[30]\,
      I1 => p_0_in(7),
      O => \full_exp0_carry__0_i_1__1_n_0\
    );
\full_exp0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \Bop_reg_n_0_[29]\,
      O => \full_exp0_carry__0_i_2__1_n_0\
    );
\full_exp0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \Bop_reg_n_0_[28]\,
      O => \full_exp0_carry__0_i_3__1_n_0\
    );
\full_exp0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \Bop_reg_n_0_[27]\,
      O => \full_exp0_carry__0_i_4__1_n_0\
    );
\full_exp0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \full_exp0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_full_exp0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_full_exp0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => full_exp0(8),
      S(3 downto 1) => B"000",
      S(0) => \full_exp0_carry__1_i_1__1_n_0\
    );
\full_exp0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Bop_reg_n_0_[30]\,
      O => \full_exp0_carry__1_i_1__1_n_0\
    );
\full_exp0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \Bop_reg_n_0_[26]\,
      O => \full_exp0_carry_i_1__1_n_0\
    );
\full_exp0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \Bop_reg_n_0_[25]\,
      O => \full_exp0_carry_i_2__1_n_0\
    );
\full_exp0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \Bop_reg_n_0_[24]\,
      O => \full_exp0_carry_i_3__1_n_0\
    );
\full_exp0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \Bop_reg_n_0_[23]\,
      O => \full_exp0_carry_i_4__1_n_0\
    );
\full_exp[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => full_exp0(0),
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[0]_i_1__1_n_0\
    );
\full_exp[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(1),
      I4 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[1]_i_1__1_n_0\
    );
\full_exp[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[2]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(2),
      I5 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[2]_i_1__1_n_0\
    );
\full_exp[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[3]_i_2__1_n_0\,
      I1 => \full_exp_reg_n_0_[3]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(3),
      I4 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[3]_i_1__1_n_0\
    );
\full_exp[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \full_exp_reg_n_0_[2]\,
      I1 => \full_exp_reg_n_0_[0]\,
      I2 => \full_exp_reg_n_0_[1]\,
      O => \full_exp[3]_i_2__1_n_0\
    );
\full_exp[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[4]_i_2__1_n_0\,
      I1 => \full_exp_reg_n_0_[4]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(4),
      I4 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[4]_i_1__1_n_0\
    );
\full_exp[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[3]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[2]\,
      O => \full_exp[4]_i_2__1_n_0\
    );
\full_exp[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[5]_i_2__1_n_0\,
      I1 => \full_exp_reg_n_0_[5]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(5),
      I4 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[5]_i_1__1_n_0\
    );
\full_exp[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[4]\,
      I1 => \full_exp_reg_n_0_[2]\,
      I2 => \full_exp_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[1]\,
      I4 => \full_exp_reg_n_0_[3]\,
      O => \full_exp[5]_i_2__1_n_0\
    );
\full_exp[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[7]_i_2__1_n_0\,
      I1 => \full_exp_reg_n_0_[6]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(6),
      I4 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[6]_i_1__1_n_0\
    );
\full_exp[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp[7]_i_2__1_n_0\,
      I1 => \full_exp_reg_n_0_[6]\,
      I2 => \full_exp_reg_n_0_[7]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(7),
      I5 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[7]_i_1__1_n_0\
    );
\full_exp[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[5]\,
      I1 => \full_exp_reg_n_0_[3]\,
      I2 => \full_exp_reg_n_0_[1]\,
      I3 => \full_exp_reg_n_0_[0]\,
      I4 => \full_exp_reg_n_0_[2]\,
      I5 => \full_exp_reg_n_0_[4]\,
      O => \full_exp[7]_i_2__1_n_0\
    );
\full_exp[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp[8]_i_2__1_n_0\,
      I1 => \full_exp_reg_n_0_[7]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(8),
      I5 => \full_mantissa[47]_i_3__1_n_0\,
      O => \full_exp[8]_i_1__1_n_0\
    );
\full_exp[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \full_exp_reg_n_0_[6]\,
      I1 => \full_exp[7]_i_2__1_n_0\,
      O => \full_exp[8]_i_2__1_n_0\
    );
\full_exp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[0]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[0]\
    );
\full_exp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[1]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[1]\
    );
\full_exp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[2]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[2]\
    );
\full_exp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[3]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[3]\
    );
\full_exp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[4]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[4]\
    );
\full_exp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[5]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[5]\
    );
\full_exp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[6]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[6]\
    );
\full_exp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[7]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[7]\
    );
\full_exp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[8]_i_1__1_n_0\,
      Q => \full_exp_reg_n_0_[8]\
    );
\full_mantissa[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[24]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_99\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(23)
    );
\full_mantissa[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[25]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_98\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(24)
    );
\full_mantissa[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[26]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_97\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(25)
    );
\full_mantissa[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[27]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_96\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(26)
    );
\full_mantissa[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[28]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_95\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(27)
    );
\full_mantissa[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[29]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_94\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(28)
    );
\full_mantissa[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[30]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_93\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(29)
    );
\full_mantissa[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[31]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_92\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(30)
    );
\full_mantissa[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[32]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_91\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(31)
    );
\full_mantissa[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[33]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_90\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(32)
    );
\full_mantissa[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[34]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_89\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(33)
    );
\full_mantissa[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[35]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_88\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(34)
    );
\full_mantissa[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[36]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_87\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(35)
    );
\full_mantissa[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[37]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_86\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(36)
    );
\full_mantissa[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[38]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_85\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(37)
    );
\full_mantissa[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[39]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_84\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(38)
    );
\full_mantissa[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[40]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_83\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(39)
    );
\full_mantissa[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[41]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_82\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(40)
    );
\full_mantissa[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[42]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_81\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(41)
    );
\full_mantissa[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[43]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_80\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(42)
    );
\full_mantissa[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[44]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_79\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(43)
    );
\full_mantissa[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[45]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_78\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(44)
    );
\full_mantissa[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[46]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_77\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(45)
    );
\full_mantissa[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => full_mantissa(47),
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_76\,
      I3 => \full_mantissa[47]_i_3__1_n_0\,
      O => \p_0_in__0\(46)
    );
\full_mantissa[47]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \full_mantissa[47]_i_10__1_n_0\
    );
\full_mantissa[47]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multA(21),
      I1 => multA(20),
      I2 => p_0_in(0),
      I3 => multA(22),
      I4 => \full_mantissa[47]_i_17__1_n_0\,
      O => \full_mantissa[47]_i_11__1_n_0\
    );
\full_mantissa[47]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(10),
      I1 => multB(11),
      I2 => multB(8),
      I3 => multB(9),
      O => \full_mantissa[47]_i_12__1_n_0\
    );
\full_mantissa[47]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multB(5),
      I1 => multB(4),
      I2 => multB(7),
      I3 => multB(6),
      I4 => \full_mantissa[47]_i_18__1_n_0\,
      O => \full_mantissa[47]_i_13__1_n_0\
    );
\full_mantissa[47]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Bop_reg_n_0_[26]\,
      I1 => \Bop_reg_n_0_[27]\,
      I2 => \Bop_reg_n_0_[24]\,
      I3 => \Bop_reg_n_0_[25]\,
      O => \full_mantissa[47]_i_14__1_n_0\
    );
\full_mantissa[47]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multB(21),
      I1 => multB(20),
      I2 => \Bop_reg_n_0_[23]\,
      I3 => multB(22),
      I4 => \full_mantissa[47]_i_19__1_n_0\,
      O => \full_mantissa[47]_i_15__1_n_0\
    );
\full_mantissa[47]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[2]\,
      I1 => \Aop_reg_n_0_[3]\,
      I2 => \Aop_reg_n_0_[0]\,
      I3 => \Aop_reg_n_0_[1]\,
      O => \full_mantissa[47]_i_16__1_n_0\
    );
\full_mantissa[47]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multA(18),
      I1 => multA(19),
      I2 => \Aop_reg_n_0_[16]\,
      I3 => multA(17),
      O => \full_mantissa[47]_i_17__1_n_0\
    );
\full_mantissa[47]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(2),
      I1 => multB(3),
      I2 => multB(0),
      I3 => multB(1),
      O => \full_mantissa[47]_i_18__1_n_0\
    );
\full_mantissa[47]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(18),
      I1 => multB(19),
      I2 => multB(16),
      I3 => multB(17),
      O => \full_mantissa[47]_i_19__1_n_0\
    );
\full_mantissa[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => full_mantissa(47),
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[0]\,
      O => full_exp
    );
\full_mantissa[47]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \full_mantissa[47]_i_3__1_n_0\,
      I1 => \multM__0_n_75\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      O => \full_mantissa[47]_i_2__1_n_0\
    );
\full_mantissa[47]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \full_mantissa[47]_i_4__1_n_0\,
      I1 => \full_mantissa[47]_i_5__1_n_0\,
      I2 => \full_mantissa[47]_i_6__1_n_0\,
      I3 => \full_mantissa[47]_i_7__1_n_0\,
      O => \full_mantissa[47]_i_3__1_n_0\
    );
\full_mantissa[47]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_8__1_n_0\,
      I1 => \Aop_reg_n_0_[14]\,
      I2 => \Aop_reg_n_0_[15]\,
      I3 => \Aop_reg_n_0_[12]\,
      I4 => \Aop_reg_n_0_[13]\,
      I5 => \full_mantissa[47]_i_9__1_n_0\,
      O => \full_mantissa[47]_i_4__1_n_0\
    );
\full_mantissa[47]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_10__1_n_0\,
      I1 => \Aop_reg_n_0_[31]\,
      I2 => p_0_in(7),
      I3 => p_0_in(5),
      I4 => p_0_in(6),
      I5 => \full_mantissa[47]_i_11__1_n_0\,
      O => \full_mantissa[47]_i_5__1_n_0\
    );
\full_mantissa[47]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_12__1_n_0\,
      I1 => multB(14),
      I2 => multB(15),
      I3 => multB(12),
      I4 => multB(13),
      I5 => \full_mantissa[47]_i_13__1_n_0\,
      O => \full_mantissa[47]_i_6__1_n_0\
    );
\full_mantissa[47]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_14__1_n_0\,
      I1 => \Bop_reg_n_0_[31]\,
      I2 => \Bop_reg_n_0_[30]\,
      I3 => \Bop_reg_n_0_[28]\,
      I4 => \Bop_reg_n_0_[29]\,
      I5 => \full_mantissa[47]_i_15__1_n_0\,
      O => \full_mantissa[47]_i_7__1_n_0\
    );
\full_mantissa[47]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[10]\,
      I1 => \Aop_reg_n_0_[11]\,
      I2 => \Aop_reg_n_0_[8]\,
      I3 => \Aop_reg_n_0_[9]\,
      O => \full_mantissa[47]_i_8__1_n_0\
    );
\full_mantissa[47]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[5]\,
      I1 => \Aop_reg_n_0_[4]\,
      I2 => \Aop_reg_n_0_[7]\,
      I3 => \Aop_reg_n_0_[6]\,
      I4 => \full_mantissa[47]_i_16__1_n_0\,
      O => \full_mantissa[47]_i_9__1_n_0\
    );
\full_mantissa_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(23),
      Q => \full_mantissa_reg_n_0_[23]\
    );
\full_mantissa_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(24),
      Q => \full_mantissa_reg_n_0_[24]\
    );
\full_mantissa_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(25),
      Q => \full_mantissa_reg_n_0_[25]\
    );
\full_mantissa_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(26),
      Q => \full_mantissa_reg_n_0_[26]\
    );
\full_mantissa_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(27),
      Q => \full_mantissa_reg_n_0_[27]\
    );
\full_mantissa_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(28),
      Q => \full_mantissa_reg_n_0_[28]\
    );
\full_mantissa_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(29),
      Q => \full_mantissa_reg_n_0_[29]\
    );
\full_mantissa_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(30),
      Q => \full_mantissa_reg_n_0_[30]\
    );
\full_mantissa_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(31),
      Q => \full_mantissa_reg_n_0_[31]\
    );
\full_mantissa_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(32),
      Q => \full_mantissa_reg_n_0_[32]\
    );
\full_mantissa_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(33),
      Q => \full_mantissa_reg_n_0_[33]\
    );
\full_mantissa_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(34),
      Q => \full_mantissa_reg_n_0_[34]\
    );
\full_mantissa_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(35),
      Q => \full_mantissa_reg_n_0_[35]\
    );
\full_mantissa_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(36),
      Q => \full_mantissa_reg_n_0_[36]\
    );
\full_mantissa_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(37),
      Q => \full_mantissa_reg_n_0_[37]\
    );
\full_mantissa_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(38),
      Q => \full_mantissa_reg_n_0_[38]\
    );
\full_mantissa_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(39),
      Q => \full_mantissa_reg_n_0_[39]\
    );
\full_mantissa_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(40),
      Q => \full_mantissa_reg_n_0_[40]\
    );
\full_mantissa_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(41),
      Q => \full_mantissa_reg_n_0_[41]\
    );
\full_mantissa_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(42),
      Q => \full_mantissa_reg_n_0_[42]\
    );
\full_mantissa_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(43),
      Q => \full_mantissa_reg_n_0_[43]\
    );
\full_mantissa_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(44),
      Q => \full_mantissa_reg_n_0_[44]\
    );
\full_mantissa_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(45),
      Q => \full_mantissa_reg_n_0_[45]\
    );
\full_mantissa_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(46),
      Q => \full_mantissa_reg_n_0_[46]\
    );
\full_mantissa_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_mantissa[47]_i_2__1_n_0\,
      Q => full_mantissa(47)
    );
\go_add_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \out\(0),
      I1 => \^done_mul\,
      I2 => \FSM_sequential_state_reg[3]\,
      I3 => go_add_reg_0,
      O => go_add_reg
    );
\go_mul_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00B8FFB800B8"
    )
        port map (
      I0 => \^done_mul\,
      I1 => \out\(1),
      I2 => control_i_1,
      I3 => \out\(2),
      I4 => done,
      I5 => \out\(3),
      O => go_mul_reg
    );
multM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => multB(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \Bop[31]_i_1__1_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multM_OVERFLOW_UNCONNECTED,
      P(47) => multM_n_58,
      P(46) => multM_n_59,
      P(45) => multM_n_60,
      P(44) => multM_n_61,
      P(43) => multM_n_62,
      P(42) => multM_n_63,
      P(41) => multM_n_64,
      P(40) => multM_n_65,
      P(39) => multM_n_66,
      P(38) => multM_n_67,
      P(37) => multM_n_68,
      P(36) => multM_n_69,
      P(35) => multM_n_70,
      P(34) => multM_n_71,
      P(33) => multM_n_72,
      P(32) => multM_n_73,
      P(31) => multM_n_74,
      P(30) => multM_n_75,
      P(29) => multM_n_76,
      P(28) => multM_n_77,
      P(27) => multM_n_78,
      P(26) => multM_n_79,
      P(25) => multM_n_80,
      P(24) => multM_n_81,
      P(23) => multM_n_82,
      P(22) => multM_n_83,
      P(21) => multM_n_84,
      P(20) => multM_n_85,
      P(19) => multM_n_86,
      P(18) => multM_n_87,
      P(17) => multM_n_88,
      P(16) => multM_n_89,
      P(15) => multM_n_90,
      P(14) => multM_n_91,
      P(13) => multM_n_92,
      P(12) => multM_n_93,
      P(11) => multM_n_94,
      P(10) => multM_n_95,
      P(9) => multM_n_96,
      P(8) => multM_n_97,
      P(7) => multM_n_98,
      P(6) => multM_n_99,
      P(5) => multM_n_100,
      P(4) => multM_n_101,
      P(3) => multM_n_102,
      P(2) => multM_n_103,
      P(1) => multM_n_104,
      P(0) => multM_n_105,
      PATTERNBDETECT => NLW_multM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multM_n_106,
      PCOUT(46) => multM_n_107,
      PCOUT(45) => multM_n_108,
      PCOUT(44) => multM_n_109,
      PCOUT(43) => multM_n_110,
      PCOUT(42) => multM_n_111,
      PCOUT(41) => multM_n_112,
      PCOUT(40) => multM_n_113,
      PCOUT(39) => multM_n_114,
      PCOUT(38) => multM_n_115,
      PCOUT(37) => multM_n_116,
      PCOUT(36) => multM_n_117,
      PCOUT(35) => multM_n_118,
      PCOUT(34) => multM_n_119,
      PCOUT(33) => multM_n_120,
      PCOUT(32) => multM_n_121,
      PCOUT(31) => multM_n_122,
      PCOUT(30) => multM_n_123,
      PCOUT(29) => multM_n_124,
      PCOUT(28) => multM_n_125,
      PCOUT(27) => multM_n_126,
      PCOUT(26) => multM_n_127,
      PCOUT(25) => multM_n_128,
      PCOUT(24) => multM_n_129,
      PCOUT(23) => multM_n_130,
      PCOUT(22) => multM_n_131,
      PCOUT(21) => multM_n_132,
      PCOUT(20) => multM_n_133,
      PCOUT(19) => multM_n_134,
      PCOUT(18) => multM_n_135,
      PCOUT(17) => multM_n_136,
      PCOUT(16) => multM_n_137,
      PCOUT(15) => multM_n_138,
      PCOUT(14) => multM_n_139,
      PCOUT(13) => multM_n_140,
      PCOUT(12) => multM_n_141,
      PCOUT(11) => multM_n_142,
      PCOUT(10) => multM_n_143,
      PCOUT(9) => multM_n_144,
      PCOUT(8) => multM_n_145,
      PCOUT(7) => multM_n_146,
      PCOUT(6) => multM_n_147,
      PCOUT(5) => multM_n_148,
      PCOUT(4) => multM_n_149,
      PCOUT(3) => multM_n_150,
      PCOUT(2) => multM_n_151,
      PCOUT(1) => multM_n_152,
      PCOUT(0) => multM_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multM_UNDERFLOW_UNCONNECTED
    );
\multM__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => multB(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_multM__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => multA(22 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_multM__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_multM__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_multM__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_multM__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_multM__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_multM__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \multM__0_n_75\,
      P(29) => \multM__0_n_76\,
      P(28) => \multM__0_n_77\,
      P(27) => \multM__0_n_78\,
      P(26) => \multM__0_n_79\,
      P(25) => \multM__0_n_80\,
      P(24) => \multM__0_n_81\,
      P(23) => \multM__0_n_82\,
      P(22) => \multM__0_n_83\,
      P(21) => \multM__0_n_84\,
      P(20) => \multM__0_n_85\,
      P(19) => \multM__0_n_86\,
      P(18) => \multM__0_n_87\,
      P(17) => \multM__0_n_88\,
      P(16) => \multM__0_n_89\,
      P(15) => \multM__0_n_90\,
      P(14) => \multM__0_n_91\,
      P(13) => \multM__0_n_92\,
      P(12) => \multM__0_n_93\,
      P(11) => \multM__0_n_94\,
      P(10) => \multM__0_n_95\,
      P(9) => \multM__0_n_96\,
      P(8) => \multM__0_n_97\,
      P(7) => \multM__0_n_98\,
      P(6) => \multM__0_n_99\,
      P(5) => \multM__0_n_100\,
      P(4) => \multM__0_n_101\,
      P(3) => \multM__0_n_102\,
      P(2) => \multM__0_n_103\,
      P(1) => \multM__0_n_104\,
      P(0) => \multM__0_n_105\,
      PATTERNBDETECT => \NLW_multM__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_multM__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => multM_n_106,
      PCIN(46) => multM_n_107,
      PCIN(45) => multM_n_108,
      PCIN(44) => multM_n_109,
      PCIN(43) => multM_n_110,
      PCIN(42) => multM_n_111,
      PCIN(41) => multM_n_112,
      PCIN(40) => multM_n_113,
      PCIN(39) => multM_n_114,
      PCIN(38) => multM_n_115,
      PCIN(37) => multM_n_116,
      PCIN(36) => multM_n_117,
      PCIN(35) => multM_n_118,
      PCIN(34) => multM_n_119,
      PCIN(33) => multM_n_120,
      PCIN(32) => multM_n_121,
      PCIN(31) => multM_n_122,
      PCIN(30) => multM_n_123,
      PCIN(29) => multM_n_124,
      PCIN(28) => multM_n_125,
      PCIN(27) => multM_n_126,
      PCIN(26) => multM_n_127,
      PCIN(25) => multM_n_128,
      PCIN(24) => multM_n_129,
      PCIN(23) => multM_n_130,
      PCIN(22) => multM_n_131,
      PCIN(21) => multM_n_132,
      PCIN(20) => multM_n_133,
      PCIN(19) => multM_n_134,
      PCIN(18) => multM_n_135,
      PCIN(17) => multM_n_136,
      PCIN(16) => multM_n_137,
      PCIN(15) => multM_n_138,
      PCIN(14) => multM_n_139,
      PCIN(13) => multM_n_140,
      PCIN(12) => multM_n_141,
      PCIN(11) => multM_n_142,
      PCIN(10) => multM_n_143,
      PCIN(9) => multM_n_144,
      PCIN(8) => multM_n_145,
      PCIN(7) => multM_n_146,
      PCIN(6) => multM_n_147,
      PCIN(5) => multM_n_148,
      PCIN(4) => multM_n_149,
      PCIN(3) => multM_n_150,
      PCIN(2) => multM_n_151,
      PCIN(1) => multM_n_152,
      PCIN(0) => multM_n_153,
      PCOUT(47 downto 0) => \NLW_multM__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_multM__0_UNDERFLOW_UNCONNECTED\
    );
\numB[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DFB0133"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(0),
      O => \numB_reg[0]\
    );
\numB[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(10),
      O => \numB_reg[10]\
    );
\numB[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(11),
      O => \numB_reg[11]\
    );
\numB[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECF7207"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(12),
      O => \numB_reg[12]\
    );
\numB[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(13),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[13]\
    );
\numB[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(14),
      O => \numB_reg[14]\
    );
\numB[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(15),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[15]\
    );
\numB[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECF7207"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(16),
      O => \numB_reg[16]\
    );
\numB[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DFB0133"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(17),
      O => \numB_reg[17]\
    );
\numB[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(18),
      O => \numB_reg[18]\
    );
\numB[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(19),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[19]\
    );
\numB[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA032803"
    )
        port map (
      I0 => \^mul_result\(1),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[1]\
    );
\numB[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(20),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[20]\
    );
\numB[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(21),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[21]\
    );
\numB[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(22),
      O => \numB_reg[22]\
    );
\numB[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B0B83"
    )
        port map (
      I0 => \^mul_result\(23),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(0)
    );
\numB[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(24),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(1)
    );
\numB[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8FBBC"
    )
        port map (
      I0 => \^mul_result\(25),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(2)
    );
\numB[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(26),
      O => \numB_reg[26]\
    );
\numB[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(27),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[27]\
    );
\numB[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(28),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[28]\
    );
\numB[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(29),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[29]\
    );
\numB[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(2),
      O => \numB_reg[2]\
    );
\numB[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(30),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[30]\
    );
\numB[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(31),
      O => \numB_reg[31]\
    );
\numB[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DFB0133"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(3),
      O => \numB_reg[3]\
    );
\numB[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DFB0133"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(4),
      O => \numB_reg[4]\
    );
\numB[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(5),
      O => \numB_reg[5]\
    );
\numB[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBF"
    )
        port map (
      I0 => \^mul_result\(6),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(3),
      I4 => \out\(1),
      O => \numB_reg[6]\
    );
\numB[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECF7207"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(7),
      O => \numB_reg[7]\
    );
\numB[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(8),
      O => \numB_reg[8]\
    );
\numB[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA032803"
    )
        port map (
      I0 => \^mul_result\(9),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[9]\
    );
\result[30]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => s00_axi_aresetn,
      I4 => \MULTIPLY_reg_n_0_[0]\,
      O => \result[30]_i_1__5_n_0\
    );
\result[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => full_mantissa(47),
      I2 => \MULTIPLY_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[8]\,
      I4 => \MULTIPLY_reg_n_0_[1]\,
      I5 => \MULTIPLY_reg_n_0_[2]\,
      O => \result[30]_i_2__1_n_0\
    );
\result[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => R_sign_reg_n_0,
      I1 => \result[30]_i_2__1_n_0\,
      I2 => \^mul_result\(31),
      O => \result[31]_i_1__3_n_0\
    );
\result_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[23]\,
      Q => \^mul_result\(0),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[33]\,
      Q => \^mul_result\(10),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[34]\,
      Q => \^mul_result\(11),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[35]\,
      Q => \^mul_result\(12),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[36]\,
      Q => \^mul_result\(13),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[37]\,
      Q => \^mul_result\(14),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[38]\,
      Q => \^mul_result\(15),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[39]\,
      Q => \^mul_result\(16),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[40]\,
      Q => \^mul_result\(17),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[41]\,
      Q => \^mul_result\(18),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[42]\,
      Q => \^mul_result\(19),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[24]\,
      Q => \^mul_result\(1),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[43]\,
      Q => \^mul_result\(20),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[44]\,
      Q => \^mul_result\(21),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[45]\,
      Q => \^mul_result\(22),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_exp_reg_n_0_[0]\,
      Q => \^mul_result\(23),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_exp_reg_n_0_[1]\,
      Q => \^mul_result\(24),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_exp_reg_n_0_[2]\,
      Q => \^mul_result\(25),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_exp_reg_n_0_[3]\,
      Q => \^mul_result\(26),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_exp_reg_n_0_[4]\,
      Q => \^mul_result\(27),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_exp_reg_n_0_[5]\,
      Q => \^mul_result\(28),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_exp_reg_n_0_[6]\,
      Q => \^mul_result\(29),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[25]\,
      Q => \^mul_result\(2),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_exp_reg_n_0_[7]\,
      Q => \^mul_result\(30),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1__3_n_0\,
      Q => \^mul_result\(31),
      R => '0'
    );
\result_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[26]\,
      Q => \^mul_result\(3),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[27]\,
      Q => \^mul_result\(4),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[28]\,
      Q => \^mul_result\(5),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[29]\,
      Q => \^mul_result\(6),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[30]\,
      Q => \^mul_result\(7),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[31]\,
      Q => \^mul_result\(8),
      S => \result[30]_i_1__5_n_0\
    );
\result_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__1_n_0\,
      D => \full_mantissa_reg_n_0_[32]\,
      Q => \^mul_result\(9),
      S => \result[30]_i_1__5_n_0\
    );
\y0[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F00F808"
    )
        port map (
      I0 => \^done_mul\,
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => done,
      I4 => \out\(2),
      I5 => \out\(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_MULT_8 is
  port (
    done_mul : out STD_LOGIC;
    \numB_reg[13]\ : out STD_LOGIC;
    mul_result : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \numB_reg[16]\ : out STD_LOGIC;
    \numB_reg[17]\ : out STD_LOGIC;
    \numB_reg[30]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \numB_reg[25]\ : out STD_LOGIC;
    \numB_reg[22]\ : out STD_LOGIC;
    \numB_reg[21]\ : out STD_LOGIC;
    \numB_reg[11]\ : out STD_LOGIC;
    \numB_reg[7]\ : out STD_LOGIC;
    \numB_reg[23]\ : out STD_LOGIC;
    \numB_reg[14]\ : out STD_LOGIC;
    \numB_reg[12]\ : out STD_LOGIC;
    \numB_reg[8]\ : out STD_LOGIC;
    \numB_reg[5]\ : out STD_LOGIC;
    go_mul_reg : out STD_LOGIC;
    go_add_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    done : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    go : in STD_LOGIC;
    control_i_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[3]\ : in STD_LOGIC;
    go_add_reg_0 : in STD_LOGIC;
    \numB_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_MULT_8 : entity is "FPP_MULT";
end design_1_b_filter_0_1_FPP_MULT_8;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_MULT_8 is
  signal \Aop_reg_n_0_[0]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[10]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[11]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[12]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[13]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[14]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[15]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[16]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[1]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[2]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[31]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[3]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[4]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[5]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[6]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[7]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[8]\ : STD_LOGIC;
  signal \Aop_reg_n_0_[9]\ : STD_LOGIC;
  signal \Bop[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \Bop_reg_n_0_[23]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[24]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[25]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[26]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[27]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[28]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[29]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[30]\ : STD_LOGIC;
  signal \Bop_reg_n_0_[31]\ : STD_LOGIC;
  signal \MULTIPLY[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \MULTIPLY[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \MULTIPLY[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[0]\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[1]\ : STD_LOGIC;
  signal \MULTIPLY_reg_n_0_[2]\ : STD_LOGIC;
  signal \R_sign_i_1__0_n_0\ : STD_LOGIC;
  signal \R_sign_i_2__0_n_0\ : STD_LOGIC;
  signal R_sign_reg_n_0 : STD_LOGIC;
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal \done_i_2__0_n_0\ : STD_LOGIC;
  signal \done_i_3__0_n_0\ : STD_LOGIC;
  signal \^done_mul\ : STD_LOGIC;
  signal full_exp : STD_LOGIC;
  signal full_exp0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \full_exp0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_1\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_2\ : STD_LOGIC;
  signal \full_exp0_carry__0_n_3\ : STD_LOGIC;
  signal \full_exp0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \full_exp0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal full_exp0_carry_n_0 : STD_LOGIC;
  signal full_exp0_carry_n_1 : STD_LOGIC;
  signal full_exp0_carry_n_2 : STD_LOGIC;
  signal full_exp0_carry_n_3 : STD_LOGIC;
  signal \full_exp[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_exp[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_exp[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_exp[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_exp[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \full_exp[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal \full_exp_reg_n_0_[8]\ : STD_LOGIC;
  signal full_mantissa : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \full_mantissa[47]_i_10__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_11__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_12__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_13__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_14__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_15__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_16__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_17__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_18__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_19__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_2__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_3__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_4__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_5__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_6__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_7__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_8__0_n_0\ : STD_LOGIC;
  signal \full_mantissa[47]_i_9__0_n_0\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[25]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[26]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[27]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[28]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[29]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[30]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[31]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[32]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[33]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[34]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[35]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[36]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[37]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[38]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[39]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[40]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[41]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[42]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[43]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[44]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[45]\ : STD_LOGIC;
  signal \full_mantissa_reg_n_0_[46]\ : STD_LOGIC;
  signal \^mul_result\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal multA : STD_LOGIC_VECTOR ( 22 downto 17 );
  signal multB : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \multM__0_n_100\ : STD_LOGIC;
  signal \multM__0_n_101\ : STD_LOGIC;
  signal \multM__0_n_102\ : STD_LOGIC;
  signal \multM__0_n_103\ : STD_LOGIC;
  signal \multM__0_n_104\ : STD_LOGIC;
  signal \multM__0_n_105\ : STD_LOGIC;
  signal \multM__0_n_75\ : STD_LOGIC;
  signal \multM__0_n_76\ : STD_LOGIC;
  signal \multM__0_n_77\ : STD_LOGIC;
  signal \multM__0_n_78\ : STD_LOGIC;
  signal \multM__0_n_79\ : STD_LOGIC;
  signal \multM__0_n_80\ : STD_LOGIC;
  signal \multM__0_n_81\ : STD_LOGIC;
  signal \multM__0_n_82\ : STD_LOGIC;
  signal \multM__0_n_83\ : STD_LOGIC;
  signal \multM__0_n_84\ : STD_LOGIC;
  signal \multM__0_n_85\ : STD_LOGIC;
  signal \multM__0_n_86\ : STD_LOGIC;
  signal \multM__0_n_87\ : STD_LOGIC;
  signal \multM__0_n_88\ : STD_LOGIC;
  signal \multM__0_n_89\ : STD_LOGIC;
  signal \multM__0_n_90\ : STD_LOGIC;
  signal \multM__0_n_91\ : STD_LOGIC;
  signal \multM__0_n_92\ : STD_LOGIC;
  signal \multM__0_n_93\ : STD_LOGIC;
  signal \multM__0_n_94\ : STD_LOGIC;
  signal \multM__0_n_95\ : STD_LOGIC;
  signal \multM__0_n_96\ : STD_LOGIC;
  signal \multM__0_n_97\ : STD_LOGIC;
  signal \multM__0_n_98\ : STD_LOGIC;
  signal \multM__0_n_99\ : STD_LOGIC;
  signal multM_n_100 : STD_LOGIC;
  signal multM_n_101 : STD_LOGIC;
  signal multM_n_102 : STD_LOGIC;
  signal multM_n_103 : STD_LOGIC;
  signal multM_n_104 : STD_LOGIC;
  signal multM_n_105 : STD_LOGIC;
  signal multM_n_106 : STD_LOGIC;
  signal multM_n_107 : STD_LOGIC;
  signal multM_n_108 : STD_LOGIC;
  signal multM_n_109 : STD_LOGIC;
  signal multM_n_110 : STD_LOGIC;
  signal multM_n_111 : STD_LOGIC;
  signal multM_n_112 : STD_LOGIC;
  signal multM_n_113 : STD_LOGIC;
  signal multM_n_114 : STD_LOGIC;
  signal multM_n_115 : STD_LOGIC;
  signal multM_n_116 : STD_LOGIC;
  signal multM_n_117 : STD_LOGIC;
  signal multM_n_118 : STD_LOGIC;
  signal multM_n_119 : STD_LOGIC;
  signal multM_n_120 : STD_LOGIC;
  signal multM_n_121 : STD_LOGIC;
  signal multM_n_122 : STD_LOGIC;
  signal multM_n_123 : STD_LOGIC;
  signal multM_n_124 : STD_LOGIC;
  signal multM_n_125 : STD_LOGIC;
  signal multM_n_126 : STD_LOGIC;
  signal multM_n_127 : STD_LOGIC;
  signal multM_n_128 : STD_LOGIC;
  signal multM_n_129 : STD_LOGIC;
  signal multM_n_130 : STD_LOGIC;
  signal multM_n_131 : STD_LOGIC;
  signal multM_n_132 : STD_LOGIC;
  signal multM_n_133 : STD_LOGIC;
  signal multM_n_134 : STD_LOGIC;
  signal multM_n_135 : STD_LOGIC;
  signal multM_n_136 : STD_LOGIC;
  signal multM_n_137 : STD_LOGIC;
  signal multM_n_138 : STD_LOGIC;
  signal multM_n_139 : STD_LOGIC;
  signal multM_n_140 : STD_LOGIC;
  signal multM_n_141 : STD_LOGIC;
  signal multM_n_142 : STD_LOGIC;
  signal multM_n_143 : STD_LOGIC;
  signal multM_n_144 : STD_LOGIC;
  signal multM_n_145 : STD_LOGIC;
  signal multM_n_146 : STD_LOGIC;
  signal multM_n_147 : STD_LOGIC;
  signal multM_n_148 : STD_LOGIC;
  signal multM_n_149 : STD_LOGIC;
  signal multM_n_150 : STD_LOGIC;
  signal multM_n_151 : STD_LOGIC;
  signal multM_n_152 : STD_LOGIC;
  signal multM_n_153 : STD_LOGIC;
  signal multM_n_58 : STD_LOGIC;
  signal multM_n_59 : STD_LOGIC;
  signal multM_n_60 : STD_LOGIC;
  signal multM_n_61 : STD_LOGIC;
  signal multM_n_62 : STD_LOGIC;
  signal multM_n_63 : STD_LOGIC;
  signal multM_n_64 : STD_LOGIC;
  signal multM_n_65 : STD_LOGIC;
  signal multM_n_66 : STD_LOGIC;
  signal multM_n_67 : STD_LOGIC;
  signal multM_n_68 : STD_LOGIC;
  signal multM_n_69 : STD_LOGIC;
  signal multM_n_70 : STD_LOGIC;
  signal multM_n_71 : STD_LOGIC;
  signal multM_n_72 : STD_LOGIC;
  signal multM_n_73 : STD_LOGIC;
  signal multM_n_74 : STD_LOGIC;
  signal multM_n_75 : STD_LOGIC;
  signal multM_n_76 : STD_LOGIC;
  signal multM_n_77 : STD_LOGIC;
  signal multM_n_78 : STD_LOGIC;
  signal multM_n_79 : STD_LOGIC;
  signal multM_n_80 : STD_LOGIC;
  signal multM_n_81 : STD_LOGIC;
  signal multM_n_82 : STD_LOGIC;
  signal multM_n_83 : STD_LOGIC;
  signal multM_n_84 : STD_LOGIC;
  signal multM_n_85 : STD_LOGIC;
  signal multM_n_86 : STD_LOGIC;
  signal multM_n_87 : STD_LOGIC;
  signal multM_n_88 : STD_LOGIC;
  signal multM_n_89 : STD_LOGIC;
  signal multM_n_90 : STD_LOGIC;
  signal multM_n_91 : STD_LOGIC;
  signal multM_n_92 : STD_LOGIC;
  signal multM_n_93 : STD_LOGIC;
  signal multM_n_94 : STD_LOGIC;
  signal multM_n_95 : STD_LOGIC;
  signal multM_n_96 : STD_LOGIC;
  signal multM_n_97 : STD_LOGIC;
  signal multM_n_98 : STD_LOGIC;
  signal multM_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 46 downto 23 );
  signal \result[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \result[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_full_exp0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_full_exp0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_multM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multM__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_multM__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_multM__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_multM__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multM__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_multM__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \R_sign_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \done_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \full_exp[4]_i_2__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \full_exp[5]_i_2__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \full_exp[6]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \full_exp[8]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \full_mantissa[42]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \full_mantissa[47]_i_2__0\ : label is "soft_lutpair138";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \multM__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
  done_mul <= \^done_mul\;
  mul_result(31 downto 0) <= \^mul_result\(31 downto 0);
\Aop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(0),
      Q => \Aop_reg_n_0_[0]\,
      R => '0'
    );
\Aop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(10),
      Q => \Aop_reg_n_0_[10]\,
      R => '0'
    );
\Aop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(11),
      Q => \Aop_reg_n_0_[11]\,
      R => '0'
    );
\Aop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(12),
      Q => \Aop_reg_n_0_[12]\,
      R => '0'
    );
\Aop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(13),
      Q => \Aop_reg_n_0_[13]\,
      R => '0'
    );
\Aop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(14),
      Q => \Aop_reg_n_0_[14]\,
      R => '0'
    );
\Aop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(15),
      Q => \Aop_reg_n_0_[15]\,
      R => '0'
    );
\Aop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(16),
      Q => \Aop_reg_n_0_[16]\,
      R => '0'
    );
\Aop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(17),
      Q => multA(17),
      R => '0'
    );
\Aop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(18),
      Q => multA(18),
      R => '0'
    );
\Aop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(19),
      Q => multA(19),
      R => '0'
    );
\Aop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(1),
      Q => \Aop_reg_n_0_[1]\,
      R => '0'
    );
\Aop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(20),
      Q => multA(20),
      R => '0'
    );
\Aop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(21),
      Q => multA(21),
      R => '0'
    );
\Aop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(22),
      Q => multA(22),
      R => '0'
    );
\Aop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(23),
      Q => p_0_in(0),
      R => '0'
    );
\Aop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(24),
      Q => p_0_in(1),
      R => '0'
    );
\Aop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(25),
      Q => p_0_in(2),
      R => '0'
    );
\Aop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(26),
      Q => p_0_in(3),
      R => '0'
    );
\Aop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(27),
      Q => p_0_in(4),
      R => '0'
    );
\Aop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(28),
      Q => p_0_in(5),
      R => '0'
    );
\Aop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(29),
      Q => p_0_in(6),
      R => '0'
    );
\Aop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(2),
      Q => \Aop_reg_n_0_[2]\,
      R => '0'
    );
\Aop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(30),
      Q => p_0_in(7),
      R => '0'
    );
\Aop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(31),
      Q => \Aop_reg_n_0_[31]\,
      R => '0'
    );
\Aop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(3),
      Q => \Aop_reg_n_0_[3]\,
      R => '0'
    );
\Aop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(4),
      Q => \Aop_reg_n_0_[4]\,
      R => '0'
    );
\Aop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(5),
      Q => \Aop_reg_n_0_[5]\,
      R => '0'
    );
\Aop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(6),
      Q => \Aop_reg_n_0_[6]\,
      R => '0'
    );
\Aop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(7),
      Q => \Aop_reg_n_0_[7]\,
      R => '0'
    );
\Aop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(8),
      Q => \Aop_reg_n_0_[8]\,
      R => '0'
    );
\Aop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => Q(9),
      Q => \Aop_reg_n_0_[9]\,
      R => '0'
    );
\Bop[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => go,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => \MULTIPLY_reg_n_0_[0]\,
      O => \Bop[31]_i_1__0_n_0\
    );
\Bop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(0),
      Q => multB(0),
      R => '0'
    );
\Bop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(10),
      Q => multB(10),
      R => '0'
    );
\Bop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(11),
      Q => multB(11),
      R => '0'
    );
\Bop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(12),
      Q => multB(12),
      R => '0'
    );
\Bop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(13),
      Q => multB(13),
      R => '0'
    );
\Bop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(14),
      Q => multB(14),
      R => '0'
    );
\Bop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(15),
      Q => multB(15),
      R => '0'
    );
\Bop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(16),
      Q => multB(16),
      R => '0'
    );
\Bop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(17),
      Q => multB(17),
      R => '0'
    );
\Bop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(18),
      Q => multB(18),
      R => '0'
    );
\Bop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(19),
      Q => multB(19),
      R => '0'
    );
\Bop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(1),
      Q => multB(1),
      R => '0'
    );
\Bop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(20),
      Q => multB(20),
      R => '0'
    );
\Bop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(21),
      Q => multB(21),
      R => '0'
    );
\Bop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(22),
      Q => multB(22),
      R => '0'
    );
\Bop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(23),
      Q => \Bop_reg_n_0_[23]\,
      R => '0'
    );
\Bop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(24),
      Q => \Bop_reg_n_0_[24]\,
      R => '0'
    );
\Bop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(25),
      Q => \Bop_reg_n_0_[25]\,
      R => '0'
    );
\Bop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(26),
      Q => \Bop_reg_n_0_[26]\,
      R => '0'
    );
\Bop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(27),
      Q => \Bop_reg_n_0_[27]\,
      R => '0'
    );
\Bop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(28),
      Q => \Bop_reg_n_0_[28]\,
      R => '0'
    );
\Bop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(29),
      Q => \Bop_reg_n_0_[29]\,
      R => '0'
    );
\Bop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(2),
      Q => multB(2),
      R => '0'
    );
\Bop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(30),
      Q => \Bop_reg_n_0_[30]\,
      R => '0'
    );
\Bop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(31),
      Q => \Bop_reg_n_0_[31]\,
      R => '0'
    );
\Bop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(3),
      Q => multB(3),
      R => '0'
    );
\Bop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(4),
      Q => multB(4),
      R => '0'
    );
\Bop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(5),
      Q => multB(5),
      R => '0'
    );
\Bop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(6),
      Q => multB(6),
      R => '0'
    );
\Bop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(7),
      Q => multB(7),
      R => '0'
    );
\Bop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(8),
      Q => multB(8),
      R => '0'
    );
\Bop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Bop[31]_i_1__0_n_0\,
      D => \numB_reg[31]\(9),
      Q => multB(9),
      R => '0'
    );
\MULTIPLY[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DC001F001C"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => full_mantissa(47),
      O => \MULTIPLY[0]_i_1__0_n_0\
    );
\MULTIPLY[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DC001C"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => full_mantissa(47),
      O => \MULTIPLY[1]_i_1__0_n_0\
    );
\MULTIPLY[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320002003E000E0"
    )
        port map (
      I0 => \full_exp_reg_n_0_[8]\,
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => full_mantissa(47),
      O => \MULTIPLY[2]_i_1__0_n_0\
    );
\MULTIPLY_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[0]_i_1__0_n_0\,
      Q => \MULTIPLY_reg_n_0_[0]\
    );
\MULTIPLY_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[1]_i_1__0_n_0\,
      Q => \MULTIPLY_reg_n_0_[1]\
    );
\MULTIPLY_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \MULTIPLY[2]_i_1__0_n_0\,
      Q => \MULTIPLY_reg_n_0_[2]\
    );
\R_sign_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \Bop_reg_n_0_[31]\,
      I1 => \Aop_reg_n_0_[31]\,
      I2 => \full_mantissa[47]_i_3__0_n_0\,
      I3 => \R_sign_i_2__0_n_0\,
      I4 => R_sign_reg_n_0,
      O => \R_sign_i_1__0_n_0\
    );
\R_sign_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \MULTIPLY_reg_n_0_[2]\,
      I3 => \MULTIPLY_reg_n_0_[0]\,
      O => \R_sign_i_2__0_n_0\
    );
R_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \R_sign_i_1__0_n_0\,
      Q => R_sign_reg_n_0,
      R => '0'
    );
\done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[0]\,
      I1 => \done_i_2__0_n_0\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \full_exp_reg_n_0_[8]\,
      I4 => \done_i_3__0_n_0\,
      I5 => \^done_mul\,
      O => \done_i_1__0_n_0\
    );
\done_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => go,
      O => \done_i_2__0_n_0\
    );
\done_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0074007400333333"
    )
        port map (
      I0 => full_mantissa(47),
      I1 => \MULTIPLY_reg_n_0_[0]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => \MULTIPLY_reg_n_0_[2]\,
      I4 => go,
      I5 => \MULTIPLY_reg_n_0_[1]\,
      O => \done_i_3__0_n_0\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \done_i_1__0_n_0\,
      Q => \^done_mul\
    );
full_exp0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_exp0_carry_n_0,
      CO(2) => full_exp0_carry_n_1,
      CO(1) => full_exp0_carry_n_2,
      CO(0) => full_exp0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => p_0_in(3 downto 0),
      O(3 downto 0) => full_exp0(3 downto 0),
      S(3) => \full_exp0_carry_i_1__0_n_0\,
      S(2) => \full_exp0_carry_i_2__0_n_0\,
      S(1) => \full_exp0_carry_i_3__0_n_0\,
      S(0) => \full_exp0_carry_i_4__0_n_0\
    );
\full_exp0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => full_exp0_carry_n_0,
      CO(3) => \full_exp0_carry__0_n_0\,
      CO(2) => \full_exp0_carry__0_n_1\,
      CO(1) => \full_exp0_carry__0_n_2\,
      CO(0) => \full_exp0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(7 downto 4),
      O(3 downto 0) => full_exp0(7 downto 4),
      S(3) => \full_exp0_carry__0_i_1__0_n_0\,
      S(2) => \full_exp0_carry__0_i_2__0_n_0\,
      S(1) => \full_exp0_carry__0_i_3__0_n_0\,
      S(0) => \full_exp0_carry__0_i_4__0_n_0\
    );
\full_exp0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Bop_reg_n_0_[30]\,
      I1 => p_0_in(7),
      O => \full_exp0_carry__0_i_1__0_n_0\
    );
\full_exp0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \Bop_reg_n_0_[29]\,
      O => \full_exp0_carry__0_i_2__0_n_0\
    );
\full_exp0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \Bop_reg_n_0_[28]\,
      O => \full_exp0_carry__0_i_3__0_n_0\
    );
\full_exp0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \Bop_reg_n_0_[27]\,
      O => \full_exp0_carry__0_i_4__0_n_0\
    );
\full_exp0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \full_exp0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_full_exp0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_full_exp0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => full_exp0(8),
      S(3 downto 1) => B"000",
      S(0) => \full_exp0_carry__1_i_1__0_n_0\
    );
\full_exp0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Bop_reg_n_0_[30]\,
      O => \full_exp0_carry__1_i_1__0_n_0\
    );
\full_exp0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \Bop_reg_n_0_[26]\,
      O => \full_exp0_carry_i_1__0_n_0\
    );
\full_exp0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \Bop_reg_n_0_[25]\,
      O => \full_exp0_carry_i_2__0_n_0\
    );
\full_exp0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \Bop_reg_n_0_[24]\,
      O => \full_exp0_carry_i_3__0_n_0\
    );
\full_exp0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \Bop_reg_n_0_[23]\,
      O => \full_exp0_carry_i_4__0_n_0\
    );
\full_exp[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => full_exp0(0),
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[0]_i_1__0_n_0\
    );
\full_exp[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(1),
      I4 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[1]_i_1__0_n_0\
    );
\full_exp[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp_reg_n_0_[0]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[2]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(2),
      I5 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[2]_i_1__0_n_0\
    );
\full_exp[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[3]_i_2__0_n_0\,
      I1 => \full_exp_reg_n_0_[3]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(3),
      I4 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[3]_i_1__0_n_0\
    );
\full_exp[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \full_exp_reg_n_0_[2]\,
      I1 => \full_exp_reg_n_0_[0]\,
      I2 => \full_exp_reg_n_0_[1]\,
      O => \full_exp[3]_i_2__0_n_0\
    );
\full_exp[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[4]_i_2__0_n_0\,
      I1 => \full_exp_reg_n_0_[4]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(4),
      I4 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[4]_i_1__0_n_0\
    );
\full_exp[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[3]\,
      I1 => \full_exp_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[2]\,
      O => \full_exp[4]_i_2__0_n_0\
    );
\full_exp[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[5]_i_2__0_n_0\,
      I1 => \full_exp_reg_n_0_[5]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(5),
      I4 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[5]_i_1__0_n_0\
    );
\full_exp[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[4]\,
      I1 => \full_exp_reg_n_0_[2]\,
      I2 => \full_exp_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[1]\,
      I4 => \full_exp_reg_n_0_[3]\,
      O => \full_exp[5]_i_2__0_n_0\
    );
\full_exp[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \full_exp[7]_i_2__0_n_0\,
      I1 => \full_exp_reg_n_0_[6]\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => full_exp0(6),
      I4 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[6]_i_1__0_n_0\
    );
\full_exp[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp[7]_i_2__0_n_0\,
      I1 => \full_exp_reg_n_0_[6]\,
      I2 => \full_exp_reg_n_0_[7]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(7),
      I5 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[7]_i_1__0_n_0\
    );
\full_exp[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \full_exp_reg_n_0_[5]\,
      I1 => \full_exp_reg_n_0_[3]\,
      I2 => \full_exp_reg_n_0_[1]\,
      I3 => \full_exp_reg_n_0_[0]\,
      I4 => \full_exp_reg_n_0_[2]\,
      I5 => \full_exp_reg_n_0_[4]\,
      O => \full_exp[7]_i_2__0_n_0\
    );
\full_exp[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800780078FF7800"
    )
        port map (
      I0 => \full_exp[8]_i_2__0_n_0\,
      I1 => \full_exp_reg_n_0_[7]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => \MULTIPLY_reg_n_0_[1]\,
      I4 => full_exp0(8),
      I5 => \full_mantissa[47]_i_3__0_n_0\,
      O => \full_exp[8]_i_1__0_n_0\
    );
\full_exp[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \full_exp_reg_n_0_[6]\,
      I1 => \full_exp[7]_i_2__0_n_0\,
      O => \full_exp[8]_i_2__0_n_0\
    );
\full_exp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[0]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[0]\
    );
\full_exp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[1]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[1]\
    );
\full_exp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[2]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[2]\
    );
\full_exp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[3]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[3]\
    );
\full_exp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[4]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[4]\
    );
\full_exp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[5]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[5]\
    );
\full_exp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[6]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[6]\
    );
\full_exp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[7]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[7]\
    );
\full_exp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_exp[8]_i_1__0_n_0\,
      Q => \full_exp_reg_n_0_[8]\
    );
\full_mantissa[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[24]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_99\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(23)
    );
\full_mantissa[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[25]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_98\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(24)
    );
\full_mantissa[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[26]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_97\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(25)
    );
\full_mantissa[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[27]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_96\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(26)
    );
\full_mantissa[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[28]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_95\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(27)
    );
\full_mantissa[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[29]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_94\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(28)
    );
\full_mantissa[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[30]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_93\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(29)
    );
\full_mantissa[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[31]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_92\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(30)
    );
\full_mantissa[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[32]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_91\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(31)
    );
\full_mantissa[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[33]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_90\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(32)
    );
\full_mantissa[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[34]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_89\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(33)
    );
\full_mantissa[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[35]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_88\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(34)
    );
\full_mantissa[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[36]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_87\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(35)
    );
\full_mantissa[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[37]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_86\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(36)
    );
\full_mantissa[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[38]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_85\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(37)
    );
\full_mantissa[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[39]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_84\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(38)
    );
\full_mantissa[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[40]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_83\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(39)
    );
\full_mantissa[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[41]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_82\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(40)
    );
\full_mantissa[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[42]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_81\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(41)
    );
\full_mantissa[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[43]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_80\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(42)
    );
\full_mantissa[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[44]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_79\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(43)
    );
\full_mantissa[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[45]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_78\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(44)
    );
\full_mantissa[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \full_mantissa_reg_n_0_[46]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_77\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(45)
    );
\full_mantissa[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => full_mantissa(47),
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \multM__0_n_76\,
      I3 => \full_mantissa[47]_i_3__0_n_0\,
      O => \p_0_in__0\(46)
    );
\full_mantissa[47]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \full_mantissa[47]_i_10__0_n_0\
    );
\full_mantissa[47]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multA(21),
      I1 => multA(20),
      I2 => p_0_in(0),
      I3 => multA(22),
      I4 => \full_mantissa[47]_i_17__0_n_0\,
      O => \full_mantissa[47]_i_11__0_n_0\
    );
\full_mantissa[47]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(10),
      I1 => multB(11),
      I2 => multB(8),
      I3 => multB(9),
      O => \full_mantissa[47]_i_12__0_n_0\
    );
\full_mantissa[47]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multB(5),
      I1 => multB(4),
      I2 => multB(7),
      I3 => multB(6),
      I4 => \full_mantissa[47]_i_18__0_n_0\,
      O => \full_mantissa[47]_i_13__0_n_0\
    );
\full_mantissa[47]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Bop_reg_n_0_[26]\,
      I1 => \Bop_reg_n_0_[27]\,
      I2 => \Bop_reg_n_0_[24]\,
      I3 => \Bop_reg_n_0_[25]\,
      O => \full_mantissa[47]_i_14__0_n_0\
    );
\full_mantissa[47]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => multB(21),
      I1 => multB(20),
      I2 => \Bop_reg_n_0_[23]\,
      I3 => multB(22),
      I4 => \full_mantissa[47]_i_19__0_n_0\,
      O => \full_mantissa[47]_i_15__0_n_0\
    );
\full_mantissa[47]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[2]\,
      I1 => \Aop_reg_n_0_[3]\,
      I2 => \Aop_reg_n_0_[0]\,
      I3 => \Aop_reg_n_0_[1]\,
      O => \full_mantissa[47]_i_16__0_n_0\
    );
\full_mantissa[47]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multA(18),
      I1 => multA(19),
      I2 => \Aop_reg_n_0_[16]\,
      I3 => multA(17),
      O => \full_mantissa[47]_i_17__0_n_0\
    );
\full_mantissa[47]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(2),
      I1 => multB(3),
      I2 => multB(0),
      I3 => multB(1),
      O => \full_mantissa[47]_i_18__0_n_0\
    );
\full_mantissa[47]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => multB(18),
      I1 => multB(19),
      I2 => multB(16),
      I3 => multB(17),
      O => \full_mantissa[47]_i_19__0_n_0\
    );
\full_mantissa[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => full_mantissa(47),
      I2 => \MULTIPLY_reg_n_0_[1]\,
      I3 => \MULTIPLY_reg_n_0_[0]\,
      O => full_exp
    );
\full_mantissa[47]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \full_mantissa[47]_i_3__0_n_0\,
      I1 => \multM__0_n_75\,
      I2 => \MULTIPLY_reg_n_0_[1]\,
      O => \full_mantissa[47]_i_2__0_n_0\
    );
\full_mantissa[47]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \full_mantissa[47]_i_4__0_n_0\,
      I1 => \full_mantissa[47]_i_5__0_n_0\,
      I2 => \full_mantissa[47]_i_6__0_n_0\,
      I3 => \full_mantissa[47]_i_7__0_n_0\,
      O => \full_mantissa[47]_i_3__0_n_0\
    );
\full_mantissa[47]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_8__0_n_0\,
      I1 => \Aop_reg_n_0_[14]\,
      I2 => \Aop_reg_n_0_[15]\,
      I3 => \Aop_reg_n_0_[12]\,
      I4 => \Aop_reg_n_0_[13]\,
      I5 => \full_mantissa[47]_i_9__0_n_0\,
      O => \full_mantissa[47]_i_4__0_n_0\
    );
\full_mantissa[47]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_10__0_n_0\,
      I1 => \Aop_reg_n_0_[31]\,
      I2 => p_0_in(7),
      I3 => p_0_in(5),
      I4 => p_0_in(6),
      I5 => \full_mantissa[47]_i_11__0_n_0\,
      O => \full_mantissa[47]_i_5__0_n_0\
    );
\full_mantissa[47]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_12__0_n_0\,
      I1 => multB(14),
      I2 => multB(15),
      I3 => multB(12),
      I4 => multB(13),
      I5 => \full_mantissa[47]_i_13__0_n_0\,
      O => \full_mantissa[47]_i_6__0_n_0\
    );
\full_mantissa[47]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \full_mantissa[47]_i_14__0_n_0\,
      I1 => \Bop_reg_n_0_[31]\,
      I2 => \Bop_reg_n_0_[30]\,
      I3 => \Bop_reg_n_0_[28]\,
      I4 => \Bop_reg_n_0_[29]\,
      I5 => \full_mantissa[47]_i_15__0_n_0\,
      O => \full_mantissa[47]_i_7__0_n_0\
    );
\full_mantissa[47]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[10]\,
      I1 => \Aop_reg_n_0_[11]\,
      I2 => \Aop_reg_n_0_[8]\,
      I3 => \Aop_reg_n_0_[9]\,
      O => \full_mantissa[47]_i_8__0_n_0\
    );
\full_mantissa[47]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Aop_reg_n_0_[5]\,
      I1 => \Aop_reg_n_0_[4]\,
      I2 => \Aop_reg_n_0_[7]\,
      I3 => \Aop_reg_n_0_[6]\,
      I4 => \full_mantissa[47]_i_16__0_n_0\,
      O => \full_mantissa[47]_i_9__0_n_0\
    );
\full_mantissa_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(23),
      Q => \full_mantissa_reg_n_0_[23]\
    );
\full_mantissa_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(24),
      Q => \full_mantissa_reg_n_0_[24]\
    );
\full_mantissa_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(25),
      Q => \full_mantissa_reg_n_0_[25]\
    );
\full_mantissa_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(26),
      Q => \full_mantissa_reg_n_0_[26]\
    );
\full_mantissa_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(27),
      Q => \full_mantissa_reg_n_0_[27]\
    );
\full_mantissa_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(28),
      Q => \full_mantissa_reg_n_0_[28]\
    );
\full_mantissa_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(29),
      Q => \full_mantissa_reg_n_0_[29]\
    );
\full_mantissa_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(30),
      Q => \full_mantissa_reg_n_0_[30]\
    );
\full_mantissa_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(31),
      Q => \full_mantissa_reg_n_0_[31]\
    );
\full_mantissa_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(32),
      Q => \full_mantissa_reg_n_0_[32]\
    );
\full_mantissa_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(33),
      Q => \full_mantissa_reg_n_0_[33]\
    );
\full_mantissa_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(34),
      Q => \full_mantissa_reg_n_0_[34]\
    );
\full_mantissa_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(35),
      Q => \full_mantissa_reg_n_0_[35]\
    );
\full_mantissa_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(36),
      Q => \full_mantissa_reg_n_0_[36]\
    );
\full_mantissa_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(37),
      Q => \full_mantissa_reg_n_0_[37]\
    );
\full_mantissa_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(38),
      Q => \full_mantissa_reg_n_0_[38]\
    );
\full_mantissa_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(39),
      Q => \full_mantissa_reg_n_0_[39]\
    );
\full_mantissa_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(40),
      Q => \full_mantissa_reg_n_0_[40]\
    );
\full_mantissa_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(41),
      Q => \full_mantissa_reg_n_0_[41]\
    );
\full_mantissa_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(42),
      Q => \full_mantissa_reg_n_0_[42]\
    );
\full_mantissa_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(43),
      Q => \full_mantissa_reg_n_0_[43]\
    );
\full_mantissa_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(44),
      Q => \full_mantissa_reg_n_0_[44]\
    );
\full_mantissa_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(45),
      Q => \full_mantissa_reg_n_0_[45]\
    );
\full_mantissa_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \p_0_in__0\(46),
      Q => \full_mantissa_reg_n_0_[46]\
    );
\full_mantissa_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => full_exp,
      CLR => AR(0),
      D => \full_mantissa[47]_i_2__0_n_0\,
      Q => full_mantissa(47)
    );
\go_add_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \out\(0),
      I1 => \^done_mul\,
      I2 => \FSM_sequential_state_reg[3]\,
      I3 => go_add_reg_0,
      O => go_add_reg
    );
\go_mul_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00B8FFB800B8"
    )
        port map (
      I0 => \^done_mul\,
      I1 => \out\(1),
      I2 => control_i_0,
      I3 => \out\(2),
      I4 => done,
      I5 => \out\(3),
      O => go_mul_reg
    );
multM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => multB(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \Bop[31]_i_1__0_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multM_OVERFLOW_UNCONNECTED,
      P(47) => multM_n_58,
      P(46) => multM_n_59,
      P(45) => multM_n_60,
      P(44) => multM_n_61,
      P(43) => multM_n_62,
      P(42) => multM_n_63,
      P(41) => multM_n_64,
      P(40) => multM_n_65,
      P(39) => multM_n_66,
      P(38) => multM_n_67,
      P(37) => multM_n_68,
      P(36) => multM_n_69,
      P(35) => multM_n_70,
      P(34) => multM_n_71,
      P(33) => multM_n_72,
      P(32) => multM_n_73,
      P(31) => multM_n_74,
      P(30) => multM_n_75,
      P(29) => multM_n_76,
      P(28) => multM_n_77,
      P(27) => multM_n_78,
      P(26) => multM_n_79,
      P(25) => multM_n_80,
      P(24) => multM_n_81,
      P(23) => multM_n_82,
      P(22) => multM_n_83,
      P(21) => multM_n_84,
      P(20) => multM_n_85,
      P(19) => multM_n_86,
      P(18) => multM_n_87,
      P(17) => multM_n_88,
      P(16) => multM_n_89,
      P(15) => multM_n_90,
      P(14) => multM_n_91,
      P(13) => multM_n_92,
      P(12) => multM_n_93,
      P(11) => multM_n_94,
      P(10) => multM_n_95,
      P(9) => multM_n_96,
      P(8) => multM_n_97,
      P(7) => multM_n_98,
      P(6) => multM_n_99,
      P(5) => multM_n_100,
      P(4) => multM_n_101,
      P(3) => multM_n_102,
      P(2) => multM_n_103,
      P(1) => multM_n_104,
      P(0) => multM_n_105,
      PATTERNBDETECT => NLW_multM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multM_n_106,
      PCOUT(46) => multM_n_107,
      PCOUT(45) => multM_n_108,
      PCOUT(44) => multM_n_109,
      PCOUT(43) => multM_n_110,
      PCOUT(42) => multM_n_111,
      PCOUT(41) => multM_n_112,
      PCOUT(40) => multM_n_113,
      PCOUT(39) => multM_n_114,
      PCOUT(38) => multM_n_115,
      PCOUT(37) => multM_n_116,
      PCOUT(36) => multM_n_117,
      PCOUT(35) => multM_n_118,
      PCOUT(34) => multM_n_119,
      PCOUT(33) => multM_n_120,
      PCOUT(32) => multM_n_121,
      PCOUT(31) => multM_n_122,
      PCOUT(30) => multM_n_123,
      PCOUT(29) => multM_n_124,
      PCOUT(28) => multM_n_125,
      PCOUT(27) => multM_n_126,
      PCOUT(26) => multM_n_127,
      PCOUT(25) => multM_n_128,
      PCOUT(24) => multM_n_129,
      PCOUT(23) => multM_n_130,
      PCOUT(22) => multM_n_131,
      PCOUT(21) => multM_n_132,
      PCOUT(20) => multM_n_133,
      PCOUT(19) => multM_n_134,
      PCOUT(18) => multM_n_135,
      PCOUT(17) => multM_n_136,
      PCOUT(16) => multM_n_137,
      PCOUT(15) => multM_n_138,
      PCOUT(14) => multM_n_139,
      PCOUT(13) => multM_n_140,
      PCOUT(12) => multM_n_141,
      PCOUT(11) => multM_n_142,
      PCOUT(10) => multM_n_143,
      PCOUT(9) => multM_n_144,
      PCOUT(8) => multM_n_145,
      PCOUT(7) => multM_n_146,
      PCOUT(6) => multM_n_147,
      PCOUT(5) => multM_n_148,
      PCOUT(4) => multM_n_149,
      PCOUT(3) => multM_n_150,
      PCOUT(2) => multM_n_151,
      PCOUT(1) => multM_n_152,
      PCOUT(0) => multM_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multM_UNDERFLOW_UNCONNECTED
    );
\multM__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => multB(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_multM__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => multA(22 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_multM__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_multM__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_multM__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_multM__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_multM__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_multM__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \multM__0_n_75\,
      P(29) => \multM__0_n_76\,
      P(28) => \multM__0_n_77\,
      P(27) => \multM__0_n_78\,
      P(26) => \multM__0_n_79\,
      P(25) => \multM__0_n_80\,
      P(24) => \multM__0_n_81\,
      P(23) => \multM__0_n_82\,
      P(22) => \multM__0_n_83\,
      P(21) => \multM__0_n_84\,
      P(20) => \multM__0_n_85\,
      P(19) => \multM__0_n_86\,
      P(18) => \multM__0_n_87\,
      P(17) => \multM__0_n_88\,
      P(16) => \multM__0_n_89\,
      P(15) => \multM__0_n_90\,
      P(14) => \multM__0_n_91\,
      P(13) => \multM__0_n_92\,
      P(12) => \multM__0_n_93\,
      P(11) => \multM__0_n_94\,
      P(10) => \multM__0_n_95\,
      P(9) => \multM__0_n_96\,
      P(8) => \multM__0_n_97\,
      P(7) => \multM__0_n_98\,
      P(6) => \multM__0_n_99\,
      P(5) => \multM__0_n_100\,
      P(4) => \multM__0_n_101\,
      P(3) => \multM__0_n_102\,
      P(2) => \multM__0_n_103\,
      P(1) => \multM__0_n_104\,
      P(0) => \multM__0_n_105\,
      PATTERNBDETECT => \NLW_multM__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_multM__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => multM_n_106,
      PCIN(46) => multM_n_107,
      PCIN(45) => multM_n_108,
      PCIN(44) => multM_n_109,
      PCIN(43) => multM_n_110,
      PCIN(42) => multM_n_111,
      PCIN(41) => multM_n_112,
      PCIN(40) => multM_n_113,
      PCIN(39) => multM_n_114,
      PCIN(38) => multM_n_115,
      PCIN(37) => multM_n_116,
      PCIN(36) => multM_n_117,
      PCIN(35) => multM_n_118,
      PCIN(34) => multM_n_119,
      PCIN(33) => multM_n_120,
      PCIN(32) => multM_n_121,
      PCIN(31) => multM_n_122,
      PCIN(30) => multM_n_123,
      PCIN(29) => multM_n_124,
      PCIN(28) => multM_n_125,
      PCIN(27) => multM_n_126,
      PCIN(26) => multM_n_127,
      PCIN(25) => multM_n_128,
      PCIN(24) => multM_n_129,
      PCIN(23) => multM_n_130,
      PCIN(22) => multM_n_131,
      PCIN(21) => multM_n_132,
      PCIN(20) => multM_n_133,
      PCIN(19) => multM_n_134,
      PCIN(18) => multM_n_135,
      PCIN(17) => multM_n_136,
      PCIN(16) => multM_n_137,
      PCIN(15) => multM_n_138,
      PCIN(14) => multM_n_139,
      PCIN(13) => multM_n_140,
      PCIN(12) => multM_n_141,
      PCIN(11) => multM_n_142,
      PCIN(10) => multM_n_143,
      PCIN(9) => multM_n_144,
      PCIN(8) => multM_n_145,
      PCIN(7) => multM_n_146,
      PCIN(6) => multM_n_147,
      PCIN(5) => multM_n_148,
      PCIN(4) => multM_n_149,
      PCIN(3) => multM_n_150,
      PCIN(2) => multM_n_151,
      PCIN(1) => multM_n_152,
      PCIN(0) => multM_n_153,
      PCOUT(47 downto 0) => \NLW_multM__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_multM__0_UNDERFLOW_UNCONNECTED\
    );
\numB[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B0883"
    )
        port map (
      I0 => \^mul_result\(0),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(0)
    );
\numB[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(10),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(7)
    );
\numB[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(11),
      O => \numB_reg[11]\
    );
\numB[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(12),
      O => \numB_reg[12]\
    );
\numB[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(13),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[13]\
    );
\numB[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(14),
      O => \numB_reg[14]\
    );
\numB[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB0883"
    )
        port map (
      I0 => \^mul_result\(15),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(8)
    );
\numB[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(16),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[16]\
    );
\numB[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(17),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[17]\
    );
\numB[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB0883"
    )
        port map (
      I0 => \^mul_result\(18),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(9)
    );
\numB[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B0B83"
    )
        port map (
      I0 => \^mul_result\(19),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(10)
    );
\numB[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B0883"
    )
        port map (
      I0 => \^mul_result\(1),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(1)
    );
\numB[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(20),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(11)
    );
\numB[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(21),
      O => \numB_reg[21]\
    );
\numB[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(22),
      O => \numB_reg[22]\
    );
\numB[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(23),
      O => \numB_reg[23]\
    );
\numB[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(24),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(12)
    );
\numB[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(25),
      O => \numB_reg[25]\
    );
\numB[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(26),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(13)
    );
\numB[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(27),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(14)
    );
\numB[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(28),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(15)
    );
\numB[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(29),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(16)
    );
\numB[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B0B83"
    )
        port map (
      I0 => \^mul_result\(2),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(2)
    );
\numB[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA002800"
    )
        port map (
      I0 => \^mul_result\(30),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      O => \numB_reg[30]\
    );
\numB[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B880B83"
    )
        port map (
      I0 => \^mul_result\(31),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(17)
    );
\numB[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B0883"
    )
        port map (
      I0 => \^mul_result\(3),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(3)
    );
\numB[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B0883"
    )
        port map (
      I0 => \^mul_result\(4),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(4)
    );
\numB[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC7204"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(5),
      O => \numB_reg[5]\
    );
\numB[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B0883"
    )
        port map (
      I0 => \^mul_result\(6),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(5)
    );
\numB[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA7552"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(7),
      O => \numB_reg[7]\
    );
\numB[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8DF80130"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \^mul_result\(8),
      O => \numB_reg[8]\
    );
\numB[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B83"
    )
        port map (
      I0 => \^mul_result\(9),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(6)
    );
\result[30]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MULTIPLY_reg_n_0_[2]\,
      I1 => \MULTIPLY_reg_n_0_[1]\,
      I2 => \full_exp_reg_n_0_[8]\,
      I3 => s00_axi_aresetn,
      I4 => \MULTIPLY_reg_n_0_[0]\,
      O => \result[30]_i_1__4_n_0\
    );
\result[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A200000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => full_mantissa(47),
      I2 => \MULTIPLY_reg_n_0_[0]\,
      I3 => \full_exp_reg_n_0_[8]\,
      I4 => \MULTIPLY_reg_n_0_[1]\,
      I5 => \MULTIPLY_reg_n_0_[2]\,
      O => \result[30]_i_2__0_n_0\
    );
\result[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => R_sign_reg_n_0,
      I1 => \result[30]_i_2__0_n_0\,
      I2 => \^mul_result\(31),
      O => \result[31]_i_1__1_n_0\
    );
\result_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[23]\,
      Q => \^mul_result\(0),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[33]\,
      Q => \^mul_result\(10),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[34]\,
      Q => \^mul_result\(11),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[35]\,
      Q => \^mul_result\(12),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[36]\,
      Q => \^mul_result\(13),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[37]\,
      Q => \^mul_result\(14),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[38]\,
      Q => \^mul_result\(15),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[39]\,
      Q => \^mul_result\(16),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[40]\,
      Q => \^mul_result\(17),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[41]\,
      Q => \^mul_result\(18),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[42]\,
      Q => \^mul_result\(19),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[24]\,
      Q => \^mul_result\(1),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[43]\,
      Q => \^mul_result\(20),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[44]\,
      Q => \^mul_result\(21),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[45]\,
      Q => \^mul_result\(22),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_exp_reg_n_0_[0]\,
      Q => \^mul_result\(23),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_exp_reg_n_0_[1]\,
      Q => \^mul_result\(24),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_exp_reg_n_0_[2]\,
      Q => \^mul_result\(25),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_exp_reg_n_0_[3]\,
      Q => \^mul_result\(26),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_exp_reg_n_0_[4]\,
      Q => \^mul_result\(27),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_exp_reg_n_0_[5]\,
      Q => \^mul_result\(28),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_exp_reg_n_0_[6]\,
      Q => \^mul_result\(29),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[25]\,
      Q => \^mul_result\(2),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_exp_reg_n_0_[7]\,
      Q => \^mul_result\(30),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1__1_n_0\,
      Q => \^mul_result\(31),
      R => '0'
    );
\result_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[26]\,
      Q => \^mul_result\(3),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[27]\,
      Q => \^mul_result\(4),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[28]\,
      Q => \^mul_result\(5),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[29]\,
      Q => \^mul_result\(6),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[30]\,
      Q => \^mul_result\(7),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[31]\,
      Q => \^mul_result\(8),
      S => \result[30]_i_1__4_n_0\
    );
\result_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \result[30]_i_2__0_n_0\,
      D => \full_mantissa_reg_n_0_[32]\,
      Q => \^mul_result\(9),
      S => \result[30]_i_1__4_n_0\
    );
\y0[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F00F808"
    )
        port map (
      I0 => \^done_mul\,
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => done,
      I4 => \out\(2),
      I5 => \out\(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_fp_leading_zeros_and_shift is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_fp_leading_zeros_and_shift : entity is "fp_leading_zeros_and_shift";
end design_1_b_filter_0_1_fp_leading_zeros_and_shift;

architecture STRUCTURE of design_1_b_filter_0_1_fp_leading_zeros_and_shift is
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of gtOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_fp_leading_zeros_and_shift_12 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_fp_leading_zeros_and_shift_12 : entity is "fp_leading_zeros_and_shift";
end design_1_b_filter_0_1_fp_leading_zeros_and_shift_12;

architecture STRUCTURE of design_1_b_filter_0_1_fp_leading_zeros_and_shift_12 is
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of gtOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_fp_leading_zeros_and_shift_6 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_fp_leading_zeros_and_shift_6 : entity is "fp_leading_zeros_and_shift";
end design_1_b_filter_0_1_fp_leading_zeros_and_shift_6;

architecture STRUCTURE of design_1_b_filter_0_1_fp_leading_zeros_and_shift_6 is
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of gtOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_fp_leading_zeros_and_shift_9 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_fp_leading_zeros_and_shift_9 : entity is "fp_leading_zeros_and_shift";
end design_1_b_filter_0_1_fp_leading_zeros_and_shift_9;

architecture STRUCTURE of design_1_b_filter_0_1_fp_leading_zeros_and_shift_9 is
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of gtOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_ADD_SUB_10 is
  port (
    \numB_reg[30]\ : out STD_LOGIC;
    \numB_reg[5]\ : out STD_LOGIC;
    done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    go_add_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sample_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    go_mul_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    done_mul : in STD_LOGIC;
    go_add_reg_0 : in STD_LOGIC;
    valid_i_reg : in STD_LOGIC;
    mul_result : in STD_LOGIC_VECTOR ( 31 downto 0 );
    done_reg_0 : in STD_LOGIC;
    go : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_ADD_SUB_10 : entity is "FPP_ADD_SUB";
end design_1_b_filter_0_1_FPP_ADD_SUB_10;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_ADD_SUB_10 is
  signal \B_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_4_n_0\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \L__0\ : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^done\ : STD_LOGIC;
  signal done_i : STD_LOGIC;
  signal \frac0__25_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_17_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_18_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_19_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_20_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_21_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_17_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_13_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_14_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_15_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_16_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_17_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_18_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_19_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_20_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_11_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_12_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_13_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_14_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_15_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_16_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_17_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_10_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_11_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_9_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_7\ : STD_LOGIC;
  signal \frac0__25_carry_i_10_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_11_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_12_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_13_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_14_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_15_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_16_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_17_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_18_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_19_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_20_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_21_n_3\ : STD_LOGIC;
  signal \frac0__25_carry_i_22_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_23_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_24_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_25_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_26_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_27_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_28_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_29_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_30_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_31_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_32_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_33_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_34_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_35_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_36_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_37_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_38_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_39_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_40_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_41_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_42_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_43_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_44_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_45_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_46_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_47_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_48_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_49_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_50_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_51_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_52_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_5_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_6_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_7_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_8_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_9_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_n_1\ : STD_LOGIC;
  signal \frac0__25_carry_n_2\ : STD_LOGIC;
  signal \frac0__25_carry_n_3\ : STD_LOGIC;
  signal \frac0__25_carry_n_4\ : STD_LOGIC;
  signal \frac0__25_carry_n_5\ : STD_LOGIC;
  signal \frac0__25_carry_n_6\ : STD_LOGIC;
  signal \frac0__25_carry_n_7\ : STD_LOGIC;
  signal go_del : STD_LOGIC;
  signal go_mul_i_2_n_0 : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp_carry_i_100_n_0 : STD_LOGIC;
  signal gtOp_carry_i_101_n_0 : STD_LOGIC;
  signal gtOp_carry_i_102_n_0 : STD_LOGIC;
  signal gtOp_carry_i_103_n_0 : STD_LOGIC;
  signal gtOp_carry_i_104_n_0 : STD_LOGIC;
  signal gtOp_carry_i_105_n_0 : STD_LOGIC;
  signal gtOp_carry_i_106_n_0 : STD_LOGIC;
  signal gtOp_carry_i_107_n_0 : STD_LOGIC;
  signal gtOp_carry_i_108_n_0 : STD_LOGIC;
  signal gtOp_carry_i_109_n_0 : STD_LOGIC;
  signal gtOp_carry_i_10_n_0 : STD_LOGIC;
  signal gtOp_carry_i_110_n_0 : STD_LOGIC;
  signal gtOp_carry_i_111_n_0 : STD_LOGIC;
  signal gtOp_carry_i_112_n_0 : STD_LOGIC;
  signal gtOp_carry_i_113_n_0 : STD_LOGIC;
  signal gtOp_carry_i_114_n_0 : STD_LOGIC;
  signal gtOp_carry_i_115_n_0 : STD_LOGIC;
  signal gtOp_carry_i_116_n_0 : STD_LOGIC;
  signal gtOp_carry_i_117_n_0 : STD_LOGIC;
  signal gtOp_carry_i_12_n_0 : STD_LOGIC;
  signal gtOp_carry_i_14_n_0 : STD_LOGIC;
  signal gtOp_carry_i_15_n_0 : STD_LOGIC;
  signal gtOp_carry_i_17_n_0 : STD_LOGIC;
  signal gtOp_carry_i_18_n_0 : STD_LOGIC;
  signal gtOp_carry_i_19_n_0 : STD_LOGIC;
  signal gtOp_carry_i_1_n_0 : STD_LOGIC;
  signal gtOp_carry_i_20_n_0 : STD_LOGIC;
  signal gtOp_carry_i_21_n_0 : STD_LOGIC;
  signal gtOp_carry_i_22_n_0 : STD_LOGIC;
  signal gtOp_carry_i_23_n_0 : STD_LOGIC;
  signal gtOp_carry_i_24_n_0 : STD_LOGIC;
  signal gtOp_carry_i_25_n_0 : STD_LOGIC;
  signal gtOp_carry_i_26_n_0 : STD_LOGIC;
  signal gtOp_carry_i_27_n_0 : STD_LOGIC;
  signal gtOp_carry_i_28_n_0 : STD_LOGIC;
  signal gtOp_carry_i_29_n_0 : STD_LOGIC;
  signal gtOp_carry_i_2_n_0 : STD_LOGIC;
  signal gtOp_carry_i_30_n_0 : STD_LOGIC;
  signal gtOp_carry_i_31_n_0 : STD_LOGIC;
  signal gtOp_carry_i_32_n_0 : STD_LOGIC;
  signal gtOp_carry_i_33_n_0 : STD_LOGIC;
  signal gtOp_carry_i_34_n_0 : STD_LOGIC;
  signal gtOp_carry_i_35_n_0 : STD_LOGIC;
  signal gtOp_carry_i_36_n_0 : STD_LOGIC;
  signal gtOp_carry_i_37_n_0 : STD_LOGIC;
  signal gtOp_carry_i_38_n_0 : STD_LOGIC;
  signal gtOp_carry_i_39_n_0 : STD_LOGIC;
  signal gtOp_carry_i_3_n_0 : STD_LOGIC;
  signal gtOp_carry_i_40_n_0 : STD_LOGIC;
  signal gtOp_carry_i_41_n_0 : STD_LOGIC;
  signal gtOp_carry_i_42_n_0 : STD_LOGIC;
  signal gtOp_carry_i_43_n_0 : STD_LOGIC;
  signal gtOp_carry_i_44_n_0 : STD_LOGIC;
  signal gtOp_carry_i_45_n_0 : STD_LOGIC;
  signal gtOp_carry_i_46_n_0 : STD_LOGIC;
  signal gtOp_carry_i_47_n_0 : STD_LOGIC;
  signal gtOp_carry_i_48_n_0 : STD_LOGIC;
  signal gtOp_carry_i_49_n_0 : STD_LOGIC;
  signal gtOp_carry_i_4_n_0 : STD_LOGIC;
  signal gtOp_carry_i_50_n_0 : STD_LOGIC;
  signal gtOp_carry_i_51_n_0 : STD_LOGIC;
  signal gtOp_carry_i_52_n_0 : STD_LOGIC;
  signal gtOp_carry_i_53_n_0 : STD_LOGIC;
  signal gtOp_carry_i_54_n_0 : STD_LOGIC;
  signal gtOp_carry_i_55_n_0 : STD_LOGIC;
  signal gtOp_carry_i_56_n_0 : STD_LOGIC;
  signal gtOp_carry_i_57_n_0 : STD_LOGIC;
  signal gtOp_carry_i_58_n_0 : STD_LOGIC;
  signal gtOp_carry_i_59_n_0 : STD_LOGIC;
  signal gtOp_carry_i_5_n_0 : STD_LOGIC;
  signal gtOp_carry_i_60_n_0 : STD_LOGIC;
  signal gtOp_carry_i_61_n_0 : STD_LOGIC;
  signal gtOp_carry_i_62_n_0 : STD_LOGIC;
  signal gtOp_carry_i_63_n_0 : STD_LOGIC;
  signal gtOp_carry_i_64_n_0 : STD_LOGIC;
  signal gtOp_carry_i_65_n_0 : STD_LOGIC;
  signal gtOp_carry_i_66_n_0 : STD_LOGIC;
  signal gtOp_carry_i_67_n_0 : STD_LOGIC;
  signal gtOp_carry_i_68_n_0 : STD_LOGIC;
  signal gtOp_carry_i_69_n_0 : STD_LOGIC;
  signal gtOp_carry_i_6_n_0 : STD_LOGIC;
  signal gtOp_carry_i_70_n_0 : STD_LOGIC;
  signal gtOp_carry_i_71_n_0 : STD_LOGIC;
  signal gtOp_carry_i_72_n_0 : STD_LOGIC;
  signal gtOp_carry_i_73_n_0 : STD_LOGIC;
  signal gtOp_carry_i_74_n_0 : STD_LOGIC;
  signal gtOp_carry_i_75_n_0 : STD_LOGIC;
  signal gtOp_carry_i_76_n_0 : STD_LOGIC;
  signal gtOp_carry_i_77_n_0 : STD_LOGIC;
  signal gtOp_carry_i_78_n_0 : STD_LOGIC;
  signal gtOp_carry_i_79_n_0 : STD_LOGIC;
  signal gtOp_carry_i_7_n_0 : STD_LOGIC;
  signal gtOp_carry_i_80_n_0 : STD_LOGIC;
  signal gtOp_carry_i_81_n_0 : STD_LOGIC;
  signal gtOp_carry_i_82_n_0 : STD_LOGIC;
  signal gtOp_carry_i_83_n_0 : STD_LOGIC;
  signal gtOp_carry_i_84_n_0 : STD_LOGIC;
  signal gtOp_carry_i_85_n_0 : STD_LOGIC;
  signal gtOp_carry_i_86_n_0 : STD_LOGIC;
  signal gtOp_carry_i_87_n_0 : STD_LOGIC;
  signal gtOp_carry_i_88_n_0 : STD_LOGIC;
  signal gtOp_carry_i_89_n_0 : STD_LOGIC;
  signal gtOp_carry_i_8_n_0 : STD_LOGIC;
  signal gtOp_carry_i_90_n_0 : STD_LOGIC;
  signal gtOp_carry_i_91_n_0 : STD_LOGIC;
  signal gtOp_carry_i_92_n_0 : STD_LOGIC;
  signal gtOp_carry_i_93_n_0 : STD_LOGIC;
  signal gtOp_carry_i_94_n_0 : STD_LOGIC;
  signal gtOp_carry_i_95_n_0 : STD_LOGIC;
  signal gtOp_carry_i_96_n_0 : STD_LOGIC;
  signal gtOp_carry_i_97_n_0 : STD_LOGIC;
  signal gtOp_carry_i_98_n_0 : STD_LOGIC;
  signal gtOp_carry_i_99_n_0 : STD_LOGIC;
  signal gtOp_carry_i_9_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal isSUB_stg2 : STD_LOGIC;
  signal minusOp0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \minusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \numA[31]_i_3_n_0\ : STD_LOGIC;
  signal \numA[31]_i_4_n_0\ : STD_LOGIC;
  signal \^numb_reg[5]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal p_3_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal \result[0]_i_1_n_0\ : STD_LOGIC;
  signal \result[0]_i_2_n_0\ : STD_LOGIC;
  signal \result[0]_i_3_n_0\ : STD_LOGIC;
  signal \result[10]_i_1_n_0\ : STD_LOGIC;
  signal \result[10]_i_2_n_0\ : STD_LOGIC;
  signal \result[10]_i_3_n_0\ : STD_LOGIC;
  signal \result[11]_i_10_n_0\ : STD_LOGIC;
  signal \result[11]_i_11_n_0\ : STD_LOGIC;
  signal \result[11]_i_12_n_0\ : STD_LOGIC;
  signal \result[11]_i_13_n_0\ : STD_LOGIC;
  signal \result[11]_i_14_n_0\ : STD_LOGIC;
  signal \result[11]_i_15_n_0\ : STD_LOGIC;
  signal \result[11]_i_16_n_0\ : STD_LOGIC;
  signal \result[11]_i_17_n_0\ : STD_LOGIC;
  signal \result[11]_i_18_n_0\ : STD_LOGIC;
  signal \result[11]_i_1_n_0\ : STD_LOGIC;
  signal \result[11]_i_7_n_0\ : STD_LOGIC;
  signal \result[11]_i_8_n_0\ : STD_LOGIC;
  signal \result[11]_i_9_n_0\ : STD_LOGIC;
  signal \result[12]_i_1_n_0\ : STD_LOGIC;
  signal \result[12]_i_2_n_0\ : STD_LOGIC;
  signal \result[12]_i_3_n_0\ : STD_LOGIC;
  signal \result[13]_i_1_n_0\ : STD_LOGIC;
  signal \result[13]_i_2_n_0\ : STD_LOGIC;
  signal \result[13]_i_3_n_0\ : STD_LOGIC;
  signal \result[14]_i_1_n_0\ : STD_LOGIC;
  signal \result[14]_i_2_n_0\ : STD_LOGIC;
  signal \result[14]_i_3_n_0\ : STD_LOGIC;
  signal \result[15]_i_10_n_0\ : STD_LOGIC;
  signal \result[15]_i_11_n_0\ : STD_LOGIC;
  signal \result[15]_i_12_n_0\ : STD_LOGIC;
  signal \result[15]_i_13_n_0\ : STD_LOGIC;
  signal \result[15]_i_14_n_0\ : STD_LOGIC;
  signal \result[15]_i_15_n_0\ : STD_LOGIC;
  signal \result[15]_i_16_n_0\ : STD_LOGIC;
  signal \result[15]_i_17_n_0\ : STD_LOGIC;
  signal \result[15]_i_18_n_0\ : STD_LOGIC;
  signal \result[15]_i_1_n_0\ : STD_LOGIC;
  signal \result[15]_i_7_n_0\ : STD_LOGIC;
  signal \result[15]_i_8_n_0\ : STD_LOGIC;
  signal \result[15]_i_9_n_0\ : STD_LOGIC;
  signal \result[16]_i_1_n_0\ : STD_LOGIC;
  signal \result[17]_i_1_n_0\ : STD_LOGIC;
  signal \result[18]_i_1_n_0\ : STD_LOGIC;
  signal \result[19]_i_10_n_0\ : STD_LOGIC;
  signal \result[19]_i_11_n_0\ : STD_LOGIC;
  signal \result[19]_i_12_n_0\ : STD_LOGIC;
  signal \result[19]_i_13_n_0\ : STD_LOGIC;
  signal \result[19]_i_14_n_0\ : STD_LOGIC;
  signal \result[19]_i_15_n_0\ : STD_LOGIC;
  signal \result[19]_i_16_n_0\ : STD_LOGIC;
  signal \result[19]_i_17_n_0\ : STD_LOGIC;
  signal \result[19]_i_18_n_0\ : STD_LOGIC;
  signal \result[19]_i_19_n_0\ : STD_LOGIC;
  signal \result[19]_i_1_n_0\ : STD_LOGIC;
  signal \result[19]_i_20_n_0\ : STD_LOGIC;
  signal \result[19]_i_2_n_0\ : STD_LOGIC;
  signal \result[19]_i_4_n_0\ : STD_LOGIC;
  signal \result[19]_i_9_n_0\ : STD_LOGIC;
  signal \result[1]_i_1_n_0\ : STD_LOGIC;
  signal \result[20]_i_10_n_0\ : STD_LOGIC;
  signal \result[20]_i_11_n_0\ : STD_LOGIC;
  signal \result[20]_i_12_n_0\ : STD_LOGIC;
  signal \result[20]_i_13_n_0\ : STD_LOGIC;
  signal \result[20]_i_14_n_0\ : STD_LOGIC;
  signal \result[20]_i_15_n_0\ : STD_LOGIC;
  signal \result[20]_i_16_n_0\ : STD_LOGIC;
  signal \result[20]_i_17_n_0\ : STD_LOGIC;
  signal \result[20]_i_18_n_0\ : STD_LOGIC;
  signal \result[20]_i_19_n_0\ : STD_LOGIC;
  signal \result[20]_i_1_n_0\ : STD_LOGIC;
  signal \result[20]_i_20_n_0\ : STD_LOGIC;
  signal \result[20]_i_21_n_0\ : STD_LOGIC;
  signal \result[20]_i_22_n_0\ : STD_LOGIC;
  signal \result[20]_i_23_n_0\ : STD_LOGIC;
  signal \result[20]_i_24_n_0\ : STD_LOGIC;
  signal \result[20]_i_25_n_0\ : STD_LOGIC;
  signal \result[20]_i_26_n_0\ : STD_LOGIC;
  signal \result[20]_i_27_n_0\ : STD_LOGIC;
  signal \result[20]_i_28_n_0\ : STD_LOGIC;
  signal \result[20]_i_29_n_0\ : STD_LOGIC;
  signal \result[20]_i_2_n_0\ : STD_LOGIC;
  signal \result[20]_i_30_n_0\ : STD_LOGIC;
  signal \result[20]_i_31_n_0\ : STD_LOGIC;
  signal \result[20]_i_32_n_0\ : STD_LOGIC;
  signal \result[20]_i_33_n_0\ : STD_LOGIC;
  signal \result[20]_i_34_n_0\ : STD_LOGIC;
  signal \result[20]_i_35_n_0\ : STD_LOGIC;
  signal \result[20]_i_3_n_0\ : STD_LOGIC;
  signal \result[20]_i_4_n_0\ : STD_LOGIC;
  signal \result[20]_i_5_n_0\ : STD_LOGIC;
  signal \result[20]_i_6_n_0\ : STD_LOGIC;
  signal \result[20]_i_7_n_0\ : STD_LOGIC;
  signal \result[20]_i_8_n_0\ : STD_LOGIC;
  signal \result[20]_i_9_n_0\ : STD_LOGIC;
  signal \result[21]_i_1_n_0\ : STD_LOGIC;
  signal \result[22]_i_10_n_0\ : STD_LOGIC;
  signal \result[22]_i_11_n_0\ : STD_LOGIC;
  signal \result[22]_i_12_n_0\ : STD_LOGIC;
  signal \result[22]_i_13_n_0\ : STD_LOGIC;
  signal \result[22]_i_14_n_0\ : STD_LOGIC;
  signal \result[22]_i_15_n_0\ : STD_LOGIC;
  signal \result[22]_i_16_n_0\ : STD_LOGIC;
  signal \result[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_20_n_0\ : STD_LOGIC;
  signal \result[22]_i_21_n_0\ : STD_LOGIC;
  signal \result[22]_i_22_n_0\ : STD_LOGIC;
  signal \result[22]_i_23_n_0\ : STD_LOGIC;
  signal \result[22]_i_24_n_0\ : STD_LOGIC;
  signal \result[22]_i_25_n_0\ : STD_LOGIC;
  signal \result[22]_i_26_n_0\ : STD_LOGIC;
  signal \result[22]_i_27_n_0\ : STD_LOGIC;
  signal \result[22]_i_28_n_0\ : STD_LOGIC;
  signal \result[22]_i_29_n_0\ : STD_LOGIC;
  signal \result[22]_i_2_n_0\ : STD_LOGIC;
  signal \result[22]_i_30_n_0\ : STD_LOGIC;
  signal \result[22]_i_31_n_0\ : STD_LOGIC;
  signal \result[22]_i_32_n_0\ : STD_LOGIC;
  signal \result[22]_i_33_n_0\ : STD_LOGIC;
  signal \result[22]_i_34_n_0\ : STD_LOGIC;
  signal \result[22]_i_35_n_0\ : STD_LOGIC;
  signal \result[22]_i_36_n_0\ : STD_LOGIC;
  signal \result[22]_i_37_n_0\ : STD_LOGIC;
  signal \result[22]_i_38_n_0\ : STD_LOGIC;
  signal \result[22]_i_39_n_0\ : STD_LOGIC;
  signal \result[22]_i_3_n_0\ : STD_LOGIC;
  signal \result[22]_i_40_n_0\ : STD_LOGIC;
  signal \result[22]_i_41_n_0\ : STD_LOGIC;
  signal \result[22]_i_42_n_0\ : STD_LOGIC;
  signal \result[22]_i_43_n_0\ : STD_LOGIC;
  signal \result[22]_i_44_n_0\ : STD_LOGIC;
  signal \result[22]_i_45_n_0\ : STD_LOGIC;
  signal \result[22]_i_46_n_0\ : STD_LOGIC;
  signal \result[22]_i_47_n_0\ : STD_LOGIC;
  signal \result[22]_i_48_n_0\ : STD_LOGIC;
  signal \result[22]_i_49_n_0\ : STD_LOGIC;
  signal \result[22]_i_4_n_0\ : STD_LOGIC;
  signal \result[22]_i_50_n_0\ : STD_LOGIC;
  signal \result[22]_i_51_n_0\ : STD_LOGIC;
  signal \result[22]_i_52_n_0\ : STD_LOGIC;
  signal \result[22]_i_53_n_0\ : STD_LOGIC;
  signal \result[22]_i_54_n_0\ : STD_LOGIC;
  signal \result[22]_i_55_n_0\ : STD_LOGIC;
  signal \result[22]_i_56_n_0\ : STD_LOGIC;
  signal \result[22]_i_57_n_0\ : STD_LOGIC;
  signal \result[22]_i_58_n_0\ : STD_LOGIC;
  signal \result[22]_i_59_n_0\ : STD_LOGIC;
  signal \result[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_60_n_0\ : STD_LOGIC;
  signal \result[22]_i_7_n_0\ : STD_LOGIC;
  signal \result[22]_i_8_n_0\ : STD_LOGIC;
  signal \result[22]_i_9_n_0\ : STD_LOGIC;
  signal \result[23]_i_10_n_0\ : STD_LOGIC;
  signal \result[23]_i_11_n_0\ : STD_LOGIC;
  signal \result[23]_i_12_n_0\ : STD_LOGIC;
  signal \result[23]_i_1_n_0\ : STD_LOGIC;
  signal \result[23]_i_2_n_0\ : STD_LOGIC;
  signal \result[23]_i_3_n_0\ : STD_LOGIC;
  signal \result[23]_i_5_n_0\ : STD_LOGIC;
  signal \result[23]_i_6_n_0\ : STD_LOGIC;
  signal \result[23]_i_7_n_0\ : STD_LOGIC;
  signal \result[23]_i_8_n_0\ : STD_LOGIC;
  signal \result[23]_i_9_n_0\ : STD_LOGIC;
  signal \result[24]_i_1_n_0\ : STD_LOGIC;
  signal \result[24]_i_2_n_0\ : STD_LOGIC;
  signal \result[25]_i_1_n_0\ : STD_LOGIC;
  signal \result[25]_i_2_n_0\ : STD_LOGIC;
  signal \result[25]_i_3_n_0\ : STD_LOGIC;
  signal \result[26]_i_10_n_0\ : STD_LOGIC;
  signal \result[26]_i_11_n_0\ : STD_LOGIC;
  signal \result[26]_i_1_n_0\ : STD_LOGIC;
  signal \result[26]_i_2_n_0\ : STD_LOGIC;
  signal \result[26]_i_4_n_0\ : STD_LOGIC;
  signal \result[26]_i_5_n_0\ : STD_LOGIC;
  signal \result[26]_i_6_n_0\ : STD_LOGIC;
  signal \result[26]_i_7_n_0\ : STD_LOGIC;
  signal \result[26]_i_8_n_0\ : STD_LOGIC;
  signal \result[26]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[27]_i_1_n_0\ : STD_LOGIC;
  signal \result[27]_i_2_n_0\ : STD_LOGIC;
  signal \result[28]_i_1_n_0\ : STD_LOGIC;
  signal \result[28]_i_2_n_0\ : STD_LOGIC;
  signal \result[28]_i_3_n_0\ : STD_LOGIC;
  signal \result[28]_i_5_n_0\ : STD_LOGIC;
  signal \result[29]_i_10_n_0\ : STD_LOGIC;
  signal \result[29]_i_1_n_0\ : STD_LOGIC;
  signal \result[29]_i_2_n_0\ : STD_LOGIC;
  signal \result[29]_i_6_n_0\ : STD_LOGIC;
  signal \result[29]_i_7_n_0\ : STD_LOGIC;
  signal \result[29]_i_8_n_0\ : STD_LOGIC;
  signal \result[29]_i_9_n_0\ : STD_LOGIC;
  signal \result[2]_i_1_n_0\ : STD_LOGIC;
  signal \result[30]_i_1_n_0\ : STD_LOGIC;
  signal \result[30]_i_3_n_0\ : STD_LOGIC;
  signal \result[30]_i_4_n_0\ : STD_LOGIC;
  signal \result[30]_i_5_n_0\ : STD_LOGIC;
  signal \result[30]_i_6_n_0\ : STD_LOGIC;
  signal \result[30]_i_7_n_0\ : STD_LOGIC;
  signal \result[30]_i_8_n_0\ : STD_LOGIC;
  signal \result[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_10_n_0\ : STD_LOGIC;
  signal \result[3]_i_11_n_0\ : STD_LOGIC;
  signal \result[3]_i_12_n_0\ : STD_LOGIC;
  signal \result[3]_i_13_n_0\ : STD_LOGIC;
  signal \result[3]_i_14_n_0\ : STD_LOGIC;
  signal \result[3]_i_15_n_0\ : STD_LOGIC;
  signal \result[3]_i_16_n_0\ : STD_LOGIC;
  signal \result[3]_i_17_n_0\ : STD_LOGIC;
  signal \result[3]_i_18_n_0\ : STD_LOGIC;
  signal \result[3]_i_19_n_0\ : STD_LOGIC;
  signal \result[3]_i_1_n_0\ : STD_LOGIC;
  signal \result[3]_i_20_n_0\ : STD_LOGIC;
  signal \result[3]_i_21_n_0\ : STD_LOGIC;
  signal \result[3]_i_22_n_0\ : STD_LOGIC;
  signal \result[3]_i_23_n_0\ : STD_LOGIC;
  signal \result[3]_i_24_n_0\ : STD_LOGIC;
  signal \result[3]_i_7_n_0\ : STD_LOGIC;
  signal \result[3]_i_8_n_0\ : STD_LOGIC;
  signal \result[3]_i_9_n_0\ : STD_LOGIC;
  signal \result[4]_i_1_n_0\ : STD_LOGIC;
  signal \result[5]_i_1_n_0\ : STD_LOGIC;
  signal \result[6]_i_1_n_0\ : STD_LOGIC;
  signal \result[7]_i_10_n_0\ : STD_LOGIC;
  signal \result[7]_i_11_n_0\ : STD_LOGIC;
  signal \result[7]_i_12_n_0\ : STD_LOGIC;
  signal \result[7]_i_13_n_0\ : STD_LOGIC;
  signal \result[7]_i_14_n_0\ : STD_LOGIC;
  signal \result[7]_i_15_n_0\ : STD_LOGIC;
  signal \result[7]_i_16_n_0\ : STD_LOGIC;
  signal \result[7]_i_17_n_0\ : STD_LOGIC;
  signal \result[7]_i_18_n_0\ : STD_LOGIC;
  signal \result[7]_i_1_n_0\ : STD_LOGIC;
  signal \result[7]_i_7_n_0\ : STD_LOGIC;
  signal \result[7]_i_8_n_0\ : STD_LOGIC;
  signal \result[7]_i_9_n_0\ : STD_LOGIC;
  signal \result[8]_i_1_n_0\ : STD_LOGIC;
  signal \result[9]_i_1_n_0\ : STD_LOGIC;
  signal \result_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \result_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \result_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \result_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \result_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \result_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \result_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \result_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_reg[22]_i_6_n_2\ : STD_LOGIC;
  signal \result_reg[22]_i_6_n_3\ : STD_LOGIC;
  signal \result_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \result_reg[26]_i_3_n_1\ : STD_LOGIC;
  signal \result_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \result_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \result_reg[26]_i_3_n_4\ : STD_LOGIC;
  signal \result_reg[26]_i_3_n_5\ : STD_LOGIC;
  signal \result_reg[26]_i_3_n_6\ : STD_LOGIC;
  signal \result_reg[26]_i_3_n_7\ : STD_LOGIC;
  signal \result_reg[29]_i_3_n_1\ : STD_LOGIC;
  signal \result_reg[29]_i_3_n_2\ : STD_LOGIC;
  signal \result_reg[29]_i_3_n_3\ : STD_LOGIC;
  signal \result_reg[29]_i_3_n_4\ : STD_LOGIC;
  signal \result_reg[29]_i_3_n_5\ : STD_LOGIC;
  signal \result_reg[29]_i_3_n_6\ : STD_LOGIC;
  signal \result_reg[29]_i_3_n_7\ : STD_LOGIC;
  signal \result_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \result_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \result_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \result_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \result_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \result_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^sample_out_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sign_A : STD_LOGIC;
  signal sign_B : STD_LOGIC;
  signal \NLW_frac0__25_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_frac0__25_carry_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_frac0__25_carry_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_minusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[22]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_result_reg[22]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[3]_i_1\ : label is "soft_lutpair63";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__0_i_16\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \frac0__25_carry__0_i_21\ : label is "soft_lutpair58";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__1_i_12\ : label is "soft_lutpair34";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__2_i_17\ : label is "soft_lutpair35";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_13\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_15\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_20\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_15\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_16\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_17\ : label is "soft_lutpair46";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_10\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_11\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_9\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_15\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_37\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_45\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_8\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of go_mul_i_2 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of gtOp_carry_i_105 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of gtOp_carry_i_106 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of gtOp_carry_i_107 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of gtOp_carry_i_108 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of gtOp_carry_i_109 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of gtOp_carry_i_11 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of gtOp_carry_i_112 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of gtOp_carry_i_114 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of gtOp_carry_i_115 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of gtOp_carry_i_12 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of gtOp_carry_i_13 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of gtOp_carry_i_16 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of gtOp_carry_i_19 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of gtOp_carry_i_20 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of gtOp_carry_i_22 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of gtOp_carry_i_23 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of gtOp_carry_i_24 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of gtOp_carry_i_25 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of gtOp_carry_i_27 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of gtOp_carry_i_33 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of gtOp_carry_i_35 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of gtOp_carry_i_36 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of gtOp_carry_i_38 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of gtOp_carry_i_41 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of gtOp_carry_i_58 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of gtOp_carry_i_60 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of gtOp_carry_i_61 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of gtOp_carry_i_62 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of gtOp_carry_i_63 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of gtOp_carry_i_64 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of gtOp_carry_i_65 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of gtOp_carry_i_66 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of gtOp_carry_i_67 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of gtOp_carry_i_68 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of gtOp_carry_i_69 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of gtOp_carry_i_75 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of gtOp_carry_i_77 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of gtOp_carry_i_78 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of gtOp_carry_i_87 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of gtOp_carry_i_88 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of gtOp_carry_i_90 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of gtOp_carry_i_94 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of gtOp_carry_i_99 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \result[11]_i_10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \result[11]_i_12\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \result[11]_i_14\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \result[11]_i_15\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \result[11]_i_16\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \result[11]_i_17\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \result[11]_i_18\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \result[11]_i_8\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \result[14]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \result[15]_i_10\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \result[15]_i_12\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \result[15]_i_14\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \result[15]_i_15\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \result[15]_i_18\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \result[19]_i_10\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \result[19]_i_12\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \result[19]_i_16\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \result[19]_i_17\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \result[19]_i_18\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \result[19]_i_19\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \result[19]_i_20\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \result[19]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \result[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \result[20]_i_10\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \result[20]_i_13\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \result[20]_i_14\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \result[20]_i_15\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \result[20]_i_16\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \result[20]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \result[20]_i_7\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \result[20]_i_8\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \result[20]_i_9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \result[22]_i_13\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \result[22]_i_21\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \result[22]_i_25\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \result[22]_i_45\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \result[22]_i_46\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \result[22]_i_47\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \result[22]_i_48\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \result[22]_i_50\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \result[22]_i_52\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \result[22]_i_56\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \result[22]_i_57\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \result[22]_i_7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \result[23]_i_12\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \result[23]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \result[23]_i_7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \result[23]_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \result[25]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \result[28]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \result[28]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \result[30]_i_5\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \result[30]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \result[30]_i_8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \result[3]_i_13\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \result[3]_i_20\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \result[3]_i_23\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \result[7]_i_10\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \result[7]_i_14\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \result[7]_i_15\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \result[7]_i_18\ : label is "soft_lutpair38";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[22]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[26]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[29]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  done <= \^done\;
  \numB_reg[5]\ <= \^numb_reg[5]\;
  \sample_out_reg[31]\(31 downto 0) <= \^sample_out_reg[31]\(31 downto 0);
\A_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(0),
      Q => p_0_in0_in(3),
      R => '0'
    );
\A_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(10),
      Q => p_0_in0_in(13),
      R => '0'
    );
\A_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(11),
      Q => p_0_in0_in(14),
      R => '0'
    );
\A_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(12),
      Q => p_0_in0_in(15),
      R => '0'
    );
\A_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(13),
      Q => p_0_in0_in(16),
      R => '0'
    );
\A_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(14),
      Q => p_0_in0_in(17),
      R => '0'
    );
\A_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(15),
      Q => p_0_in0_in(18),
      R => '0'
    );
\A_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(16),
      Q => p_0_in0_in(19),
      R => '0'
    );
\A_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(17),
      Q => p_0_in0_in(20),
      R => '0'
    );
\A_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(18),
      Q => p_0_in0_in(21),
      R => '0'
    );
\A_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(19),
      Q => p_0_in0_in(22),
      R => '0'
    );
\A_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(1),
      Q => p_0_in0_in(4),
      R => '0'
    );
\A_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(20),
      Q => p_0_in0_in(23),
      R => '0'
    );
\A_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(21),
      Q => p_0_in0_in(24),
      R => '0'
    );
\A_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(22),
      Q => p_0_in0_in(25),
      R => '0'
    );
\A_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(23),
      Q => L(0),
      R => '0'
    );
\A_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(24),
      Q => L(1),
      R => '0'
    );
\A_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(25),
      Q => L(2),
      R => '0'
    );
\A_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(26),
      Q => L(3),
      R => '0'
    );
\A_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(27),
      Q => L(4),
      R => '0'
    );
\A_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(28),
      Q => L(5),
      R => '0'
    );
\A_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(29),
      Q => L(6),
      R => '0'
    );
\A_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(2),
      Q => p_0_in0_in(5),
      R => '0'
    );
\A_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(30),
      Q => L(7),
      R => '0'
    );
\A_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(31),
      Q => sign_A,
      R => '0'
    );
\A_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(3),
      Q => p_0_in0_in(6),
      R => '0'
    );
\A_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(4),
      Q => p_0_in0_in(7),
      R => '0'
    );
\A_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(5),
      Q => p_0_in0_in(8),
      R => '0'
    );
\A_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(6),
      Q => p_0_in0_in(9),
      R => '0'
    );
\A_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(7),
      Q => p_0_in0_in(10),
      R => '0'
    );
\A_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(8),
      Q => p_0_in0_in(11),
      R => '0'
    );
\A_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => Q(9),
      Q => p_0_in0_in(12),
      R => '0'
    );
\B_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_add_reg_0,
      I1 => go_del,
      O => \B_int[31]_i_1_n_0\
    );
\B_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(0),
      Q => p_1_in(3),
      R => '0'
    );
\B_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(10),
      Q => p_1_in(13),
      R => '0'
    );
\B_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(11),
      Q => p_1_in(14),
      R => '0'
    );
\B_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(12),
      Q => p_1_in(15),
      R => '0'
    );
\B_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(13),
      Q => p_1_in(16),
      R => '0'
    );
\B_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(14),
      Q => p_1_in(17),
      R => '0'
    );
\B_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(15),
      Q => p_1_in(18),
      R => '0'
    );
\B_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(16),
      Q => p_1_in(19),
      R => '0'
    );
\B_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(17),
      Q => p_1_in(20),
      R => '0'
    );
\B_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(18),
      Q => p_1_in(21),
      R => '0'
    );
\B_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(19),
      Q => p_1_in(22),
      R => '0'
    );
\B_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(1),
      Q => p_1_in(4),
      R => '0'
    );
\B_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(20),
      Q => p_1_in(23),
      R => '0'
    );
\B_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(21),
      Q => p_1_in(24),
      R => '0'
    );
\B_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(22),
      Q => p_1_in(25),
      R => '0'
    );
\B_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(23),
      Q => R(0),
      R => '0'
    );
\B_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(24),
      Q => R(1),
      R => '0'
    );
\B_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(25),
      Q => R(2),
      R => '0'
    );
\B_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(26),
      Q => R(3),
      R => '0'
    );
\B_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(27),
      Q => R(4),
      R => '0'
    );
\B_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(28),
      Q => R(5),
      R => '0'
    );
\B_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(29),
      Q => R(6),
      R => '0'
    );
\B_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(2),
      Q => p_1_in(5),
      R => '0'
    );
\B_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(30),
      Q => R(7),
      R => '0'
    );
\B_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(31),
      Q => sign_B,
      R => '0'
    );
\B_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(3),
      Q => p_1_in(6),
      R => '0'
    );
\B_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(4),
      Q => p_1_in(7),
      R => '0'
    );
\B_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(5),
      Q => p_1_in(8),
      R => '0'
    );
\B_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(6),
      Q => p_1_in(9),
      R => '0'
    );
\B_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(7),
      Q => p_1_in(10),
      R => '0'
    );
\B_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(8),
      Q => p_1_in(11),
      R => '0'
    );
\B_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1_n_0\,
      D => B(9),
      Q => p_1_in(12),
      R => '0'
    );
\FSM_sequential_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_state[3]_i_3_n_0\,
      I1 => \out\(3),
      I2 => \FSM_sequential_state[3]_i_4_n_0\,
      O => \FSM_sequential_state_reg[0]\(0)
    );
\FSM_sequential_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFEAEFEFEFEAE"
    )
        port map (
      I0 => \out\(2),
      I1 => \^done\,
      I2 => \out\(0),
      I3 => done_mul,
      I4 => \out\(1),
      I5 => valid_i_reg,
      O => \FSM_sequential_state[3]_i_3_n_0\
    );
\FSM_sequential_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BB8BFF00B888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => done_mul,
      I4 => \out\(0),
      I5 => valid_i_reg,
      O => \FSM_sequential_state[3]_i_4_n_0\
    );
done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \B_int[31]_i_1_n_0\,
      Q => done_i,
      R => '0'
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => done_i,
      Q => \^done\,
      R => '0'
    );
\frac0__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frac0__25_carry_n_0\,
      CO(2) => \frac0__25_carry_n_1\,
      CO(1) => \frac0__25_carry_n_2\,
      CO(0) => \frac0__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry_i_1_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \frac0__25_carry_i_2_n_0\,
      O(3) => \frac0__25_carry_n_4\,
      O(2) => \frac0__25_carry_n_5\,
      O(1) => \frac0__25_carry_n_6\,
      O(0) => \frac0__25_carry_n_7\,
      S(3) => \frac0__25_carry_i_3_n_0\,
      S(2) => \frac0__25_carry_i_4_n_0\,
      S(1) => \frac0__25_carry_i_5_n_0\,
      S(0) => \frac0__25_carry_i_6_n_0\
    );
\frac0__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry_n_0\,
      CO(3) => \frac0__25_carry__0_n_0\,
      CO(2) => \frac0__25_carry__0_n_1\,
      CO(1) => \frac0__25_carry__0_n_2\,
      CO(0) => \frac0__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__0_i_1_n_0\,
      DI(2) => \frac0__25_carry__0_i_2_n_0\,
      DI(1) => \frac0__25_carry__0_i_3_n_0\,
      DI(0) => \frac0__25_carry__0_i_4_n_0\,
      O(3) => \frac0__25_carry__0_n_4\,
      O(2) => \frac0__25_carry__0_n_5\,
      O(1) => \frac0__25_carry__0_n_6\,
      O(0) => \frac0__25_carry__0_n_7\,
      S(3) => \frac0__25_carry__0_i_5_n_0\,
      S(2) => \frac0__25_carry__0_i_6_n_0\,
      S(1) => \frac0__25_carry__0_i_7_n_0\,
      S(0) => \frac0__25_carry__0_i_8_n_0\
    );
\frac0__25_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_9_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__0_i_10_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__0_i_1_n_0\
    );
\frac0__25_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_15_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_16_n_0\,
      O => \frac0__25_carry__0_i_10_n_0\
    );
\frac0__25_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_14_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_18_n_0\,
      O => \frac0__25_carry__0_i_11_n_0\
    );
\frac0__25_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_16_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_20_n_0\,
      O => \frac0__25_carry__0_i_12_n_0\
    );
\frac0__25_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_17_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_31_n_0\,
      O => \frac0__25_carry__0_i_13_n_0\
    );
\frac0__25_carry__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_18_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_32_n_0\,
      O => \frac0__25_carry__0_i_14_n_0\
    );
\frac0__25_carry__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_19_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_33_n_0\,
      O => \frac0__25_carry__0_i_15_n_0\
    );
\frac0__25_carry__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_20_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_23_n_0\,
      O => \frac0__25_carry__0_i_16_n_0\
    );
\frac0__25_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13_n_0\,
      I1 => \frac0__25_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(14),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(14),
      I5 => \frac0__25_carry__4_i_13_n_0\,
      O => \frac0__25_carry__0_i_17_n_0\
    );
\frac0__25_carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_15_n_0\,
      I1 => \frac0__25_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(12),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(12),
      I5 => \frac0__25_carry__4_i_13_n_0\,
      O => \frac0__25_carry__0_i_18_n_0\
    );
\frac0__25_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__0_i_21_n_0\,
      I1 => \frac0__25_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(13),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(13),
      I5 => \frac0__25_carry__4_i_13_n_0\,
      O => \frac0__25_carry__0_i_19_n_0\
    );
\frac0__25_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_10_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__0_i_11_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__0_i_2_n_0\
    );
\frac0__25_carry__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_20_n_0\,
      I1 => \frac0__25_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(11),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(11),
      I5 => \frac0__25_carry__4_i_13_n_0\,
      O => \frac0__25_carry__0_i_20_n_0\
    );
\frac0__25_carry__0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(21),
      O => \frac0__25_carry__0_i_21_n_0\
    );
\frac0__25_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_11_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__0_i_12_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__0_i_3_n_0\
    );
\frac0__25_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_12_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry_i_7_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__0_i_4_n_0\
    );
\frac0__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_1_n_0\,
      I1 => p_1_in(7),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(7),
      O => \frac0__25_carry__0_i_5_n_0\
    );
\frac0__25_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(6),
      O => \frac0__25_carry__0_i_6_n_0\
    );
\frac0__25_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_3_n_0\,
      I1 => p_1_in(5),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(5),
      O => \frac0__25_carry__0_i_7_n_0\
    );
\frac0__25_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_4_n_0\,
      I1 => p_1_in(4),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(4),
      O => \frac0__25_carry__0_i_8_n_0\
    );
\frac0__25_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_13_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_14_n_0\,
      O => \frac0__25_carry__0_i_9_n_0\
    );
\frac0__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__0_n_0\,
      CO(3) => \frac0__25_carry__1_n_0\,
      CO(2) => \frac0__25_carry__1_n_1\,
      CO(1) => \frac0__25_carry__1_n_2\,
      CO(0) => \frac0__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__1_i_1_n_0\,
      DI(2) => \frac0__25_carry__1_i_2_n_0\,
      DI(1) => \frac0__25_carry__1_i_3_n_0\,
      DI(0) => \frac0__25_carry__1_i_4_n_0\,
      O(3) => \frac0__25_carry__1_n_4\,
      O(2) => \frac0__25_carry__1_n_5\,
      O(1) => \frac0__25_carry__1_n_6\,
      O(0) => \frac0__25_carry__1_n_7\,
      S(3) => \frac0__25_carry__1_i_5_n_0\,
      S(2) => \frac0__25_carry__1_i_6_n_0\,
      S(1) => \frac0__25_carry__1_i_7_n_0\,
      S(0) => \frac0__25_carry__1_i_8_n_0\
    );
\frac0__25_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_9_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__1_i_10_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__1_i_1_n_0\
    );
\frac0__25_carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_15_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_16_n_0\,
      O => \frac0__25_carry__1_i_10_n_0\
    );
\frac0__25_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_14_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_13_n_0\,
      O => \frac0__25_carry__1_i_11_n_0\
    );
\frac0__25_carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_16_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_15_n_0\,
      O => \frac0__25_carry__1_i_12_n_0\
    );
\frac0__25_carry__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_17_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_17_n_0\,
      O => \frac0__25_carry__1_i_13_n_0\
    );
\frac0__25_carry__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_18_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_18_n_0\,
      O => \frac0__25_carry__1_i_14_n_0\
    );
\frac0__25_carry__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_19_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_19_n_0\,
      O => \frac0__25_carry__1_i_15_n_0\
    );
\frac0__25_carry__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_20_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_20_n_0\,
      O => \frac0__25_carry__1_i_16_n_0\
    );
\frac0__25_carry__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp0_in(3),
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_1_in(18),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(18),
      O => \frac0__25_carry__1_i_17_n_0\
    );
\frac0__25_carry__1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(24),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry__1_i_21_n_0\,
      O => \frac0__25_carry__1_i_18_n_0\
    );
\frac0__25_carry__1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF47FF47"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(17),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_16_n_0\,
      I5 => \frac0__25_carry__4_i_15_n_0\,
      O => \frac0__25_carry__1_i_19_n_0\
    );
\frac0__25_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666999696"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_11_n_0\,
      I3 => \frac0__25_carry__1_i_10_n_0\,
      I4 => \frac0__25_carry_i_8_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__1_i_2_n_0\
    );
\frac0__25_carry__1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__4_i_17_n_0\,
      I1 => \frac0__25_carry__4_i_15_n_0\,
      I2 => p_0_in0_in(15),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(15),
      I5 => \frac0__25_carry__4_i_13_n_0\,
      O => \frac0__25_carry__1_i_20_n_0\
    );
\frac0__25_carry__1_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => p_1_in(16),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__1_i_21_n_0\
    );
\frac0__25_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_11_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__1_i_12_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__1_i_3_n_0\
    );
\frac0__25_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_12_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__0_i_9_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__1_i_4_n_0\
    );
\frac0__25_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_1_n_0\,
      I1 => p_1_in(11),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(11),
      O => \frac0__25_carry__1_i_5_n_0\
    );
\frac0__25_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_2_n_0\,
      I1 => p_1_in(10),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(10),
      O => \frac0__25_carry__1_i_6_n_0\
    );
\frac0__25_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_3_n_0\,
      I1 => p_1_in(9),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(9),
      O => \frac0__25_carry__1_i_7_n_0\
    );
\frac0__25_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_4_n_0\,
      I1 => p_1_in(8),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(8),
      O => \frac0__25_carry__1_i_8_n_0\
    );
\frac0__25_carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_13_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_14_n_0\,
      O => \frac0__25_carry__1_i_9_n_0\
    );
\frac0__25_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__1_n_0\,
      CO(3) => \frac0__25_carry__2_n_0\,
      CO(2) => \frac0__25_carry__2_n_1\,
      CO(1) => \frac0__25_carry__2_n_2\,
      CO(0) => \frac0__25_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__2_i_1_n_0\,
      DI(2) => \frac0__25_carry__2_i_2_n_0\,
      DI(1) => \frac0__25_carry__2_i_3_n_0\,
      DI(0) => \frac0__25_carry__2_i_4_n_0\,
      O(3) => \frac0__25_carry__2_n_4\,
      O(2) => \frac0__25_carry__2_n_5\,
      O(1) => \frac0__25_carry__2_n_6\,
      O(0) => \frac0__25_carry__2_n_7\,
      S(3) => \frac0__25_carry__2_i_5_n_0\,
      S(2) => \frac0__25_carry__2_i_6_n_0\,
      S(1) => \frac0__25_carry__2_i_7_n_0\,
      S(0) => \frac0__25_carry__2_i_8_n_0\
    );
\frac0__25_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_9_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__2_i_10_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__2_i_1_n_0\
    );
\frac0__25_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_15_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_16_n_0\,
      O => \frac0__25_carry__2_i_10_n_0\
    );
\frac0__25_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_14_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_13_n_0\,
      O => \frac0__25_carry__2_i_11_n_0\
    );
\frac0__25_carry__2_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_16_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_15_n_0\,
      O => \frac0__25_carry__2_i_12_n_0\
    );
\frac0__25_carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFC7"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13_n_0\,
      I1 => \frac0__25_carry__5_i_11_n_0\,
      I2 => \frac0__25_carry__4_i_15_n_0\,
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__2_i_17_n_0\,
      O => \frac0__25_carry__2_i_13_n_0\
    );
\frac0__25_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0__25_carry__1_i_18_n_0\,
      I1 => p_0_in0_in(20),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_1_in(20),
      I4 => \frac0__25_carry__5_i_10_n_0\,
      I5 => \frac0__25_carry__5_i_11_n_0\,
      O => \frac0__25_carry__2_i_14_n_0\
    );
\frac0__25_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFF1DFF0000"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(21),
      I3 => \frac0__25_carry__5_i_10_n_0\,
      I4 => \frac0__25_carry__5_i_11_n_0\,
      I5 => \frac0__25_carry__1_i_19_n_0\,
      O => \frac0__25_carry__2_i_15_n_0\
    );
\frac0__25_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0__25_carry__1_i_20_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_1_in(19),
      I4 => \frac0__25_carry__5_i_10_n_0\,
      I5 => \frac0__25_carry__5_i_11_n_0\,
      O => \frac0__25_carry__2_i_16_n_0\
    );
\frac0__25_carry__2_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => p_1_in(18),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__2_i_17_n_0\
    );
\frac0__25_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_10_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__2_i_11_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__2_i_2_n_0\
    );
\frac0__25_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_11_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__2_i_12_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__2_i_3_n_0\
    );
\frac0__25_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_12_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__1_i_9_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__2_i_4_n_0\
    );
\frac0__25_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_1_n_0\,
      I1 => p_1_in(15),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(15),
      O => \frac0__25_carry__2_i_5_n_0\
    );
\frac0__25_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_2_n_0\,
      I1 => p_1_in(14),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(14),
      O => \frac0__25_carry__2_i_6_n_0\
    );
\frac0__25_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_3_n_0\,
      I1 => p_1_in(13),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(13),
      O => \frac0__25_carry__2_i_7_n_0\
    );
\frac0__25_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_4_n_0\,
      I1 => p_1_in(12),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(12),
      O => \frac0__25_carry__2_i_8_n_0\
    );
\frac0__25_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_13_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_14_n_0\,
      O => \frac0__25_carry__2_i_9_n_0\
    );
\frac0__25_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__2_n_0\,
      CO(3) => \frac0__25_carry__3_n_0\,
      CO(2) => \frac0__25_carry__3_n_1\,
      CO(1) => \frac0__25_carry__3_n_2\,
      CO(0) => \frac0__25_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__3_i_1_n_0\,
      DI(2) => \frac0__25_carry__3_i_2_n_0\,
      DI(1) => \frac0__25_carry__3_i_3_n_0\,
      DI(0) => \frac0__25_carry__3_i_4_n_0\,
      O(3) => \frac0__25_carry__3_n_4\,
      O(2) => \frac0__25_carry__3_n_5\,
      O(1) => \frac0__25_carry__3_n_6\,
      O(0) => \frac0__25_carry__3_n_7\,
      S(3) => \frac0__25_carry__3_i_5_n_0\,
      S(2) => \frac0__25_carry__3_i_6_n_0\,
      S(1) => \frac0__25_carry__3_i_7_n_0\,
      S(0) => \frac0__25_carry__3_i_8_n_0\
    );
\frac0__25_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_9_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__3_i_10_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__3_i_1_n_0\
    );
\frac0__25_carry__3_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_16_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__3_i_17_n_0\,
      O => \frac0__25_carry__3_i_10_n_0\
    );
\frac0__25_carry__3_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_18_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_13_n_0\,
      O => \frac0__25_carry__3_i_11_n_0\
    );
\frac0__25_carry__3_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_17_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_15_n_0\,
      O => \frac0__25_carry__3_i_12_n_0\
    );
\frac0__25_carry__3_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(22),
      O => \frac0__25_carry__3_i_13_n_0\
    );
\frac0__25_carry__3_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005044440050"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13_n_0\,
      I1 => p_1_in(24),
      I2 => p_0_in0_in(24),
      I3 => minusOp0_in(3),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => minusOp_carry_n_4,
      O => \frac0__25_carry__3_i_14_n_0\
    );
\frac0__25_carry__3_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(20),
      O => \frac0__25_carry__3_i_15_n_0\
    );
\frac0__25_carry__3_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBBBBBBB"
    )
        port map (
      I0 => \frac0__25_carry__3_i_19_n_0\,
      I1 => \frac0__25_carry__5_i_11_n_0\,
      I2 => p_0_in0_in(21),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(21),
      I5 => \frac0__25_carry__5_i_10_n_0\,
      O => \frac0__25_carry__3_i_16_n_0\
    );
\frac0__25_carry__3_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001DFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(23),
      I3 => \frac0__25_carry__5_i_11_n_0\,
      I4 => \frac0__25_carry__3_i_20_n_0\,
      I5 => \frac0__25_carry__5_i_10_n_0\,
      O => \frac0__25_carry__3_i_17_n_0\
    );
\frac0__25_carry__3_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535F5353535F5F5F"
    )
        port map (
      I0 => \frac0__25_carry__3_i_14_n_0\,
      I1 => \frac0__25_carry__5_i_10_n_0\,
      I2 => \frac0__25_carry__5_i_11_n_0\,
      I3 => p_1_in(20),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(20),
      O => \frac0__25_carry__3_i_18_n_0\
    );
\frac0__25_carry__3_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFAACFFF"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => p_1_in(25),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_0_in0_in(25),
      I5 => \frac0__25_carry__4_i_13_n_0\,
      O => \frac0__25_carry__3_i_19_n_0\
    );
\frac0__25_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_10_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__3_i_11_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__3_i_2_n_0\
    );
\frac0__25_carry__3_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(19),
      O => \frac0__25_carry__3_i_20_n_0\
    );
\frac0__25_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_11_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__3_i_12_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__3_i_3_n_0\
    );
\frac0__25_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_12_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__2_i_9_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__3_i_4_n_0\
    );
\frac0__25_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_1_n_0\,
      I1 => p_1_in(19),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(19),
      O => \frac0__25_carry__3_i_5_n_0\
    );
\frac0__25_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_2_n_0\,
      I1 => p_1_in(18),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(18),
      O => \frac0__25_carry__3_i_6_n_0\
    );
\frac0__25_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_3_n_0\,
      I1 => p_1_in(17),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(17),
      O => \frac0__25_carry__3_i_7_n_0\
    );
\frac0__25_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_4_n_0\,
      I1 => p_1_in(16),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(16),
      O => \frac0__25_carry__3_i_8_n_0\
    );
\frac0__25_carry__3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03CF44FF03CF77FF"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13_n_0\,
      I1 => \frac0__25_carry_i_15_n_0\,
      I2 => \frac0__25_carry__3_i_14_n_0\,
      I3 => \frac0__25_carry__5_i_10_n_0\,
      I4 => \frac0__25_carry__5_i_11_n_0\,
      I5 => \frac0__25_carry__3_i_15_n_0\,
      O => \frac0__25_carry__3_i_9_n_0\
    );
\frac0__25_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__3_n_0\,
      CO(3) => \frac0__25_carry__4_n_0\,
      CO(2) => \frac0__25_carry__4_n_1\,
      CO(1) => \frac0__25_carry__4_n_2\,
      CO(0) => \frac0__25_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__4_i_1_n_0\,
      DI(2) => \frac0__25_carry__4_i_2_n_0\,
      DI(1) => \frac0__25_carry__4_i_3_n_0\,
      DI(0) => \frac0__25_carry__4_i_4_n_0\,
      O(3) => \frac0__25_carry__4_n_4\,
      O(2) => \frac0__25_carry__4_n_5\,
      O(1) => \frac0__25_carry__4_n_6\,
      O(0) => \frac0__25_carry__4_n_7\,
      S(3) => \frac0__25_carry__4_i_5_n_0\,
      S(2) => \frac0__25_carry__4_i_6_n_0\,
      S(1) => \frac0__25_carry__4_i_7_n_0\,
      S(0) => \frac0__25_carry__4_i_8_n_0\
    );
\frac0__25_carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_9_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__4_i_10_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__4_i_1_n_0\
    );
\frac0__25_carry__4_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => \frac0__25_carry__4_i_16_n_0\,
      I1 => \frac0__25_carry_i_15_n_0\,
      I2 => \frac0__25_carry__5_i_11_n_0\,
      I3 => \frac0__25_carry__4_i_15_n_0\,
      I4 => \frac0__25_carry__4_i_13_n_0\,
      I5 => \frac0__25_carry__4_i_17_n_0\,
      O => \frac0__25_carry__4_i_10_n_0\
    );
\frac0__25_carry__4_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFAFAFBFB"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13_n_0\,
      I1 => \frac0__25_carry__3_i_13_n_0\,
      I2 => \frac0__25_carry__4_i_15_n_0\,
      I3 => \frac0__25_carry__4_i_14_n_0\,
      I4 => \frac0__25_carry__5_i_11_n_0\,
      I5 => \frac0__25_carry_i_15_n_0\,
      O => \frac0__25_carry__4_i_11_n_0\
    );
\frac0__25_carry__4_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \frac0__25_carry__5_i_11_n_0\,
      I1 => \frac0__25_carry__4_i_15_n_0\,
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => \frac0__25_carry__4_i_17_n_0\,
      I4 => \frac0__25_carry_i_15_n_0\,
      I5 => \frac0__25_carry__3_i_16_n_0\,
      O => \frac0__25_carry__4_i_12_n_0\
    );
\frac0__25_carry__4_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => minusOp0_in(4),
      O => \frac0__25_carry__4_i_13_n_0\
    );
\frac0__25_carry__4_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => p_1_in(24),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__4_i_14_n_0\
    );
\frac0__25_carry__4_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => minusOp0_in(3),
      O => \frac0__25_carry__4_i_15_n_0\
    );
\frac0__25_carry__4_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(25),
      O => \frac0__25_carry__4_i_16_n_0\
    );
\frac0__25_carry__4_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(23),
      O => \frac0__25_carry__4_i_17_n_0\
    );
\frac0__25_carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_10_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__4_i_11_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__4_i_2_n_0\
    );
\frac0__25_carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_11_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__4_i_12_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__4_i_3_n_0\
    );
\frac0__25_carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_12_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__3_i_9_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry__4_i_4_n_0\
    );
\frac0__25_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_1_n_0\,
      I1 => p_1_in(23),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(23),
      O => \frac0__25_carry__4_i_5_n_0\
    );
\frac0__25_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_2_n_0\,
      I1 => p_1_in(22),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(22),
      O => \frac0__25_carry__4_i_6_n_0\
    );
\frac0__25_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_3_n_0\,
      I1 => p_1_in(21),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(21),
      O => \frac0__25_carry__4_i_7_n_0\
    );
\frac0__25_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_4_n_0\,
      I1 => p_1_in(20),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(20),
      O => \frac0__25_carry__4_i_8_n_0\
    );
\frac0__25_carry__4_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0FB"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13_n_0\,
      I1 => \frac0__25_carry_i_15_n_0\,
      I2 => \frac0__25_carry__5_i_11_n_0\,
      I3 => \frac0__25_carry__4_i_14_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      O => \frac0__25_carry__4_i_9_n_0\
    );
\frac0__25_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__4_n_0\,
      CO(3) => \NLW_frac0__25_carry__5_CO_UNCONNECTED\(3),
      CO(2) => \frac0__25_carry__5_n_1\,
      CO(1) => \frac0__25_carry__5_n_2\,
      CO(0) => \frac0__25_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => \frac0__25_carry__5_i_1_n_0\,
      DI(0) => \frac0__25_carry__5_i_2_n_0\,
      O(3) => \frac0__25_carry__5_n_4\,
      O(2) => \frac0__25_carry__5_n_5\,
      O(1) => \frac0__25_carry__5_n_6\,
      O(0) => \frac0__25_carry__5_n_7\,
      S(3) => \frac0__25_carry__5_i_3_n_0\,
      S(2) => \frac0__25_carry__5_i_4_n_0\,
      S(1) => \frac0__25_carry__5_i_5_n_0\,
      S(0) => \frac0__25_carry__5_i_6_n_0\
    );
\frac0__25_carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA56A6AAAA"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => p_0_in0_in(25),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_1_in(25),
      I4 => \frac0__25_carry__5_i_8_n_0\,
      I5 => \frac0__25_carry_i_8_n_0\,
      O => \frac0__25_carry__5_i_1_n_0\
    );
\frac0__25_carry__5_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__5_i_10_n_0\
    );
\frac0__25_carry__5_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => minusOp0_in(2),
      O => \frac0__25_carry__5_i_11_n_0\
    );
\frac0__25_carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966996966666669"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_10_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry__4_i_9_n_0\,
      I5 => \frac0__25_carry__5_i_9_n_0\,
      O => \frac0__25_carry__5_i_2_n_0\
    );
\frac0__25_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0__25_carry__5_i_3_n_0\
    );
\frac0__25_carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555565"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => \frac0__25_carry_i_10_n_0\,
      I2 => \frac0__25_carry__5_i_10_n_0\,
      I3 => \frac0__25_carry__5_i_11_n_0\,
      I4 => \frac0__25_carry_i_15_n_0\,
      I5 => \frac0__25_carry_i_8_n_0\,
      O => \frac0__25_carry__5_i_4_n_0\
    );
\frac0__25_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C387C33C3C788778"
    )
        port map (
      I0 => \frac0__25_carry_i_8_n_0\,
      I1 => \frac0__25_carry__5_i_8_n_0\,
      I2 => isSUB_stg2,
      I3 => p_1_in(25),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(25),
      O => \frac0__25_carry__5_i_5_n_0\
    );
\frac0__25_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__5_i_2_n_0\,
      I1 => p_1_in(24),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(24),
      O => \frac0__25_carry__5_i_6_n_0\
    );
\frac0__25_carry__5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => isSUB_stg2
    );
\frac0__25_carry__5_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frac0__25_carry_i_10_n_0\,
      I1 => \frac0__25_carry__4_i_13_n_0\,
      I2 => \frac0__25_carry__4_i_15_n_0\,
      I3 => \frac0__25_carry__5_i_11_n_0\,
      I4 => \frac0__25_carry_i_15_n_0\,
      O => \frac0__25_carry__5_i_8_n_0\
    );
\frac0__25_carry__5_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => p_0_in0_in(25),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(25),
      I3 => \frac0__25_carry__5_i_8_n_0\,
      O => \frac0__25_carry__5_i_9_n_0\
    );
\frac0__25_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_7_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry_i_9_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry_i_1_n_0\
    );
\frac0__25_carry_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5B1FFFF"
    )
        port map (
      I0 => \result_reg[30]_i_2_n_3\,
      I1 => \frac0__25_carry_i_21_n_3\,
      I2 => \minusOp_carry__0_n_4\,
      I3 => minusOp0_in(7),
      I4 => \frac0__25_carry_i_22_n_0\,
      O => \frac0__25_carry_i_10_n_0\
    );
\frac0__25_carry_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_19_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_16_n_0\,
      O => \frac0__25_carry_i_11_n_0\
    );
\frac0__25_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_13_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_17_n_0\,
      O => \frac0__25_carry_i_12_n_0\
    );
\frac0__25_carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_23_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_24_n_0\,
      O => \frac0__25_carry_i_13_n_0\
    );
\frac0__25_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \frac0__25_carry_i_25_n_0\,
      I1 => \frac0__25_carry_i_26_n_0\,
      I2 => \frac0__25_carry_i_24_n_0\,
      I3 => \frac0__25_carry_i_27_n_0\,
      I4 => \frac0__25_carry__5_i_11_n_0\,
      I5 => \frac0__25_carry_i_28_n_0\,
      O => \frac0__25_carry_i_14_n_0\
    );
\frac0__25_carry_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => minusOp0_in(1),
      O => \frac0__25_carry_i_15_n_0\
    );
\frac0__25_carry_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_29_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_26_n_0\,
      O => \frac0__25_carry_i_16_n_0\
    );
\frac0__25_carry_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_30_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_27_n_0\,
      O => \frac0__25_carry_i_17_n_0\
    );
\frac0__25_carry_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_31_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_29_n_0\,
      O => \frac0__25_carry_i_18_n_0\
    );
\frac0__25_carry_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_32_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_25_n_0\,
      O => \frac0__25_carry_i_19_n_0\
    );
\frac0__25_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0__25_carry_i_2_n_0\
    );
\frac0__25_carry_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_33_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_30_n_0\,
      O => \frac0__25_carry_i_20_n_0\
    );
\frac0__25_carry_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_frac0__25_carry_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \frac0__25_carry_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_frac0__25_carry_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\frac0__25_carry_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(6),
      I1 => \minusOp_carry__0_n_5\,
      I2 => minusOp0_in(5),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => \minusOp_carry__0_n_6\,
      O => \frac0__25_carry_i_22_n_0\
    );
\frac0__25_carry_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(15),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_34_n_0\,
      O => \frac0__25_carry_i_23_n_0\
    );
\frac0__25_carry_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(11),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_35_n_0\,
      O => \frac0__25_carry_i_24_n_0\
    );
\frac0__25_carry_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(12),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_36_n_0\,
      O => \frac0__25_carry_i_25_n_0\
    );
\frac0__25_carry_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(10),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry_i_37_n_0\,
      I5 => \frac0__25_carry__4_i_15_n_0\,
      O => \frac0__25_carry_i_26_n_0\
    );
\frac0__25_carry_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \frac0__25_carry_i_38_n_0\,
      I1 => \frac0__25_carry__4_i_15_n_0\,
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_0_in0_in(17),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_1_in(17),
      O => \frac0__25_carry_i_27_n_0\
    );
\frac0__25_carry_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \frac0__25_carry_i_35_n_0\,
      I1 => \frac0__25_carry_i_36_n_0\,
      I2 => \frac0__25_carry_i_39_n_0\,
      I3 => \frac0__25_carry_i_40_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_41_n_0\,
      O => \frac0__25_carry_i_28_n_0\
    );
\frac0__25_carry_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(14),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_42_n_0\,
      O => \frac0__25_carry_i_29_n_0\
    );
\frac0__25_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry_i_1_n_0\,
      I1 => p_1_in(3),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => p_0_in0_in(3),
      O => \frac0__25_carry_i_3_n_0\
    );
\frac0__25_carry_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(13),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(13),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_43_n_0\,
      O => \frac0__25_carry_i_30_n_0\
    );
\frac0__25_carry_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000E2FFFF"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(18),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_44_n_0\,
      O => \frac0__25_carry_i_31_n_0\
    );
\frac0__25_carry_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(16),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_39_n_0\,
      O => \frac0__25_carry_i_32_n_0\
    );
\frac0__25_carry_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_1_in(17),
      I3 => \frac0__25_carry__4_i_13_n_0\,
      I4 => \frac0__25_carry__4_i_15_n_0\,
      I5 => \frac0__25_carry_i_38_n_0\,
      O => \frac0__25_carry_i_33_n_0\
    );
\frac0__25_carry_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in0_in(23),
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_1_in(7),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(7),
      O => \frac0__25_carry_i_34_n_0\
    );
\frac0__25_carry_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in0_in(19),
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_1_in(3),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(3),
      O => \frac0__25_carry_i_35_n_0\
    );
\frac0__25_carry_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in0_in(20),
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_1_in(4),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(4),
      O => \frac0__25_carry_i_36_n_0\
    );
\frac0__25_carry_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(18),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(18),
      O => \frac0__25_carry_i_37_n_0\
    );
\frac0__25_carry_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in0_in(25),
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_1_in(9),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(9),
      O => \frac0__25_carry_i_38_n_0\
    );
\frac0__25_carry_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in0_in(24),
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_1_in(8),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(8),
      O => \frac0__25_carry_i_39_n_0\
    );
\frac0__25_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_9_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry_i_11_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry_i_4_n_0\
    );
\frac0__25_carry_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \frac0__25_carry_i_45_n_0\,
      I1 => \frac0__25_carry__4_i_13_n_0\,
      I2 => \frac0__25_carry_i_37_n_0\,
      I3 => \frac0__25_carry_i_42_n_0\,
      I4 => \frac0__25_carry_i_34_n_0\,
      I5 => \frac0__25_carry_i_43_n_0\,
      O => \frac0__25_carry_i_40_n_0\
    );
\frac0__25_carry_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => \frac0__25_carry_i_10_n_0\,
      I1 => \frac0__25_carry_i_46_n_0\,
      I2 => \frac0__25_carry_i_47_n_0\,
      I3 => \frac0__25_carry_i_48_n_0\,
      I4 => \frac0__25_carry_i_49_n_0\,
      I5 => \frac0__25_carry__4_i_13_n_0\,
      O => \frac0__25_carry_i_41_n_0\
    );
\frac0__25_carry_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in0_in(22),
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_1_in(6),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(6),
      O => \frac0__25_carry_i_42_n_0\
    );
\frac0__25_carry_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in0_in(21),
      I2 => \frac0__25_carry__4_i_13_n_0\,
      I3 => p_1_in(5),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => p_0_in0_in(5),
      O => \frac0__25_carry_i_43_n_0\
    );
\frac0__25_carry_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(10),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(10),
      O => \frac0__25_carry_i_44_n_0\
    );
\frac0__25_carry_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(17),
      O => \frac0__25_carry_i_45_n_0\
    );
\frac0__25_carry_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(7),
      I3 => p_1_in(9),
      I4 => p_0_in0_in(9),
      I5 => \frac0__25_carry_i_50_n_0\,
      O => \frac0__25_carry_i_46_n_0\
    );
\frac0__25_carry_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => p_1_in(14),
      I2 => p_0_in0_in(16),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(16),
      O => \frac0__25_carry_i_47_n_0\
    );
\frac0__25_carry_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(11),
      I3 => p_1_in(15),
      I4 => p_0_in0_in(15),
      I5 => \frac0__25_carry_i_51_n_0\,
      O => \frac0__25_carry_i_48_n_0\
    );
\frac0__25_carry_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => p_0_in0_in(10),
      I3 => p_1_in(13),
      I4 => p_0_in0_in(13),
      I5 => \frac0__25_carry_i_52_n_0\,
      O => \frac0__25_carry_i_49_n_0\
    );
\frac0__25_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_11_n_0\,
      I3 => \frac0__25_carry_i_8_n_0\,
      I4 => \frac0__25_carry_i_12_n_0\,
      I5 => \frac0__25_carry_i_10_n_0\,
      O => \frac0__25_carry_i_5_n_0\
    );
\frac0__25_carry_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_1_in(5),
      I2 => p_0_in0_in(12),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(12),
      O => \frac0__25_carry_i_50_n_0\
    );
\frac0__25_carry_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => p_1_in(3),
      I2 => p_0_in0_in(6),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(6),
      O => \frac0__25_carry_i_51_n_0\
    );
\frac0__25_carry_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => p_1_in(4),
      I2 => p_0_in0_in(8),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => p_1_in(8),
      O => \frac0__25_carry_i_52_n_0\
    );
\frac0__25_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF0F8F0"
    )
        port map (
      I0 => \frac0__25_carry_i_13_n_0\,
      I1 => \frac0__25_carry_i_8_n_0\,
      I2 => \frac0__25_carry_i_14_n_0\,
      I3 => \frac0__25_carry_i_15_n_0\,
      I4 => \frac0__25_carry_i_16_n_0\,
      I5 => \frac0__25_carry_i_17_n_0\,
      O => \frac0__25_carry_i_6_n_0\
    );
\frac0__25_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_18_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_19_n_0\,
      O => \frac0__25_carry_i_7_n_0\
    );
\frac0__25_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_7,
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => minusOp0_in(0),
      O => \frac0__25_carry_i_8_n_0\
    );
\frac0__25_carry_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_20_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_13_n_0\,
      O => \frac0__25_carry_i_9_n_0\
    );
go_add_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A484800004848"
    )
        port map (
      I0 => \out\(3),
      I1 => \^done\,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => done_mul,
      O => go_add_reg
    );
go_del_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => go_add_reg_0,
      Q => go_del,
      R => '0'
    );
go_mul_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF80888000"
    )
        port map (
      I0 => go_mul_i_2_n_0,
      I1 => done_reg_0,
      I2 => \numA[31]_i_4_n_0\,
      I3 => \out\(3),
      I4 => \FSM_sequential_state[3]_i_4_n_0\,
      I5 => go,
      O => go_mul_reg
    );
go_mul_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \^done\,
      O => go_mul_i_2_n_0
    );
gtOp_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFCB8"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(6),
      I3 => L(7),
      I4 => R(7),
      O => gtOp_carry_i_1_n_0
    );
gtOp_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => gtOp_carry_i_25_n_0,
      I1 => gtOp_carry_i_26_n_0,
      I2 => gtOp_carry_i_27_n_0,
      I3 => gtOp_carry_i_28_n_0,
      O => gtOp_carry_i_10_n_0
    );
gtOp_carry_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => gtOp_carry_i_113_n_0,
      I1 => gtOp_carry_i_62_n_0,
      I2 => gtOp_carry_i_114_n_0,
      I3 => gtOp_carry_i_105_n_0,
      I4 => gtOp_carry_i_112_n_0,
      I5 => gtOp_carry_i_24_n_0,
      O => gtOp_carry_i_100_n_0
    );
gtOp_carry_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010100010"
    )
        port map (
      I0 => gtOp_carry_i_94_n_0,
      I1 => gtOp_carry_i_115_n_0,
      I2 => gtOp_carry_i_58_n_0,
      I3 => gtOp_carry_i_57_n_0,
      I4 => gtOp_carry_i_64_n_0,
      I5 => gtOp_carry_i_116_n_0,
      O => gtOp_carry_i_101_n_0
    );
gtOp_carry_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => gtOp_carry_i_93_n_0,
      I1 => gtOp_carry_i_55_n_0,
      I2 => gtOp_carry_i_87_n_0,
      I3 => gtOp_carry_i_54_n_0,
      I4 => gtOp_carry_i_117_n_0,
      I5 => gtOp_carry_i_91_n_0,
      O => gtOp_carry_i_102_n_0
    );
gtOp_carry_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => gtOp_carry_i_97_n_0,
      I1 => gtOp_carry_i_91_n_0,
      I2 => gtOp_carry_i_56_n_0,
      O => gtOp_carry_i_103_n_0
    );
gtOp_carry_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6FFFFFFFFFFFF"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      I2 => L(6),
      I3 => R(6),
      I4 => \minusOp_inferred__1/i__carry__4_n_0\,
      I5 => isSUB_stg2,
      O => gtOp_carry_i_104_n_0
    );
gtOp_carry_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[12]_i_2_n_0\,
      I1 => \result[13]_i_2_n_0\,
      O => gtOp_carry_i_105_n_0
    );
gtOp_carry_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_52_n_0,
      I1 => gtOp_carry_i_50_n_0,
      O => gtOp_carry_i_106_n_0
    );
gtOp_carry_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \result[19]_i_2_n_0\,
      I1 => gtOp_carry_i_43_n_0,
      I2 => gtOp_carry_i_26_n_0,
      I3 => gtOp_carry_i_45_n_0,
      I4 => gtOp_carry_i_46_n_0,
      O => gtOp_carry_i_107_n_0
    );
gtOp_carry_i_108: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_24_n_0\,
      I1 => \result[20]_i_23_n_0\,
      I2 => \result[20]_i_22_n_0\,
      O => gtOp_carry_i_108_n_0
    );
gtOp_carry_i_109: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtOp_carry_i_52_n_0,
      I1 => gtOp_carry_i_51_n_0,
      I2 => \result[12]_i_2_n_0\,
      O => gtOp_carry_i_109_n_0
    );
gtOp_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(3),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(3),
      O => p_3_in(3)
    );
gtOp_carry_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => gtOp_carry_i_45_n_0,
      I1 => gtOp_carry_i_46_n_0,
      I2 => gtOp_carry_i_43_n_0,
      I3 => \result[14]_i_2_n_0\,
      I4 => \result[13]_i_2_n_0\,
      I5 => gtOp_carry_i_26_n_0,
      O => gtOp_carry_i_110_n_0
    );
gtOp_carry_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_24_n_0\,
      I1 => \result[20]_i_25_n_0\,
      I2 => \result[20]_i_23_n_0\,
      I3 => \result[20]_i_20_n_0\,
      I4 => \result[20]_i_27_n_0\,
      I5 => \result[20]_i_26_n_0\,
      O => gtOp_carry_i_111_n_0
    );
gtOp_carry_i_112: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_22_n_0\,
      I1 => gtOp_carry_i_50_n_0,
      I2 => gtOp_carry_i_49_n_0,
      O => gtOp_carry_i_112_n_0
    );
gtOp_carry_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => gtOp_carry_i_21_n_0,
      I1 => gtOp_carry_i_20_n_0,
      I2 => \result[20]_i_9_n_0\,
      I3 => gtOp_carry_i_106_n_0,
      I4 => gtOp_carry_i_87_n_0,
      I5 => \result[20]_i_8_n_0\,
      O => gtOp_carry_i_113_n_0
    );
gtOp_carry_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_26_n_0,
      I1 => \result[14]_i_2_n_0\,
      O => gtOp_carry_i_114_n_0
    );
gtOp_carry_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_87_n_0,
      I1 => gtOp_carry_i_88_n_0,
      O => gtOp_carry_i_115_n_0
    );
gtOp_carry_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_12_n_0\,
      I1 => \result[20]_i_13_n_0\,
      O => gtOp_carry_i_116_n_0
    );
gtOp_carry_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gtOp_carry_i_88_n_0,
      I1 => gtOp_carry_i_85_n_0,
      I2 => \result[20]_i_19_n_0\,
      I3 => \result[20]_i_27_n_0\,
      I4 => \result[20]_i_20_n_0\,
      O => gtOp_carry_i_117_n_0
    );
gtOp_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(3),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(3),
      I3 => gtOp_carry_i_29_n_0,
      O => gtOp_carry_i_12_n_0
    );
gtOp_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(2),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(2),
      O => p_3_in(2)
    );
gtOp_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F554F44"
    )
        port map (
      I0 => gtOp_carry_i_27_n_0,
      I1 => gtOp_carry_i_30_n_0,
      I2 => gtOp_carry_i_31_n_0,
      I3 => gtOp_carry_i_28_n_0,
      I4 => gtOp_carry_i_32_n_0,
      I5 => gtOp_carry_i_33_n_0,
      O => gtOp_carry_i_14_n_0
    );
gtOp_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => gtOp_carry_i_34_n_0,
      I1 => gtOp_carry_i_35_n_0,
      I2 => gtOp_carry_i_36_n_0,
      I3 => gtOp_carry_i_37_n_0,
      I4 => gtOp_carry_i_38_n_0,
      I5 => gtOp_carry_i_39_n_0,
      O => gtOp_carry_i_15_n_0
    );
gtOp_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(1),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(1),
      O => p_3_in(1)
    );
gtOp_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505000005455"
    )
        port map (
      I0 => gtOp_carry_i_40_n_0,
      I1 => gtOp_carry_i_41_n_0,
      I2 => gtOp_carry_i_42_n_0,
      I3 => gtOp_carry_i_43_n_0,
      I4 => gtOp_carry_i_44_n_0,
      I5 => \result[20]_i_3_n_0\,
      O => gtOp_carry_i_17_n_0
    );
gtOp_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(0),
      I3 => gtOp_carry_i_17_n_0,
      O => gtOp_carry_i_18_n_0
    );
gtOp_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_45_n_0,
      I1 => gtOp_carry_i_46_n_0,
      O => gtOp_carry_i_19_n_0
    );
gtOp_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF504444FF50"
    )
        port map (
      I0 => gtOp_carry_i_9_n_0,
      I1 => L(4),
      I2 => R(4),
      I3 => R(5),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => L(5),
      O => gtOp_carry_i_2_n_0
    );
gtOp_carry_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_43_n_0,
      I1 => \result[19]_i_2_n_0\,
      O => gtOp_carry_i_20_n_0
    );
gtOp_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440000"
    )
        port map (
      I0 => \result[20]_i_3_n_0\,
      I1 => gtOp_carry_i_47_n_0,
      I2 => \frac0__25_carry__5_n_5\,
      I3 => \result[23]_i_5_n_0\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => gtOp_carry_i_48_n_0,
      O => gtOp_carry_i_21_n_0
    );
gtOp_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[13]_i_2_n_0\,
      I1 => \result[12]_i_2_n_0\,
      I2 => \result[14]_i_2_n_0\,
      I3 => gtOp_carry_i_26_n_0,
      O => gtOp_carry_i_22_n_0
    );
gtOp_carry_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_49_n_0,
      I1 => gtOp_carry_i_50_n_0,
      O => gtOp_carry_i_23_n_0
    );
gtOp_carry_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_51_n_0,
      I1 => gtOp_carry_i_52_n_0,
      O => gtOp_carry_i_24_n_0
    );
gtOp_carry_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gtOp_carry_i_41_n_0,
      I1 => gtOp_carry_i_42_n_0,
      I2 => gtOp_carry_i_43_n_0,
      I3 => gtOp_carry_i_19_n_0,
      O => gtOp_carry_i_25_n_0
    );
gtOp_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_5\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_4\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => gtOp_carry_i_53_n_0,
      O => gtOp_carry_i_26_n_0
    );
gtOp_carry_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => gtOp_carry_i_49_n_0,
      I1 => gtOp_carry_i_32_n_0,
      I2 => gtOp_carry_i_54_n_0,
      O => gtOp_carry_i_27_n_0
    );
gtOp_carry_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => gtOp_carry_i_55_n_0,
      I1 => gtOp_carry_i_30_n_0,
      I2 => gtOp_carry_i_56_n_0,
      I3 => gtOp_carry_i_32_n_0,
      O => gtOp_carry_i_28_n_0
    );
gtOp_carry_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008000B0008"
    )
        port map (
      I0 => gtOp_carry_i_57_n_0,
      I1 => gtOp_carry_i_58_n_0,
      I2 => gtOp_carry_i_59_n_0,
      I3 => gtOp_carry_i_60_n_0,
      I4 => gtOp_carry_i_61_n_0,
      I5 => gtOp_carry_i_62_n_0,
      O => gtOp_carry_i_29_n_0
    );
gtOp_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => gtOp_carry_i_10_n_0,
      I1 => p_3_in(3),
      I2 => gtOp_carry_i_12_n_0,
      I3 => p_3_in(2),
      I4 => gtOp_carry_i_14_n_0,
      O => gtOp_carry_i_3_n_0
    );
gtOp_carry_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => gtOp_carry_i_63_n_0,
      I1 => gtOp_carry_i_43_n_0,
      I2 => gtOp_carry_i_19_n_0,
      I3 => gtOp_carry_i_26_n_0,
      I4 => gtOp_carry_i_64_n_0,
      I5 => gtOp_carry_i_65_n_0,
      O => gtOp_carry_i_30_n_0
    );
gtOp_carry_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => gtOp_carry_i_30_n_0,
      I1 => gtOp_carry_i_52_n_0,
      I2 => gtOp_carry_i_49_n_0,
      I3 => gtOp_carry_i_66_n_0,
      I4 => gtOp_carry_i_67_n_0,
      I5 => gtOp_carry_i_50_n_0,
      O => gtOp_carry_i_31_n_0
    );
gtOp_carry_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[12]_i_2_n_0\,
      I1 => gtOp_carry_i_65_n_0,
      I2 => gtOp_carry_i_26_n_0,
      I3 => gtOp_carry_i_19_n_0,
      I4 => gtOp_carry_i_43_n_0,
      I5 => gtOp_carry_i_63_n_0,
      O => gtOp_carry_i_32_n_0
    );
gtOp_carry_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01330032"
    )
        port map (
      I0 => gtOp_carry_i_43_n_0,
      I1 => gtOp_carry_i_42_n_0,
      I2 => gtOp_carry_i_41_n_0,
      I3 => \result[20]_i_3_n_0\,
      I4 => gtOp_carry_i_19_n_0,
      O => gtOp_carry_i_33_n_0
    );
gtOp_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020202A2"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[23]_i_5_n_0\,
      I3 => \frac0__25_carry__5_n_6\,
      I4 => \frac0__25_carry__5_n_5\,
      I5 => gtOp_carry_i_47_n_0,
      O => gtOp_carry_i_34_n_0
    );
gtOp_carry_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => gtOp_carry_i_41_n_0,
      I1 => gtOp_carry_i_46_n_0,
      I2 => gtOp_carry_i_43_n_0,
      I3 => gtOp_carry_i_42_n_0,
      O => gtOp_carry_i_35_n_0
    );
gtOp_carry_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gtOp_carry_i_58_n_0,
      I1 => gtOp_carry_i_57_n_0,
      O => gtOp_carry_i_36_n_0
    );
gtOp_carry_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => gtOp_carry_i_60_n_0,
      I1 => gtOp_carry_i_68_n_0,
      I2 => gtOp_carry_i_69_n_0,
      I3 => gtOp_carry_i_70_n_0,
      I4 => gtOp_carry_i_71_n_0,
      I5 => gtOp_carry_i_72_n_0,
      O => gtOp_carry_i_37_n_0
    );
gtOp_carry_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gtOp_carry_i_73_n_0,
      I1 => gtOp_carry_i_62_n_0,
      O => gtOp_carry_i_38_n_0
    );
gtOp_carry_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \result[20]_i_3_n_0\,
      I1 => gtOp_carry_i_42_n_0,
      O => gtOp_carry_i_39_n_0
    );
gtOp_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => gtOp_carry_i_15_n_0,
      I1 => p_3_in(1),
      I2 => R(0),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => L(0),
      I5 => gtOp_carry_i_17_n_0,
      O => gtOp_carry_i_4_n_0
    );
gtOp_carry_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_5\,
      I1 => \frac0__25_carry__5_n_6\,
      I2 => \result[23]_i_5_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_5\,
      I4 => \result[22]_i_5__1_n_0\,
      O => gtOp_carry_i_40_n_0
    );
gtOp_carry_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_3_n_0\,
      I1 => \result[19]_i_2_n_0\,
      O => gtOp_carry_i_41_n_0
    );
gtOp_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD5DFFFFFFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[23]_i_5_n_0\,
      I3 => \frac0__25_carry__5_n_6\,
      I4 => \frac0__25_carry__5_n_5\,
      I5 => gtOp_carry_i_47_n_0,
      O => gtOp_carry_i_42_n_0
    );
gtOp_carry_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => gtOp_carry_i_74_n_0,
      I1 => \frac0__25_carry__4_n_6\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__3_n_5\,
      I5 => \result[22]_i_5__1_n_0\,
      O => gtOp_carry_i_43_n_0
    );
gtOp_carry_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => gtOp_carry_i_38_n_0,
      I1 => gtOp_carry_i_60_n_0,
      I2 => gtOp_carry_i_75_n_0,
      I3 => gtOp_carry_i_69_n_0,
      I4 => gtOp_carry_i_76_n_0,
      I5 => gtOp_carry_i_77_n_0,
      O => gtOp_carry_i_44_n_0
    );
gtOp_carry_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_4\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__3_n_7\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => gtOp_carry_i_78_n_0,
      O => gtOp_carry_i_45_n_0
    );
gtOp_carry_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => gtOp_carry_i_79_n_0,
      I1 => \frac0__25_carry__4_n_7\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__3_n_6\,
      I5 => \result[22]_i_5__1_n_0\,
      O => gtOp_carry_i_46_n_0
    );
gtOp_carry_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004575FFFF"
    )
        port map (
      I0 => \frac0__25_carry__5_n_7\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_6\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => gtOp_carry_i_80_n_0,
      O => gtOp_carry_i_47_n_0
    );
gtOp_carry_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000080"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \result[20]_i_14_n_0\,
      I4 => \result[23]_i_9_n_0\,
      I5 => \frac0__25_carry__5_n_6\,
      O => gtOp_carry_i_48_n_0
    );
gtOp_carry_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => gtOp_carry_i_81_n_0,
      I1 => \frac0__25_carry__1_n_4\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_7\,
      I5 => \result[22]_i_5__1_n_0\,
      O => gtOp_carry_i_49_n_0
    );
gtOp_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => R(7),
      I1 => L(7),
      I2 => R(6),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => L(6),
      O => gtOp_carry_i_5_n_0
    );
gtOp_carry_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => gtOp_carry_i_82_n_0,
      I1 => \frac0__25_carry__2_n_7\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_6\,
      I5 => \result[22]_i_5__1_n_0\,
      O => gtOp_carry_i_50_n_0
    );
gtOp_carry_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__2_n_5\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__1_n_4\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => gtOp_carry_i_83_n_0,
      O => gtOp_carry_i_51_n_0
    );
gtOp_carry_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => gtOp_carry_i_84_n_0,
      I1 => \frac0__25_carry__2_n_6\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_5\,
      I5 => \result[22]_i_5__1_n_0\,
      O => gtOp_carry_i_52_n_0
    );
gtOp_carry_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_1_in(18),
      O => gtOp_carry_i_53_n_0
    );
gtOp_carry_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtOp_carry_i_51_n_0,
      I1 => gtOp_carry_i_50_n_0,
      I2 => gtOp_carry_i_52_n_0,
      O => gtOp_carry_i_54_n_0
    );
gtOp_carry_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[20]_i_20_n_0\,
      I1 => \result[20]_i_19_n_0\,
      I2 => \result[20]_i_12_n_0\,
      I3 => gtOp_carry_i_85_n_0,
      I4 => gtOp_carry_i_86_n_0,
      I5 => \result[20]_i_13_n_0\,
      O => gtOp_carry_i_55_n_0
    );
gtOp_carry_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_20_n_0\,
      I1 => \result[20]_i_19_n_0\,
      I2 => gtOp_carry_i_87_n_0,
      I3 => gtOp_carry_i_54_n_0,
      I4 => \result[20]_i_27_n_0\,
      I5 => gtOp_carry_i_88_n_0,
      O => gtOp_carry_i_56_n_0
    );
gtOp_carry_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => gtOp_carry_i_42_n_0,
      I1 => gtOp_carry_i_41_n_0,
      I2 => gtOp_carry_i_26_n_0,
      I3 => gtOp_carry_i_65_n_0,
      I4 => gtOp_carry_i_43_n_0,
      I5 => gtOp_carry_i_19_n_0,
      O => gtOp_carry_i_57_n_0
    );
gtOp_carry_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => gtOp_carry_i_43_n_0,
      I1 => gtOp_carry_i_46_n_0,
      I2 => gtOp_carry_i_42_n_0,
      I3 => gtOp_carry_i_41_n_0,
      I4 => gtOp_carry_i_89_n_0,
      O => gtOp_carry_i_58_n_0
    );
gtOp_carry_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF03AFFFAF"
    )
        port map (
      I0 => gtOp_carry_i_90_n_0,
      I1 => gtOp_carry_i_56_n_0,
      I2 => gtOp_carry_i_91_n_0,
      I3 => gtOp_carry_i_92_n_0,
      I4 => gtOp_carry_i_9_n_0,
      I5 => gtOp_carry_i_93_n_0,
      O => gtOp_carry_i_59_n_0
    );
gtOp_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      I2 => L(4),
      I3 => \result_reg[30]_i_2_n_3\,
      I4 => R(4),
      I5 => gtOp_carry_i_9_n_0,
      O => gtOp_carry_i_6_n_0
    );
gtOp_carry_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => gtOp_carry_i_57_n_0,
      I1 => gtOp_carry_i_91_n_0,
      I2 => gtOp_carry_i_93_n_0,
      I3 => gtOp_carry_i_90_n_0,
      I4 => gtOp_carry_i_92_n_0,
      O => gtOp_carry_i_60_n_0
    );
gtOp_carry_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[20]_i_9_n_0\,
      I1 => gtOp_carry_i_20_n_0,
      I2 => gtOp_carry_i_42_n_0,
      I3 => \result[20]_i_3_n_0\,
      O => gtOp_carry_i_61_n_0
    );
gtOp_carry_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => gtOp_carry_i_42_n_0,
      I1 => \result[20]_i_3_n_0\,
      I2 => gtOp_carry_i_20_n_0,
      I3 => gtOp_carry_i_19_n_0,
      O => gtOp_carry_i_62_n_0
    );
gtOp_carry_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \result[19]_i_2_n_0\,
      I1 => \result[20]_i_3_n_0\,
      I2 => gtOp_carry_i_47_n_0,
      I3 => \result[20]_i_18_n_0\,
      O => gtOp_carry_i_63_n_0
    );
gtOp_carry_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[12]_i_2_n_0\,
      I1 => gtOp_carry_i_51_n_0,
      O => gtOp_carry_i_64_n_0
    );
gtOp_carry_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[14]_i_2_n_0\,
      I1 => \result[13]_i_2_n_0\,
      O => gtOp_carry_i_65_n_0
    );
gtOp_carry_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_24_n_0\,
      I1 => \result[20]_i_25_n_0\,
      O => gtOp_carry_i_66_n_0
    );
gtOp_carry_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_22_n_0\,
      I1 => \result[20]_i_23_n_0\,
      O => gtOp_carry_i_67_n_0
    );
gtOp_carry_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gtOp_carry_i_90_n_0,
      I1 => gtOp_carry_i_92_n_0,
      O => gtOp_carry_i_68_n_0
    );
gtOp_carry_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gtOp_carry_i_92_n_0,
      I1 => gtOp_carry_i_9_n_0,
      O => gtOp_carry_i_69_n_0
    );
gtOp_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9590000"
    )
        port map (
      I0 => gtOp_carry_i_14_n_0,
      I1 => R(2),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => L(2),
      I4 => gtOp_carry_i_12_n_0,
      O => gtOp_carry_i_7_n_0
    );
gtOp_carry_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => gtOp_carry_i_58_n_0,
      I1 => gtOp_carry_i_67_n_0,
      I2 => gtOp_carry_i_66_n_0,
      I3 => gtOp_carry_i_49_n_0,
      I4 => gtOp_carry_i_94_n_0,
      I5 => gtOp_carry_i_95_n_0,
      O => gtOp_carry_i_70_n_0
    );
gtOp_carry_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAC0EA"
    )
        port map (
      I0 => gtOp_carry_i_96_n_0,
      I1 => gtOp_carry_i_55_n_0,
      I2 => gtOp_carry_i_93_n_0,
      I3 => gtOp_carry_i_97_n_0,
      I4 => gtOp_carry_i_91_n_0,
      I5 => gtOp_carry_i_56_n_0,
      O => gtOp_carry_i_71_n_0
    );
gtOp_carry_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => gtOp_carry_i_52_n_0,
      I1 => gtOp_carry_i_98_n_0,
      I2 => gtOp_carry_i_64_n_0,
      I3 => gtOp_carry_i_65_n_0,
      I4 => gtOp_carry_i_99_n_0,
      I5 => gtOp_carry_i_61_n_0,
      O => gtOp_carry_i_72_n_0
    );
gtOp_carry_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => gtOp_carry_i_47_n_0,
      I1 => \result[20]_i_18_n_0\,
      I2 => gtOp_carry_i_43_n_0,
      I3 => gtOp_carry_i_46_n_0,
      I4 => \result[20]_i_3_n_0\,
      I5 => \result[19]_i_2_n_0\,
      O => gtOp_carry_i_73_n_0
    );
gtOp_carry_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_14_n_0\,
      I1 => \result[22]_i_15_n_0\,
      I2 => p_1_in(21),
      I3 => \result[22]_i_16_n_0\,
      I4 => \result[22]_i_12_n_0\,
      I5 => p_0_in0_in(21),
      O => gtOp_carry_i_74_n_0
    );
gtOp_carry_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => gtOp_carry_i_93_n_0,
      I1 => gtOp_carry_i_90_n_0,
      I2 => gtOp_carry_i_92_n_0,
      O => gtOp_carry_i_75_n_0
    );
gtOp_carry_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => gtOp_carry_i_100_n_0,
      I1 => gtOp_carry_i_101_n_0,
      I2 => \result[20]_i_4_n_0\,
      I3 => gtOp_carry_i_102_n_0,
      I4 => gtOp_carry_i_103_n_0,
      I5 => gtOp_carry_i_70_n_0,
      O => gtOp_carry_i_76_n_0
    );
gtOp_carry_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtOp_carry_i_58_n_0,
      I1 => gtOp_carry_i_61_n_0,
      O => gtOp_carry_i_77_n_0
    );
gtOp_carry_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(19),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_1_in(19),
      O => gtOp_carry_i_78_n_0
    );
gtOp_carry_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_14_n_0\,
      I1 => \result[22]_i_15_n_0\,
      I2 => p_1_in(20),
      I3 => \result[22]_i_16_n_0\,
      I4 => \result[22]_i_12_n_0\,
      I5 => p_0_in0_in(20),
      O => gtOp_carry_i_79_n_0
    );
gtOp_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A60000"
    )
        port map (
      I0 => gtOp_carry_i_15_n_0,
      I1 => R(1),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => L(1),
      I4 => gtOp_carry_i_18_n_0,
      O => gtOp_carry_i_8_n_0
    );
gtOp_carry_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_14_n_0\,
      I1 => \result[22]_i_15_n_0\,
      I2 => p_1_in(24),
      I3 => \result[22]_i_16_n_0\,
      I4 => \result[22]_i_12_n_0\,
      I5 => p_0_in0_in(24),
      O => gtOp_carry_i_80_n_0
    );
gtOp_carry_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_14_n_0\,
      I1 => \result[22]_i_15_n_0\,
      I2 => p_1_in(11),
      I3 => \result[22]_i_16_n_0\,
      I4 => \result[22]_i_12_n_0\,
      I5 => p_0_in0_in(11),
      O => gtOp_carry_i_81_n_0
    );
gtOp_carry_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F0000000F0"
    )
        port map (
      I0 => \result[22]_i_15_n_0\,
      I1 => \result[22]_i_14_n_0\,
      I2 => p_1_in(12),
      I3 => \result[22]_i_12_n_0\,
      I4 => \result[22]_i_16_n_0\,
      I5 => p_0_in0_in(12),
      O => gtOp_carry_i_82_n_0
    );
gtOp_carry_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_1_in(14),
      O => gtOp_carry_i_83_n_0
    );
gtOp_carry_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F0000000F0"
    )
        port map (
      I0 => \result[22]_i_15_n_0\,
      I1 => \result[22]_i_14_n_0\,
      I2 => p_1_in(13),
      I3 => \result[22]_i_12_n_0\,
      I4 => \result[22]_i_16_n_0\,
      I5 => p_0_in0_in(13),
      O => gtOp_carry_i_84_n_0
    );
gtOp_carry_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[20]_i_17_n_0\,
      I2 => gtOp_carry_i_104_n_0,
      I3 => \result[20]_i_14_n_0\,
      I4 => \result[20]_i_6_n_0\,
      I5 => \frac0__25_carry_n_5\,
      O => gtOp_carry_i_85_n_0
    );
gtOp_carry_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[20]_i_17_n_0\,
      I2 => gtOp_carry_i_104_n_0,
      I3 => \result[20]_i_14_n_0\,
      I4 => \result[20]_i_6_n_0\,
      I5 => \frac0__25_carry_n_6\,
      O => gtOp_carry_i_86_n_0
    );
gtOp_carry_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtOp_carry_i_49_n_0,
      I1 => \result[20]_i_23_n_0\,
      I2 => \result[20]_i_22_n_0\,
      O => gtOp_carry_i_87_n_0
    );
gtOp_carry_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_25_n_0\,
      I1 => \result[20]_i_24_n_0\,
      I2 => \result[20]_i_26_n_0\,
      O => gtOp_carry_i_88_n_0
    );
gtOp_carry_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtOp_carry_i_45_n_0,
      I1 => \result[14]_i_2_n_0\,
      I2 => gtOp_carry_i_26_n_0,
      O => gtOp_carry_i_89_n_0
    );
gtOp_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => gtOp_carry_i_19_n_0,
      I1 => gtOp_carry_i_20_n_0,
      I2 => gtOp_carry_i_21_n_0,
      I3 => gtOp_carry_i_22_n_0,
      I4 => gtOp_carry_i_23_n_0,
      I5 => gtOp_carry_i_24_n_0,
      O => gtOp_carry_i_9_n_0
    );
gtOp_carry_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => gtOp_carry_i_73_n_0,
      I1 => gtOp_carry_i_105_n_0,
      I2 => gtOp_carry_i_24_n_0,
      I3 => gtOp_carry_i_89_n_0,
      O => gtOp_carry_i_90_n_0
    );
gtOp_carry_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_9_n_0\,
      I1 => \result[12]_i_2_n_0\,
      I2 => gtOp_carry_i_65_n_0,
      I3 => gtOp_carry_i_43_n_0,
      I4 => gtOp_carry_i_41_n_0,
      I5 => gtOp_carry_i_42_n_0,
      O => gtOp_carry_i_91_n_0
    );
gtOp_carry_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => gtOp_carry_i_26_n_0,
      I1 => gtOp_carry_i_45_n_0,
      I2 => gtOp_carry_i_73_n_0,
      I3 => gtOp_carry_i_106_n_0,
      I4 => gtOp_carry_i_64_n_0,
      I5 => gtOp_carry_i_65_n_0,
      O => gtOp_carry_i_92_n_0
    );
gtOp_carry_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => gtOp_carry_i_43_n_0,
      I1 => gtOp_carry_i_41_n_0,
      I2 => gtOp_carry_i_42_n_0,
      I3 => \result[20]_i_9_n_0\,
      I4 => gtOp_carry_i_65_n_0,
      I5 => gtOp_carry_i_64_n_0,
      O => gtOp_carry_i_93_n_0
    );
gtOp_carry_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_54_n_0,
      I1 => gtOp_carry_i_105_n_0,
      O => gtOp_carry_i_94_n_0
    );
gtOp_carry_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => gtOp_carry_i_21_n_0,
      I1 => gtOp_carry_i_107_n_0,
      I2 => gtOp_carry_i_108_n_0,
      I3 => gtOp_carry_i_23_n_0,
      I4 => gtOp_carry_i_65_n_0,
      I5 => gtOp_carry_i_109_n_0,
      O => gtOp_carry_i_95_n_0
    );
gtOp_carry_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[20]_i_12_n_0\,
      I1 => \result[20]_i_13_n_0\,
      I2 => gtOp_carry_i_64_n_0,
      I3 => gtOp_carry_i_110_n_0,
      I4 => gtOp_carry_i_41_n_0,
      I5 => gtOp_carry_i_42_n_0,
      O => gtOp_carry_i_96_n_0
    );
gtOp_carry_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => gtOp_carry_i_110_n_0,
      I1 => gtOp_carry_i_41_n_0,
      I2 => gtOp_carry_i_42_n_0,
      I3 => gtOp_carry_i_111_n_0,
      I4 => gtOp_carry_i_109_n_0,
      I5 => gtOp_carry_i_112_n_0,
      O => gtOp_carry_i_97_n_0
    );
gtOp_carry_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_108_n_0,
      I1 => gtOp_carry_i_23_n_0,
      O => gtOp_carry_i_98_n_0
    );
gtOp_carry_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtOp_carry_i_106_n_0,
      I1 => gtOp_carry_i_87_n_0,
      O => gtOp_carry_i_99_n_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in0_in(10),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(6),
      I1 => L(6),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in0_in(9),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in0_in(8),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in0_in(7),
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in0_in(14),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in0_in(13),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in0_in(12),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in0_in(11),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in0_in(18),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in0_in(17),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in0_in(16),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in0_in(15),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in0_in(22),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in0_in(21),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in0_in(20),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in0_in(19),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in0_in(25),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in0_in(24),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in0_in(23),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in0_in(6),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in0_in(5),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in0_in(4),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in0_in(3),
      O => \i__carry_i_4__3_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => L(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__0_n_0\,
      S(2) => \minusOp_carry_i_2__0_n_0\,
      S(1) => \minusOp_carry_i_3__0_n_0\,
      S(0) => \minusOp_carry_i_4__0_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__0_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \minusOp_carry__0_i_1__0_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(5),
      I1 => R(5),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => \minusOp_carry_i_1__0_n_0\
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => \minusOp_carry_i_2__0_n_0\
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => \minusOp_carry_i_3__0_n_0\
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => \minusOp_carry_i_4__0_n_0\
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__0/i__carry_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => R(3 downto 0),
      O(3 downto 0) => minusOp0_in(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => R(7 downto 4),
      O(3 downto 0) => minusOp0_in(7 downto 4),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\minusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__1/i__carry_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(6 downto 3),
      O(3) => \minusOp_inferred__1/i__carry_n_4\,
      O(2) => \minusOp_inferred__1/i__carry_n_5\,
      O(1) => \minusOp_inferred__1/i__carry_n_6\,
      O(0) => \minusOp_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__3_n_0\,
      S(0) => \i__carry_i_4__3_n_0\
    );
\minusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(10 downto 7),
      O(3) => \minusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__3_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4__3_n_0\
    );
\minusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(14 downto 11),
      O(3) => \minusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\minusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(18 downto 15),
      O(3) => \minusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\minusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(22 downto 19),
      O(3) => \minusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\minusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__3_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__4_n_0\,
      CO(2) => \NLW_minusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \minusOp_inferred__1/i__carry__4_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(25 downto 23),
      O(3) => \NLW_minusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3),
      O(2) => \minusOp_inferred__1/i__carry__4_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__4_n_7\,
      S(3) => '1',
      S(2) => \i__carry__4_i_1_n_0\,
      S(1) => \i__carry__4_i_2_n_0\,
      S(0) => \i__carry__4_i_3_n_0\
    );
\numA[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \numA[31]_i_3_n_0\,
      I2 => \out\(3),
      I3 => \numA[31]_i_4_n_0\,
      O => \^numb_reg[5]\
    );
\numA[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0F0C0B8BBB888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(2),
      I2 => done_mul,
      I3 => \out\(1),
      I4 => valid_i_reg,
      I5 => \out\(0),
      O => \numA[31]_i_3_n_0\
    );
\numA[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(0),
      I2 => done_mul,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \numA[31]_i_4_n_0\
    );
\numB[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20022202"
    )
        port map (
      I0 => \^numb_reg[5]\,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(0),
      O => \numB_reg[30]\
    );
\result[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => \result[0]_i_2_n_0\,
      I1 => \result[0]_i_3_n_0\,
      I2 => \result[22]_i_3_n_0\,
      I3 => done_i,
      I4 => \^sample_out_reg[31]\(0),
      O => \result[0]_i_1_n_0\
    );
\result[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC0FAC0FAC0EAC0"
    )
        port map (
      I0 => \result[22]_i_15_n_0\,
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_9_n_0\,
      I3 => \result[22]_i_8_n_0\,
      I4 => sign_A,
      I5 => sign_B,
      O => \result[0]_i_2_n_0\
    );
\result[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0DDDDDDD0DD"
    )
        port map (
      I0 => plusOp(3),
      I1 => \result[22]_i_7_n_0\,
      I2 => \result[10]_i_2_n_0\,
      I3 => p_0_in0_in(3),
      I4 => \result[22]_i_4_n_0\,
      I5 => p_1_in(3),
      O => \result[0]_i_3_n_0\
    );
\result[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E2C0E2FFFFC0E2"
    )
        port map (
      I0 => p_0_in0_in(13),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(13),
      I3 => \result[10]_i_2_n_0\,
      I4 => plusOp(13),
      I5 => \result[22]_i_7_n_0\,
      O => \result[10]_i_1_n_0\
    );
\result[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[22]_i_15_n_0\,
      I1 => \result[10]_i_3_n_0\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(5),
      I5 => R(2),
      O => \result[10]_i_2_n_0\
    );
\result[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => R(7),
      I1 => R(1),
      I2 => R(0),
      I3 => R(6),
      O => \result[10]_i_3_n_0\
    );
\result[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54445444FFFF5444"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => p_0_in0_in(14),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_1_in(14),
      I4 => plusOp(14),
      I5 => \result[22]_i_7_n_0\,
      O => \result[11]_i_1_n_0\
    );
\result[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_51_n_0,
      I4 => gtOp_carry_i_52_n_0,
      O => \result[11]_i_10_n_0\
    );
\result[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[11]_i_15_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[15]_i_15_n_0\,
      I3 => \result[11]_i_17_n_0\,
      I4 => \result[15]_i_17_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[11]_i_11_n_0\
    );
\result[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_52_n_0,
      I4 => gtOp_carry_i_50_n_0,
      O => \result[11]_i_12_n_0\
    );
\result[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[11]_i_16_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[15]_i_16_n_0\,
      I3 => \result[11]_i_18_n_0\,
      I4 => \result[15]_i_18_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[11]_i_13_n_0\
    );
\result[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_50_n_0,
      I4 => gtOp_carry_i_49_n_0,
      O => \result[11]_i_14_n_0\
    );
\result[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_25_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_10_n_0,
      O => \result[11]_i_15_n_0\
    );
\result[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_26_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_10_n_0,
      O => \result[11]_i_16_n_0\
    );
\result[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_27_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_10_n_0,
      O => \result[11]_i_17_n_0\
    );
\result[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_20_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_10_n_0,
      O => \result[11]_i_18_n_0\
    );
\result[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_13_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[11]_i_7_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_8_n_0\,
      O => \L__0\(14)
    );
\result[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_7_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[11]_i_9_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_10_n_0\,
      O => \L__0\(13)
    );
\result[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_9_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[11]_i_11_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_12_n_0\,
      O => \L__0\(12)
    );
\result[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_11_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[11]_i_13_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_14_n_0\,
      O => \L__0\(11)
    );
\result[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_17_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[19]_i_19_n_0\,
      I3 => \result[11]_i_15_n_0\,
      I4 => \result[15]_i_15_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[11]_i_7_n_0\
    );
\result[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[12]_i_2_n_0\,
      I4 => gtOp_carry_i_51_n_0,
      O => \result[11]_i_8_n_0\
    );
\result[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_18_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[19]_i_20_n_0\,
      I3 => \result[11]_i_16_n_0\,
      I4 => \result[15]_i_16_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[11]_i_9_n_0\
    );
\result[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(15),
      I1 => \result[20]_i_2_n_0\,
      I2 => \result[22]_i_5__1_n_0\,
      I3 => \result[12]_i_2_n_0\,
      O => \result[12]_i_1_n_0\
    );
\result[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__2_n_4\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_7\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => \result[12]_i_3_n_0\,
      O => \result[12]_i_2_n_0\
    );
\result[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_1_in(15),
      O => \result[12]_i_3_n_0\
    );
\result[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[13]_i_2_n_0\,
      I2 => plusOp(16),
      I3 => \result[22]_i_7_n_0\,
      O => \result[13]_i_1_n_0\
    );
\result[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_7\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_6\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => \result[13]_i_3_n_0\,
      O => \result[13]_i_2_n_0\
    );
\result[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_1_in(16),
      O => \result[13]_i_3_n_0\
    );
\result[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(17),
      I1 => \result[20]_i_2_n_0\,
      I2 => \result[22]_i_5__1_n_0\,
      I3 => \result[14]_i_2_n_0\,
      O => \result[14]_i_1_n_0\
    );
\result[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_6\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_5\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => \result[14]_i_3_n_0\,
      O => \result[14]_i_2_n_0\
    );
\result[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_1_in(17),
      O => \result[14]_i_3_n_0\
    );
\result[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54445444FFFF5444"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => p_0_in0_in(18),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_1_in(18),
      I4 => plusOp(18),
      I5 => \result[22]_i_7_n_0\,
      O => \result[15]_i_1_n_0\
    );
\result[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_26_n_0,
      I4 => \result[14]_i_2_n_0\,
      O => \result[15]_i_10_n_0\
    );
\result[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_15_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[19]_i_17_n_0\,
      I3 => \result[15]_i_17_n_0\,
      I4 => \result[19]_i_19_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[15]_i_11_n_0\
    );
\result[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[14]_i_2_n_0\,
      I4 => \result[13]_i_2_n_0\,
      O => \result[15]_i_12_n_0\
    );
\result[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_16_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[19]_i_18_n_0\,
      I3 => \result[15]_i_18_n_0\,
      I4 => \result[19]_i_20_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[15]_i_13_n_0\
    );
\result[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[13]_i_2_n_0\,
      I4 => \result[12]_i_2_n_0\,
      O => \result[15]_i_14_n_0\
    );
\result[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \result[3]_i_20_n_0\,
      I1 => gtOp_carry_i_10_n_0,
      I2 => gtOp_carry_i_49_n_0,
      O => \result[15]_i_15_n_0\
    );
\result[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000022222222"
    )
        port map (
      I0 => \result[20]_i_22_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \frac0__25_carry_n_5\,
      I3 => \result[23]_i_5_n_0\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => gtOp_carry_i_10_n_0,
      O => \result[15]_i_16_n_0\
    );
\result[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000022222222"
    )
        port map (
      I0 => \result[20]_i_23_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \frac0__25_carry_n_6\,
      I3 => \result[23]_i_5_n_0\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => gtOp_carry_i_10_n_0,
      O => \result[15]_i_17_n_0\
    );
\result[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3022"
    )
        port map (
      I0 => \result[20]_i_24_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \result[22]_i_59_n_0\,
      I3 => gtOp_carry_i_10_n_0,
      O => \result[15]_i_18_n_0\
    );
\result[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_15_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[15]_i_7_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_8_n_0\,
      O => \L__0\(18)
    );
\result[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_7_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[15]_i_9_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_10_n_0\,
      O => \L__0\(17)
    );
\result[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_9_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[15]_i_11_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_12_n_0\,
      O => \L__0\(16)
    );
\result[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_11_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[15]_i_13_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_14_n_0\,
      O => \L__0\(15)
    );
\result[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_19_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_56_n_0\,
      I3 => \result[15]_i_15_n_0\,
      I4 => \result[19]_i_17_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[15]_i_7_n_0\
    );
\result[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_45_n_0,
      I4 => gtOp_carry_i_26_n_0,
      O => \result[15]_i_8_n_0\
    );
\result[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_20_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_57_n_0\,
      I3 => \result[15]_i_16_n_0\,
      I4 => \result[19]_i_18_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[15]_i_9_n_0\
    );
\result[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54445444FFFF5444"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_1_in(19),
      I4 => plusOp(19),
      I5 => \result[22]_i_7_n_0\,
      O => \result[16]_i_1_n_0\
    );
\result[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(20),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(20),
      I3 => \result[22]_i_5__1_n_0\,
      I4 => plusOp(20),
      I5 => \result[22]_i_7_n_0\,
      O => \result[17]_i_1_n_0\
    );
\result[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(21),
      I3 => \result[22]_i_5__1_n_0\,
      I4 => plusOp(21),
      I5 => \result[22]_i_7_n_0\,
      O => \result[18]_i_1_n_0\
    );
\result[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[19]_i_2_n_0\,
      I2 => plusOp(22),
      I3 => \result[22]_i_7_n_0\,
      O => \result[19]_i_1_n_0\
    );
\result[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_3_n_0\,
      I4 => \result[19]_i_2_n_0\,
      O => \result[19]_i_10_n_0\
    );
\result[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_57_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_53_n_0\,
      I3 => \result[19]_i_18_n_0\,
      I4 => \result[22]_i_51_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[19]_i_11_n_0\
    );
\result[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[19]_i_2_n_0\,
      I4 => gtOp_carry_i_43_n_0,
      O => \result[19]_i_12_n_0\
    );
\result[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_17_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_47_n_0\,
      I3 => \result[19]_i_19_n_0\,
      I4 => \result[22]_i_56_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[19]_i_13_n_0\
    );
\result[19]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_43_n_0,
      I4 => gtOp_carry_i_46_n_0,
      O => \result[19]_i_14_n_0\
    );
\result[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_18_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_51_n_0\,
      I3 => \result[19]_i_20_n_0\,
      I4 => \result[22]_i_57_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[19]_i_15_n_0\
    );
\result[19]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_46_n_0,
      I4 => gtOp_carry_i_45_n_0,
      O => \result[19]_i_16_n_0\
    );
\result[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_25_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_10_n_0,
      I3 => \result[12]_i_2_n_0\,
      O => \result[19]_i_17_n_0\
    );
\result[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_26_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_10_n_0,
      I3 => gtOp_carry_i_51_n_0,
      O => \result[19]_i_18_n_0\
    );
\result[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_27_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_10_n_0,
      I3 => gtOp_carry_i_52_n_0,
      O => \result[19]_i_19_n_0\
    );
\result[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__4_n_5\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__3_n_4\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => \result[19]_i_4_n_0\,
      O => \result[19]_i_2_n_0\
    );
\result[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_20_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_10_n_0,
      I3 => gtOp_carry_i_50_n_0,
      O => \result[19]_i_20_n_0\
    );
\result[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(22),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_1_in(22),
      O => \result[19]_i_4_n_0\
    );
\result[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_43_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[19]_i_9_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_10_n_0\,
      O => \L__0\(22)
    );
\result[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_9_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[19]_i_11_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_12_n_0\,
      O => \L__0\(21)
    );
\result[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_11_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[19]_i_13_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_14_n_0\,
      O => \L__0\(20)
    );
\result[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_13_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[19]_i_15_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_16_n_0\,
      O => \L__0\(19)
    );
\result[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_56_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_49_n_0\,
      I3 => \result[19]_i_17_n_0\,
      I4 => \result[22]_i_47_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[19]_i_9_n_0\
    );
\result[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2_n_0\,
      I1 => p_0_in0_in(4),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_1_in(4),
      I4 => plusOp(4),
      I5 => \result[22]_i_7_n_0\,
      O => \result[1]_i_1_n_0\
    );
\result[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(23),
      I1 => \result[20]_i_2_n_0\,
      I2 => \result[22]_i_5__1_n_0\,
      I3 => \result[20]_i_3_n_0\,
      O => \result[20]_i_1_n_0\
    );
\result[20]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => gtOp_carry_i_47_n_0,
      I1 => \result[20]_i_18_n_0\,
      I2 => \result[20]_i_3_n_0\,
      I3 => \result[19]_i_2_n_0\,
      I4 => gtOp_carry_i_43_n_0,
      O => \result[20]_i_10_n_0\
    );
\result[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \result[20]_i_19_n_0\,
      I1 => \result[20]_i_20_n_0\,
      I2 => \result[22]_i_5__1_n_0\,
      I3 => \result[23]_i_5_n_0\,
      I4 => \frac0__25_carry_n_7\,
      I5 => \result[20]_i_21_n_0\,
      O => \result[20]_i_11_n_0\
    );
\result[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_22_n_0\,
      I1 => \result[20]_i_23_n_0\,
      I2 => \result[20]_i_24_n_0\,
      I3 => gtOp_carry_i_52_n_0,
      I4 => gtOp_carry_i_50_n_0,
      I5 => gtOp_carry_i_49_n_0,
      O => \result[20]_i_12_n_0\
    );
\result[20]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_25_n_0\,
      I1 => \result[20]_i_26_n_0\,
      I2 => \result[20]_i_27_n_0\,
      O => \result[20]_i_13_n_0\
    );
\result[20]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F66"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      I2 => R(5),
      I3 => L(5),
      O => \result[20]_i_14_n_0\
    );
\result[20]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R(0),
      I1 => L(0),
      O => \result[20]_i_15_n_0\
    );
\result[20]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \result[20]_i_16_n_0\
    );
\result[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      I2 => R(6),
      I3 => L(6),
      I4 => R(5),
      I5 => L(5),
      O => \result[20]_i_17_n_0\
    );
\result[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111F1100000000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_5\,
      I1 => \frac0__25_carry__5_n_6\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__4_n_5\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_18_n_0\
    );
\result[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_28_n_0\,
      I1 => \frac0__25_carry_n_4\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_7\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_19_n_0\
    );
\result[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \result[20]_i_4_n_0\,
      I3 => gtOp,
      O => \result[20]_i_2_n_0\
    );
\result[20]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_29_n_0\,
      I1 => \frac0__25_carry__0_n_7\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_6\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_20_n_0\
    );
\result[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE0E00000000"
    )
        port map (
      I0 => \frac0__25_carry_n_6\,
      I1 => \frac0__25_carry_n_5\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \result[20]_i_14_n_0\,
      I4 => \result[23]_i_9_n_0\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_21_n_0\
    );
\result[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_30_n_0\,
      I1 => \frac0__25_carry__1_n_5\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_4\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_22_n_0\
    );
\result[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_31_n_0\,
      I1 => \frac0__25_carry__1_n_6\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_5\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_23_n_0\
    );
\result[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_32_n_0\,
      I1 => \frac0__25_carry__1_n_7\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_6\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_24_n_0\
    );
\result[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A888088"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \frac0__25_carry__0_n_4\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_7\,
      I5 => \result[20]_i_33_n_0\,
      O => \result[20]_i_25_n_0\
    );
\result[20]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_34_n_0\,
      I1 => \frac0__25_carry__0_n_5\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_4\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_26_n_0\
    );
\result[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_35_n_0\,
      I1 => \frac0__25_carry__0_n_6\,
      I2 => \result[20]_i_5_n_0\,
      I3 => \result[20]_i_6_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_5\,
      I5 => \result[22]_i_5__1_n_0\,
      O => \result[20]_i_27_n_0\
    );
\result[20]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_0_in0_in(3),
      I4 => \result[22]_i_14_n_0\,
      I5 => \result[22]_i_15_n_0\,
      O => \result[20]_i_28_n_0\
    );
\result[20]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_0_in0_in(4),
      I4 => \result[22]_i_14_n_0\,
      I5 => \result[22]_i_15_n_0\,
      O => \result[20]_i_29_n_0\
    );
\result[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__4_n_4\,
      I1 => \result[20]_i_5_n_0\,
      I2 => \result[20]_i_6_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_7\,
      I4 => \result[22]_i_5__1_n_0\,
      I5 => \result[20]_i_7_n_0\,
      O => \result[20]_i_3_n_0\
    );
\result[20]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F0000000F0"
    )
        port map (
      I0 => \result[22]_i_15_n_0\,
      I1 => \result[22]_i_14_n_0\,
      I2 => p_1_in(10),
      I3 => \result[22]_i_12_n_0\,
      I4 => \result[22]_i_16_n_0\,
      I5 => p_0_in0_in(10),
      O => \result[20]_i_30_n_0\
    );
\result[20]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_0_in0_in(9),
      I4 => \result[22]_i_14_n_0\,
      I5 => \result[22]_i_15_n_0\,
      O => \result[20]_i_31_n_0\
    );
\result[20]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F0000000F0"
    )
        port map (
      I0 => \result[22]_i_15_n_0\,
      I1 => \result[22]_i_14_n_0\,
      I2 => p_1_in(8),
      I3 => \result[22]_i_12_n_0\,
      I4 => \result[22]_i_16_n_0\,
      I5 => p_0_in0_in(8),
      O => \result[20]_i_32_n_0\
    );
\result[20]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_0_in0_in(7),
      I4 => \result[22]_i_14_n_0\,
      I5 => \result[22]_i_15_n_0\,
      O => \result[20]_i_33_n_0\
    );
\result[20]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_0_in0_in(6),
      I4 => \result[22]_i_14_n_0\,
      I5 => \result[22]_i_15_n_0\,
      O => \result[20]_i_34_n_0\
    );
\result[20]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_0_in0_in(5),
      I4 => \result[22]_i_14_n_0\,
      I5 => \result[22]_i_15_n_0\,
      O => \result[20]_i_35_n_0\
    );
\result[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \result[20]_i_8_n_0\,
      I1 => \result[20]_i_9_n_0\,
      I2 => \result[20]_i_10_n_0\,
      I3 => \result[20]_i_11_n_0\,
      I4 => \result[20]_i_12_n_0\,
      I5 => \result[20]_i_13_n_0\,
      O => \result[20]_i_4_n_0\
    );
\result[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \result[20]_i_14_n_0\,
      I1 => \result[20]_i_15_n_0\,
      I2 => \result[20]_i_16_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[20]_i_17_n_0\,
      O => \result[20]_i_5_n_0\
    );
\result[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      I2 => R(2),
      I3 => L(2),
      I4 => R(3),
      I5 => L(3),
      O => \result[20]_i_6_n_0\
    );
\result[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result[22]_i_12_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => p_1_in(23),
      O => \result[20]_i_7_n_0\
    );
\result[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[13]_i_2_n_0\,
      I1 => \result[14]_i_2_n_0\,
      I2 => gtOp_carry_i_51_n_0,
      I3 => \result[12]_i_2_n_0\,
      O => \result[20]_i_8_n_0\
    );
\result[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtOp_carry_i_46_n_0,
      I1 => gtOp_carry_i_45_n_0,
      I2 => gtOp_carry_i_26_n_0,
      O => \result[20]_i_9_n_0\
    );
\result[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(24),
      I3 => \result[22]_i_5__1_n_0\,
      I4 => plusOp(24),
      I5 => \result[22]_i_7_n_0\,
      O => \result[21]_i_1_n_0\
    );
\result[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \result[23]_i_2_n_0\,
      I1 => \result[30]_i_4_n_0\,
      I2 => isSUB_stg2,
      I3 => \result[22]_i_22_n_0\,
      I4 => \result[24]_i_2_n_0\,
      I5 => \result[25]_i_2_n_0\,
      O => \result[22]_i_10_n_0\
    );
\result[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEFFE"
    )
        port map (
      I0 => \result[22]_i_23_n_0\,
      I1 => \result[28]_i_2_n_0\,
      I2 => \result[30]_i_8_n_0\,
      I3 => \result[22]_i_24_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[22]_i_25_n_0\,
      O => \result[22]_i_11_n_0\
    );
\result[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \result[22]_i_26_n_0\,
      I1 => \result[22]_i_27_n_0\,
      I2 => \result[22]_i_28_n_0\,
      I3 => \result[22]_i_29_n_0\,
      I4 => \result[22]_i_30_n_0\,
      I5 => \result[22]_i_31_n_0\,
      O => \result[22]_i_12_n_0\
    );
\result[22]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(7),
      I1 => L(0),
      I2 => L(6),
      I3 => L(1),
      O => \result[22]_i_13_n_0\
    );
\result[22]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => R(2),
      I1 => R(5),
      I2 => R(3),
      I3 => R(4),
      I4 => \result[10]_i_3_n_0\,
      O => \result[22]_i_14_n_0\
    );
\result[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[22]_i_32_n_0\,
      I1 => \result[22]_i_33_n_0\,
      I2 => \result[22]_i_34_n_0\,
      I3 => \result[22]_i_35_n_0\,
      I4 => \result[22]_i_36_n_0\,
      I5 => \result[22]_i_37_n_0\,
      O => \result[22]_i_15_n_0\
    );
\result[22]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(2),
      I1 => L(5),
      I2 => L(3),
      I3 => L(4),
      I4 => \result[22]_i_13_n_0\,
      O => \result[22]_i_16_n_0\
    );
\result[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_38_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[22]_i_39_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_40_n_0\,
      O => \L__0\(25)
    );
\result[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_39_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[22]_i_41_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_42_n_0\,
      O => \L__0\(24)
    );
\result[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_41_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[22]_i_43_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_44_n_0\,
      O => \L__0\(23)
    );
\result[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => done_i,
      I1 => \result[22]_i_3_n_0\,
      O => \result[22]_i_1__1_n_0\
    );
\result[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(25),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(25),
      I3 => \result[22]_i_5__1_n_0\,
      I4 => plusOp(25),
      I5 => \result[22]_i_7_n_0\,
      O => \result[22]_i_2_n_0\
    );
\result[22]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => R(5),
      I1 => R(4),
      I2 => R(7),
      I3 => R(6),
      O => \result[22]_i_20_n_0\
    );
\result[22]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => L(5),
      I1 => L(4),
      I2 => L(7),
      I3 => L(6),
      O => \result[22]_i_21_n_0\
    );
\result[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA9AAAAA"
    )
        port map (
      I0 => \result[30]_i_5_n_0\,
      I1 => \result[30]_i_6_n_0\,
      I2 => p_3_in(3),
      I3 => \result[28]_i_3_n_0\,
      I4 => p_3_in(4),
      I5 => \result[30]_i_8_n_0\,
      O => \result[22]_i_22_n_0\
    );
\result[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F115F4F5F1F5F11"
    )
        port map (
      I0 => \result[22]_i_45_n_0\,
      I1 => p_3_in(4),
      I2 => \result[22]_i_46_n_0\,
      I3 => isSUB_stg2,
      I4 => \result[28]_i_3_n_0\,
      I5 => p_3_in(3),
      O => \result[22]_i_23_n_0\
    );
\result[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => R(5),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(5),
      I3 => p_3_in(3),
      I4 => \result[28]_i_3_n_0\,
      I5 => p_3_in(4),
      O => \result[22]_i_24_n_0\
    );
\result[22]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4_n_0\,
      I1 => \result_reg[29]_i_3_n_5\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_25_n_0\
    );
\result[22]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in0_in(22),
      I1 => p_0_in0_in(23),
      I2 => p_0_in0_in(4),
      O => \result[22]_i_26_n_0\
    );
\result[22]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(10),
      I1 => p_0_in0_in(8),
      I2 => p_0_in0_in(6),
      I3 => p_0_in0_in(3),
      O => \result[22]_i_27_n_0\
    );
\result[22]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => p_0_in0_in(17),
      I2 => p_0_in0_in(13),
      I3 => p_0_in0_in(11),
      O => \result[22]_i_28_n_0\
    );
\result[22]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => p_0_in0_in(5),
      I2 => p_0_in0_in(25),
      I3 => p_0_in0_in(21),
      O => \result[22]_i_29_n_0\
    );
\result[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4005400540054004"
    )
        port map (
      I0 => \result[0]_i_2_n_0\,
      I1 => isSUB_stg2,
      I2 => \result[22]_i_8_n_0\,
      I3 => \result[22]_i_9_n_0\,
      I4 => \result[22]_i_10_n_0\,
      I5 => \result[22]_i_11_n_0\,
      O => \result[22]_i_3_n_0\
    );
\result[22]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => p_0_in0_in(12),
      I2 => p_0_in0_in(20),
      I3 => p_0_in0_in(16),
      O => \result[22]_i_30_n_0\
    );
\result[22]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in0_in(19),
      I1 => p_0_in0_in(7),
      I2 => p_0_in0_in(18),
      I3 => p_0_in0_in(9),
      O => \result[22]_i_31_n_0\
    );
\result[22]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(24),
      I3 => p_1_in(5),
      O => \result[22]_i_32_n_0\
    );
\result[22]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_1_in(14),
      I2 => p_1_in(10),
      I3 => p_1_in(7),
      O => \result[22]_i_33_n_0\
    );
\result[22]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(19),
      I2 => p_1_in(8),
      O => \result[22]_i_34_n_0\
    );
\result[22]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_1_in(6),
      I2 => p_1_in(16),
      I3 => p_1_in(4),
      O => \result[22]_i_35_n_0\
    );
\result[22]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_1_in(13),
      I2 => p_1_in(22),
      I3 => p_1_in(12),
      O => \result[22]_i_36_n_0\
    );
\result[22]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_1_in(15),
      I2 => p_1_in(23),
      I3 => p_1_in(20),
      O => \result[22]_i_37_n_0\
    );
\result[22]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAF008F"
    )
        port map (
      I0 => gtOp_carry_i_14_n_0,
      I1 => \result[22]_i_47_n_0\,
      I2 => \result[22]_i_48_n_0\,
      I3 => gtOp_carry_i_15_n_0,
      I4 => \result[22]_i_49_n_0\,
      I5 => \result[22]_i_50_n_0\,
      O => \result[22]_i_38_n_0\
    );
\result[22]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \result[22]_i_51_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_52_n_0\,
      I3 => \result[22]_i_53_n_0\,
      I4 => \result[22]_i_54_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[22]_i_39_n_0\
    );
\result[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[22]_i_12_n_0\,
      I1 => \result[22]_i_13_n_0\,
      I2 => L(4),
      I3 => L(3),
      I4 => L(5),
      I5 => L(2),
      O => \result[22]_i_4_n_0\
    );
\result[22]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \frac0__25_carry__5_n_5\,
      I4 => \result[22]_i_55_n_0\,
      O => \result[22]_i_40_n_0\
    );
\result[22]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00FFFFB8B8B8B8"
    )
        port map (
      I0 => \result[22]_i_56_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_49_n_0\,
      I3 => \result[22]_i_47_n_0\,
      I4 => \result[22]_i_48_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[22]_i_41_n_0\
    );
\result[22]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF007F"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_47_n_0,
      I4 => \result[22]_i_55_n_0\,
      O => \result[22]_i_42_n_0\
    );
\result[22]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_51_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[22]_i_52_n_0\,
      I3 => \result[22]_i_57_n_0\,
      I4 => \result[22]_i_53_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[22]_i_43_n_0\
    );
\result[22]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0080"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_47_n_0,
      I4 => \result[20]_i_3_n_0\,
      O => \result[22]_i_44_n_0\
    );
\result[22]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4_n_0\,
      I1 => \result_reg[29]_i_3_n_7\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_45_n_0\
    );
\result[22]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4_n_0\,
      I1 => \result_reg[26]_i_3_n_4\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_46_n_0\
    );
\result[22]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => gtOp_carry_i_9_n_0,
      I1 => \result[20]_i_19_n_0\,
      I2 => gtOp_carry_i_45_n_0,
      I3 => gtOp_carry_i_29_n_0,
      I4 => gtOp_carry_i_49_n_0,
      O => \result[22]_i_47_n_0\
    );
\result[22]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070707"
    )
        port map (
      I0 => \result[20]_i_25_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \result[20]_i_3_n_0\,
      I3 => \result[12]_i_2_n_0\,
      I4 => gtOp_carry_i_10_n_0,
      O => \result[22]_i_48_n_0\
    );
\result[22]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => gtOp_carry_i_9_n_0,
      I1 => \result[20]_i_27_n_0\,
      I2 => gtOp_carry_i_43_n_0,
      I3 => gtOp_carry_i_29_n_0,
      I4 => gtOp_carry_i_52_n_0,
      O => \result[22]_i_49_n_0\
    );
\result[22]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => gtOp_carry_i_9_n_0,
      I1 => \result[20]_i_23_n_0\,
      I2 => \result[22]_i_55_n_0\,
      I3 => \result[22]_i_58_n_0\,
      I4 => gtOp_carry_i_10_n_0,
      O => \result[22]_i_50_n_0\
    );
\result[22]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF02222"
    )
        port map (
      I0 => \result[20]_i_22_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => gtOp_carry_i_26_n_0,
      I3 => gtOp_carry_i_85_n_0,
      I4 => gtOp_carry_i_29_n_0,
      O => \result[22]_i_51_n_0\
    );
\result[22]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => gtOp_carry_i_9_n_0,
      I1 => \result[20]_i_26_n_0\,
      I2 => \result[19]_i_2_n_0\,
      I3 => gtOp_carry_i_10_n_0,
      I4 => gtOp_carry_i_51_n_0,
      O => \result[22]_i_52_n_0\
    );
\result[22]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => gtOp_carry_i_9_n_0,
      I1 => \result[20]_i_20_n_0\,
      I2 => gtOp_carry_i_46_n_0,
      I3 => gtOp_carry_i_29_n_0,
      I4 => gtOp_carry_i_50_n_0,
      O => \result[22]_i_53_n_0\
    );
\result[22]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAF0EA00EAFFEAFF"
    )
        port map (
      I0 => \result[13]_i_2_n_0\,
      I1 => \result[22]_i_59_n_0\,
      I2 => gtOp_carry_i_9_n_0,
      I3 => gtOp_carry_i_10_n_0,
      I4 => \result[20]_i_24_n_0\,
      I5 => gtOp_carry_i_47_n_0,
      O => \result[22]_i_54_n_0\
    );
\result[22]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => \frac0__25_carry__5_n_6\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \minusOp_inferred__1/i__carry__4_n_5\,
      I3 => \result[22]_i_5__1_n_0\,
      I4 => \result[22]_i_60_n_0\,
      O => \result[22]_i_55_n_0\
    );
\result[22]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"220F"
    )
        port map (
      I0 => \result[20]_i_23_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \result[22]_i_58_n_0\,
      I3 => gtOp_carry_i_10_n_0,
      O => \result[22]_i_56_n_0\
    );
\result[22]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00EAEA"
    )
        port map (
      I0 => \result[13]_i_2_n_0\,
      I1 => \result[22]_i_59_n_0\,
      I2 => gtOp_carry_i_9_n_0,
      I3 => \result[20]_i_24_n_0\,
      I4 => gtOp_carry_i_10_n_0,
      O => \result[22]_i_57_n_0\
    );
\result[22]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \result[14]_i_2_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \result[22]_i_5__1_n_0\,
      I3 => \result[23]_i_5_n_0\,
      I4 => \frac0__25_carry_n_6\,
      O => \result[22]_i_58_n_0\
    );
\result[22]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry_n_7\,
      O => \result[22]_i_59_n_0\
    );
\result[22]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \result[22]_i_14_n_0\,
      I1 => \result[22]_i_15_n_0\,
      I2 => \result[22]_i_16_n_0\,
      I3 => \result[22]_i_12_n_0\,
      O => \result[22]_i_5__1_n_0\
    );
\result[22]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => p_1_in(25),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_0_in0_in(25),
      O => \result[22]_i_60_n_0\
    );
\result[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[20]_i_2_n_0\,
      O => \result[22]_i_7_n_0\
    );
\result[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => R(1),
      I1 => R(0),
      I2 => R(2),
      I3 => R(3),
      I4 => \result[22]_i_20_n_0\,
      O => \result[22]_i_8_n_0\
    );
\result[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => L(2),
      I3 => L(3),
      I4 => \result[22]_i_21_n_0\,
      O => \result[22]_i_9_n_0\
    );
\result[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => L(0),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => R(0),
      I4 => \result[22]_i_7_n_0\,
      I5 => \result[23]_i_2_n_0\,
      O => \result[23]_i_1_n_0\
    );
\result[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFF7FFF7FFF7"
    )
        port map (
      I0 => \result[19]_i_2_n_0\,
      I1 => \result[20]_i_3_n_0\,
      I2 => gtOp_carry_i_47_n_0,
      I3 => \result[22]_i_5__1_n_0\,
      I4 => \result[23]_i_5_n_0\,
      I5 => \frac0__25_carry__5_n_5\,
      O => \result[23]_i_10_n_0\
    );
\result[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \result[20]_i_19_n_0\,
      I1 => \result[22]_i_5__1_n_0\,
      I2 => \result[23]_i_5_n_0\,
      I3 => \frac0__25_carry_n_5\,
      I4 => \result[20]_i_20_n_0\,
      I5 => \result[20]_i_27_n_0\,
      O => \result[23]_i_11_n_0\
    );
\result[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => gtOp_carry_i_51_n_0,
      I1 => \result[12]_i_2_n_0\,
      I2 => \result[13]_i_2_n_0\,
      I3 => \result[14]_i_2_n_0\,
      O => \result[23]_i_12_n_0\
    );
\result[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF99FF990099FF9"
    )
        port map (
      I0 => \result[23]_i_3_n_0\,
      I1 => p_3_in(0),
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3_n_7\,
      I5 => \result[20]_i_4_n_0\,
      O => \result[23]_i_2_n_0\
    );
\result[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080FF8080"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[23]_i_6_n_0\,
      I4 => \result[23]_i_7_n_0\,
      I5 => \result[23]_i_8_n_0\,
      O => \result[23]_i_3_n_0\
    );
\result[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(0),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(0),
      O => p_3_in(0)
    );
\result[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFBEBEFFFFFFFF"
    )
        port map (
      I0 => \result[23]_i_9_n_0\,
      I1 => L(4),
      I2 => R(4),
      I3 => R(5),
      I4 => L(5),
      I5 => \result[20]_i_6_n_0\,
      O => \result[23]_i_5_n_0\
    );
\result[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \result[23]_i_10_n_0\,
      I1 => gtOp_carry_i_45_n_0,
      I2 => gtOp_carry_i_26_n_0,
      I3 => gtOp_carry_i_46_n_0,
      I4 => gtOp_carry_i_43_n_0,
      I5 => \result[22]_i_55_n_0\,
      O => \result[23]_i_6_n_0\
    );
\result[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \result[20]_i_24_n_0\,
      I1 => \result[20]_i_23_n_0\,
      I2 => \result[20]_i_25_n_0\,
      I3 => \result[20]_i_26_n_0\,
      I4 => \result[23]_i_11_n_0\,
      O => \result[23]_i_7_n_0\
    );
\result[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => gtOp_carry_i_52_n_0,
      I1 => gtOp_carry_i_50_n_0,
      I2 => gtOp_carry_i_49_n_0,
      I3 => \result[20]_i_22_n_0\,
      I4 => \result[23]_i_12_n_0\,
      O => \result[23]_i_8_n_0\
    );
\result[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFBFBF"
    )
        port map (
      I0 => \result[20]_i_17_n_0\,
      I1 => isSUB_stg2,
      I2 => \minusOp_inferred__1/i__carry__4_n_0\,
      I3 => R(6),
      I4 => L(6),
      I5 => \result[20]_i_15_n_0\,
      O => \result[23]_i_9_n_0\
    );
\result[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => L(1),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => R(1),
      I4 => \result[22]_i_7_n_0\,
      I5 => \result[24]_i_2_n_0\,
      O => \result[24]_i_1_n_0\
    );
\result[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF660066FF6"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \result[25]_i_3_n_0\,
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3_n_6\,
      I5 => \result[20]_i_4_n_0\,
      O => \result[24]_i_2_n_0\
    );
\result[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => L(2),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => R(2),
      I4 => \result[22]_i_7_n_0\,
      I5 => \result[25]_i_2_n_0\,
      O => \result[25]_i_1_n_0\
    );
\result[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2DFF2D002DFF2D"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \result[25]_i_3_n_0\,
      I2 => p_3_in(2),
      I3 => isSUB_stg2,
      I4 => \result_reg[26]_i_3_n_5\,
      I5 => \result[20]_i_4_n_0\,
      O => \result[25]_i_2_n_0\
    );
\result[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(0),
      I3 => \result[23]_i_3_n_0\,
      O => \result[25]_i_3_n_0\
    );
\result[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => L(3),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => R(3),
      I4 => \result[22]_i_7_n_0\,
      I5 => \result[26]_i_2_n_0\,
      O => \result[26]_i_1_n_0\
    );
\result[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(1),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(1),
      I3 => gtOp_carry_i_15_n_0,
      O => \result[26]_i_10_n_0\
    );
\result[26]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(0),
      I3 => gtOp_carry_i_17_n_0,
      O => \result[26]_i_11_n_0\
    );
\result[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF660066FF6"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \result[28]_i_3_n_0\,
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3_n_4\,
      I5 => \result[20]_i_4_n_0\,
      O => \result[26]_i_2_n_0\
    );
\result[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(3),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(3),
      O => \result[26]_i_4_n_0\
    );
\result[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(2),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(2),
      O => \result[26]_i_5_n_0\
    );
\result[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(1),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(1),
      O => \result[26]_i_6_n_0\
    );
\result[26]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(0),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(0),
      O => \result[26]_i_7_n_0\
    );
\result[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(3),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(3),
      I3 => gtOp_carry_i_10_n_0,
      O => \result[26]_i_8_n_0\
    );
\result[26]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => gtOp_carry_i_14_n_0,
      I1 => R(2),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => L(2),
      O => \result[26]_i_9__1_n_0\
    );
\result[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => L(4),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => R(4),
      I4 => \result[22]_i_7_n_0\,
      I5 => \result[27]_i_2_n_0\,
      O => \result[27]_i_1_n_0\
    );
\result[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2DFF2D002DFF2D"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \result[28]_i_3_n_0\,
      I2 => p_3_in(4),
      I3 => isSUB_stg2,
      I4 => \result_reg[29]_i_3_n_7\,
      I5 => \result[20]_i_4_n_0\,
      O => \result[27]_i_2_n_0\
    );
\result[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => L(5),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => R(5),
      I4 => \result[22]_i_7_n_0\,
      I5 => \result[28]_i_2_n_0\,
      O => \result[28]_i_1_n_0\
    );
\result[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA6AA"
    )
        port map (
      I0 => \result[30]_i_6_n_0\,
      I1 => p_3_in(3),
      I2 => \result[28]_i_3_n_0\,
      I3 => p_3_in(4),
      I4 => isSUB_stg2,
      I5 => \result[28]_i_5_n_0\,
      O => \result[28]_i_2_n_0\
    );
\result[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => R(2),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(2),
      I3 => p_3_in(0),
      I4 => \result[23]_i_3_n_0\,
      I5 => p_3_in(1),
      O => \result[28]_i_3_n_0\
    );
\result[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(4),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(4),
      O => p_3_in(4)
    );
\result[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4_n_0\,
      I1 => \result_reg[29]_i_3_n_6\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[28]_i_5_n_0\
    );
\result[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => L(6),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => R(6),
      I4 => \result[22]_i_7_n_0\,
      I5 => \result[29]_i_2_n_0\,
      O => \result[29]_i_1_n_0\
    );
\result[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(4),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(4),
      I3 => gtOp_carry_i_27_n_0,
      O => \result[29]_i_10_n_0\
    );
\result[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9FFA900A9FFA9"
    )
        port map (
      I0 => \result[30]_i_8_n_0\,
      I1 => \result[30]_i_7_n_0\,
      I2 => \result[30]_i_6_n_0\,
      I3 => isSUB_stg2,
      I4 => \result_reg[29]_i_3_n_5\,
      I5 => \result[20]_i_4_n_0\,
      O => \result[29]_i_2_n_0\
    );
\result[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => R(6),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(6),
      O => p_3_in(6)
    );
\result[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => R(5),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => L(5),
      O => p_3_in(5)
    );
\result[29]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(4),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(4),
      O => \result[29]_i_6_n_0\
    );
\result[29]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(7),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(7),
      O => \result[29]_i_7_n_0\
    );
\result[29]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(6),
      O => \result[29]_i_8_n_0\
    );
\result[29]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(5),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(5),
      O => \result[29]_i_9_n_0\
    );
\result[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2_n_0\,
      I1 => p_0_in0_in(5),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_1_in(5),
      I4 => plusOp(5),
      I5 => \result[22]_i_7_n_0\,
      O => \result[2]_i_1_n_0\
    );
\result[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => L(7),
      I2 => \result_reg[30]_i_2_n_3\,
      I3 => R(7),
      I4 => \result[22]_i_7_n_0\,
      I5 => \result[30]_i_3_n_0\,
      O => \result[30]_i_1_n_0\
    );
\result[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \result[30]_i_4_n_0\,
      I1 => isSUB_stg2,
      I2 => \result[30]_i_5_n_0\,
      I3 => \result[30]_i_6_n_0\,
      I4 => \result[30]_i_7_n_0\,
      I5 => \result[30]_i_8_n_0\,
      O => \result[30]_i_3_n_0\
    );
\result[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \result[20]_i_4_n_0\,
      I1 => \result_reg[29]_i_3_n_4\,
      O => \result[30]_i_4_n_0\
    );
\result[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(7),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(7),
      O => \result[30]_i_5_n_0\
    );
\result[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(5),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(5),
      O => \result[30]_i_6_n_0\
    );
\result[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => R(4),
      I1 => L(4),
      I2 => \result[28]_i_3_n_0\,
      I3 => L(3),
      I4 => \result_reg[30]_i_2_n_3\,
      I5 => R(3),
      O => \result[30]_i_7_n_0\
    );
\result[30]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => R(6),
      O => \result[30]_i_8_n_0\
    );
\result[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0FFFFF4B00000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_4\,
      I1 => \result_reg[30]_i_2_n_3\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => done_i,
      I5 => \^sample_out_reg[31]\(31),
      O => \result[31]_i_1__0_n_0\
    );
\result[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2_n_0\,
      I1 => p_0_in0_in(6),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_1_in(6),
      I4 => plusOp(6),
      I5 => \result[22]_i_7_n_0\,
      O => \result[3]_i_1_n_0\
    );
\result[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_25_n_0\,
      I4 => \result[20]_i_26_n_0\,
      O => \result[3]_i_10_n_0\
    );
\result[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => \result[7]_i_18_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[11]_i_18_n_0\,
      I3 => gtOp_carry_i_15_n_0,
      I4 => \result[3]_i_21_n_0\,
      O => \result[3]_i_11_n_0\
    );
\result[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_26_n_0\,
      I4 => \result[20]_i_27_n_0\,
      O => \result[3]_i_12_n_0\
    );
\result[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => gtOp_carry_i_14_n_0,
      I1 => \result[3]_i_20_n_0\,
      I2 => gtOp_carry_i_10_n_0,
      I3 => gtOp_carry_i_15_n_0,
      I4 => \result[3]_i_22_n_0\,
      O => \result[3]_i_13_n_0\
    );
\result[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_27_n_0\,
      I4 => \result[20]_i_20_n_0\,
      O => \result[3]_i_14_n_0\
    );
\result[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600060606060"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      I2 => gtOp_carry_i_15_n_0,
      I3 => gtOp_carry_i_17_n_0,
      I4 => \result[3]_i_22_n_0\,
      I5 => \result[3]_i_23_n_0\,
      O => \result[3]_i_15_n_0\
    );
\result[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF1FFF1FFF1FFF"
    )
        port map (
      I0 => \frac0__25_carry_n_7\,
      I1 => \frac0__25_carry_n_6\,
      I2 => \result[22]_i_5__1_n_0\,
      I3 => \result[23]_i_5_n_0\,
      I4 => \frac0__25_carry_n_5\,
      I5 => \frac0__25_carry__5_n_4\,
      O => \result[3]_i_16_n_0\
    );
\result[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474FFFF44740000"
    )
        port map (
      I0 => \result[3]_i_18_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => gtOp_carry_i_15_n_0,
      I3 => \result[3]_i_22_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[3]_i_24_n_0\,
      O => \result[3]_i_17_n_0\
    );
\result[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => gtOp_carry_i_85_n_0,
      I1 => gtOp_carry_i_15_n_0,
      I2 => gtOp_carry_i_14_n_0,
      I3 => \result[22]_i_59_n_0\,
      I4 => gtOp_carry_i_9_n_0,
      I5 => gtOp_carry_i_10_n_0,
      O => \result[3]_i_18_n_0\
    );
\result[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00807FFF"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_20_n_0\,
      I4 => \result[20]_i_19_n_0\,
      O => \result[3]_i_19_n_0\
    );
\result[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \result[20]_i_19_n_0\,
      I1 => gtOp_carry_i_9_n_0,
      O => \result[3]_i_20_n_0\
    );
\result[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => gtOp_carry_i_14_n_0,
      I1 => \frac0__25_carry_n_5\,
      I2 => \result[23]_i_5_n_0\,
      I3 => \result[22]_i_5__1_n_0\,
      I4 => gtOp_carry_i_9_n_0,
      I5 => gtOp_carry_i_10_n_0,
      O => \result[3]_i_21_n_0\
    );
\result[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => gtOp_carry_i_14_n_0,
      I1 => \frac0__25_carry_n_6\,
      I2 => \result[23]_i_5_n_0\,
      I3 => \result[22]_i_5__1_n_0\,
      I4 => gtOp_carry_i_9_n_0,
      I5 => gtOp_carry_i_10_n_0,
      O => \result[3]_i_22_n_0\
    );
\result[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => gtOp_carry_i_14_n_0,
      I1 => \result[22]_i_59_n_0\,
      I2 => gtOp_carry_i_9_n_0,
      I3 => gtOp_carry_i_10_n_0,
      O => \result[3]_i_23_n_0\
    );
\result[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80C08000"
    )
        port map (
      I0 => \result[20]_i_19_n_0\,
      I1 => \result[22]_i_5__1_n_0\,
      I2 => \result[23]_i_5_n_0\,
      I3 => \frac0__25_carry__5_n_4\,
      I4 => \frac0__25_carry_n_5\,
      O => \result[3]_i_24_n_0\
    );
\result[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \result[3]_i_8_n_0\,
      O => \L__0\(3)
    );
\result[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_13_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[3]_i_9_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_10_n_0\,
      O => \L__0\(6)
    );
\result[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[3]_i_9_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[3]_i_11_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_12_n_0\,
      O => \L__0\(5)
    );
\result[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA3A3FF00A3A300"
    )
        port map (
      I0 => \result[3]_i_11_n_0\,
      I1 => \result[3]_i_13_n_0\,
      I2 => gtOp_carry_i_17_n_0,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_14_n_0\,
      O => \L__0\(4)
    );
\result[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88A55555555"
    )
        port map (
      I0 => \result[3]_i_8_n_0\,
      I1 => \result[3]_i_15_n_0\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => \result[3]_i_16_n_0\,
      I5 => \result[3]_i_17_n_0\,
      O => \result[3]_i_7_n_0\
    );
\result[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[3]_i_13_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[3]_i_18_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_19_n_0\,
      O => \result[3]_i_8_n_0\
    );
\result[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF00AA04040404"
    )
        port map (
      I0 => gtOp_carry_i_14_n_0,
      I1 => \result[3]_i_20_n_0\,
      I2 => gtOp_carry_i_10_n_0,
      I3 => \result[7]_i_17_n_0\,
      I4 => \result[11]_i_17_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[3]_i_9_n_0\
    );
\result[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2_n_0\,
      I1 => p_0_in0_in(7),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_1_in(7),
      I4 => plusOp(7),
      I5 => \result[22]_i_7_n_0\,
      O => \result[4]_i_1_n_0\
    );
\result[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E2C0E2FFFFC0E2"
    )
        port map (
      I0 => p_0_in0_in(8),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(8),
      I3 => \result[10]_i_2_n_0\,
      I4 => plusOp(8),
      I5 => \result[22]_i_7_n_0\,
      O => \result[5]_i_1_n_0\
    );
\result[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2_n_0\,
      I1 => p_0_in0_in(9),
      I2 => \result[22]_i_4_n_0\,
      I3 => p_1_in(9),
      I4 => plusOp(9),
      I5 => \result[22]_i_7_n_0\,
      O => \result[6]_i_1_n_0\
    );
\result[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E2C0E2FFFFC0E2"
    )
        port map (
      I0 => p_0_in0_in(10),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(10),
      I3 => \result[10]_i_2_n_0\,
      I4 => plusOp(10),
      I5 => \result[22]_i_7_n_0\,
      O => \result[7]_i_1_n_0\
    );
\result[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_22_n_0\,
      I4 => \result[20]_i_23_n_0\,
      O => \result[7]_i_10_n_0\
    );
\result[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747433FF00CC"
    )
        port map (
      I0 => \result[7]_i_15_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[11]_i_15_n_0\,
      I3 => \result[7]_i_17_n_0\,
      I4 => \result[11]_i_17_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[7]_i_11_n_0\
    );
\result[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_23_n_0\,
      I4 => \result[20]_i_24_n_0\,
      O => \result[7]_i_12_n_0\
    );
\result[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747433FF00CC"
    )
        port map (
      I0 => \result[7]_i_16_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[11]_i_16_n_0\,
      I3 => \result[7]_i_18_n_0\,
      I4 => \result[11]_i_18_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[7]_i_13_n_0\
    );
\result[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_24_n_0\,
      I4 => \result[20]_i_25_n_0\,
      O => \result[7]_i_14_n_0\
    );
\result[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gtOp_carry_i_10_n_0,
      I1 => \result[3]_i_20_n_0\,
      O => \result[7]_i_15_n_0\
    );
\result[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => gtOp_carry_i_10_n_0,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \result[22]_i_5__1_n_0\,
      I3 => \result[23]_i_5_n_0\,
      I4 => \frac0__25_carry_n_5\,
      O => \result[7]_i_16_n_0\
    );
\result[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => gtOp_carry_i_10_n_0,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \result[22]_i_5__1_n_0\,
      I3 => \result[23]_i_5_n_0\,
      I4 => \frac0__25_carry_n_6\,
      O => \result[7]_i_17_n_0\
    );
\result[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => gtOp_carry_i_10_n_0,
      I1 => gtOp_carry_i_9_n_0,
      I2 => \result[22]_i_59_n_0\,
      O => \result[7]_i_18_n_0\
    );
\result[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_13_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[7]_i_7_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_8_n_0\,
      O => \L__0\(10)
    );
\result[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_7_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[7]_i_9_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_10_n_0\,
      O => \L__0\(9)
    );
\result[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_9_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[7]_i_11_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_12_n_0\,
      O => \L__0\(8)
    );
\result[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_11_n_0\,
      I1 => gtOp_carry_i_17_n_0,
      I2 => \result[7]_i_13_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_14_n_0\,
      O => \L__0\(7)
    );
\result[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \result[11]_i_17_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[15]_i_17_n_0\,
      I3 => \result[7]_i_15_n_0\,
      I4 => \result[11]_i_15_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[7]_i_7_n_0\
    );
\result[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__1_n_0\,
      I1 => \result[23]_i_5_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => gtOp_carry_i_49_n_0,
      I4 => \result[20]_i_22_n_0\,
      O => \result[7]_i_8_n_0\
    );
\result[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \result[11]_i_18_n_0\,
      I1 => gtOp_carry_i_14_n_0,
      I2 => \result[15]_i_18_n_0\,
      I3 => \result[7]_i_16_n_0\,
      I4 => \result[11]_i_16_n_0\,
      I5 => gtOp_carry_i_15_n_0,
      O => \result[7]_i_9_n_0\
    );
\result[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(11),
      I3 => \result[22]_i_5__1_n_0\,
      I4 => plusOp(11),
      I5 => \result[22]_i_7_n_0\,
      O => \result[8]_i_1_n_0\
    );
\result[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E2C0E2FFFFC0E2"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => \result[22]_i_4_n_0\,
      I2 => p_1_in(12),
      I3 => \result[10]_i_2_n_0\,
      I4 => plusOp(12),
      I5 => \result[22]_i_7_n_0\,
      O => \result[9]_i_1_n_0\
    );
\result_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[0]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(0),
      R => '0'
    );
\result_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[10]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(10),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[11]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(11),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[7]_i_2_n_0\,
      CO(3) => \result_reg[11]_i_2_n_0\,
      CO(2) => \result_reg[11]_i_2_n_1\,
      CO(1) => \result_reg[11]_i_2_n_2\,
      CO(0) => \result_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(14 downto 11),
      S(3 downto 0) => \L__0\(14 downto 11)
    );
\result_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[12]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(12),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[13]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(13),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[14]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(14),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[15]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(15),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[11]_i_2_n_0\,
      CO(3) => \result_reg[15]_i_2_n_0\,
      CO(2) => \result_reg[15]_i_2_n_1\,
      CO(1) => \result_reg[15]_i_2_n_2\,
      CO(0) => \result_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(18 downto 15),
      S(3 downto 0) => \L__0\(18 downto 15)
    );
\result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[16]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(16),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[17]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(17),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[18]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(18),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[19]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(19),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[15]_i_2_n_0\,
      CO(3) => \result_reg[19]_i_3_n_0\,
      CO(2) => \result_reg[19]_i_3_n_1\,
      CO(1) => \result_reg[19]_i_3_n_2\,
      CO(0) => \result_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(22 downto 19),
      S(3 downto 0) => \L__0\(22 downto 19)
    );
\result_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[1]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(1),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[20]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(20),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[21]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(21),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[22]_i_2_n_0\,
      Q => \^sample_out_reg[31]\(22),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[22]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[19]_i_3_n_0\,
      CO(3 downto 2) => \NLW_result_reg[22]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \result_reg[22]_i_6_n_2\,
      CO(0) => \result_reg[22]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_result_reg[22]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(25 downto 23),
      S(3) => '0',
      S(2 downto 0) => \L__0\(25 downto 23)
    );
\result_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[23]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(23),
      S => \result[22]_i_1__1_n_0\
    );
\result_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[24]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(24),
      S => \result[22]_i_1__1_n_0\
    );
\result_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[25]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(25),
      S => \result[22]_i_1__1_n_0\
    );
\result_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[26]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(26),
      S => \result[22]_i_1__1_n_0\
    );
\result_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_reg[26]_i_3_n_0\,
      CO(2) => \result_reg[26]_i_3_n_1\,
      CO(1) => \result_reg[26]_i_3_n_2\,
      CO(0) => \result_reg[26]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \result[26]_i_4_n_0\,
      DI(2) => \result[26]_i_5_n_0\,
      DI(1) => \result[26]_i_6_n_0\,
      DI(0) => \result[26]_i_7_n_0\,
      O(3) => \result_reg[26]_i_3_n_4\,
      O(2) => \result_reg[26]_i_3_n_5\,
      O(1) => \result_reg[26]_i_3_n_6\,
      O(0) => \result_reg[26]_i_3_n_7\,
      S(3) => \result[26]_i_8_n_0\,
      S(2) => \result[26]_i_9__1_n_0\,
      S(1) => \result[26]_i_10_n_0\,
      S(0) => \result[26]_i_11_n_0\
    );
\result_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[27]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(27),
      S => \result[22]_i_1__1_n_0\
    );
\result_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[28]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(28),
      S => \result[22]_i_1__1_n_0\
    );
\result_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[29]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(29),
      S => \result[22]_i_1__1_n_0\
    );
\result_reg[29]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[26]_i_3_n_0\,
      CO(3) => \NLW_result_reg[29]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \result_reg[29]_i_3_n_1\,
      CO(1) => \result_reg[29]_i_3_n_2\,
      CO(0) => \result_reg[29]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => p_3_in(6 downto 5),
      DI(0) => \result[29]_i_6_n_0\,
      O(3) => \result_reg[29]_i_3_n_4\,
      O(2) => \result_reg[29]_i_3_n_5\,
      O(1) => \result_reg[29]_i_3_n_6\,
      O(0) => \result_reg[29]_i_3_n_7\,
      S(3) => \result[29]_i_7_n_0\,
      S(2) => \result[29]_i_8_n_0\,
      S(1) => \result[29]_i_9_n_0\,
      S(0) => \result[29]_i_10_n_0\
    );
\result_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[2]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(2),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[30]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(30),
      S => \result[22]_i_1__1_n_0\
    );
\result_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 1) => \NLW_result_reg[30]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \result_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_result_reg[30]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1__0_n_0\,
      Q => \^sample_out_reg[31]\(31),
      R => '0'
    );
\result_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[3]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(3),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_reg[3]_i_2_n_0\,
      CO(2) => \result_reg[3]_i_2_n_1\,
      CO(1) => \result_reg[3]_i_2_n_2\,
      CO(0) => \result_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \L__0\(3),
      O(3 downto 0) => plusOp(6 downto 3),
      S(3 downto 1) => \L__0\(6 downto 4),
      S(0) => \result[3]_i_7_n_0\
    );
\result_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[4]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(4),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[5]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(5),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[6]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(6),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[7]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(7),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[3]_i_2_n_0\,
      CO(3) => \result_reg[7]_i_2_n_0\,
      CO(2) => \result_reg[7]_i_2_n_1\,
      CO(1) => \result_reg[7]_i_2_n_2\,
      CO(0) => \result_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(10 downto 7),
      S(3 downto 0) => \L__0\(10 downto 7)
    );
\result_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[8]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(8),
      R => \result[22]_i_1__1_n_0\
    );
\result_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[9]_i_1_n_0\,
      Q => \^sample_out_reg[31]\(9),
      R => \result[22]_i_1__1_n_0\
    );
\sample_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \^done\,
      I4 => \out\(1),
      I5 => \out\(2),
      O => E(0)
    );
subtraction_norm: entity work.design_1_b_filter_0_1_fp_leading_zeros_and_shift_12
     port map (
      CO(0) => gtOp,
      DI(3) => gtOp_carry_i_1_n_0,
      DI(2) => gtOp_carry_i_2_n_0,
      DI(1) => gtOp_carry_i_3_n_0,
      DI(0) => gtOp_carry_i_4_n_0,
      S(3) => gtOp_carry_i_5_n_0,
      S(2) => gtOp_carry_i_6_n_0,
      S(1) => gtOp_carry_i_7_n_0,
      S(0) => gtOp_carry_i_8_n_0
    );
\y0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(0),
      I1 => mul_result(0),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(0)
    );
\y0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(10),
      I1 => mul_result(10),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(10)
    );
\y0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(11),
      I1 => mul_result(11),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(11)
    );
\y0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(12),
      I1 => mul_result(12),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(12)
    );
\y0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(13),
      I1 => mul_result(13),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(13)
    );
\y0[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(14),
      I1 => mul_result(14),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(14)
    );
\y0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(15),
      I1 => mul_result(15),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(15)
    );
\y0[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(16),
      I1 => mul_result(16),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(16)
    );
\y0[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(17),
      I1 => mul_result(17),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(17)
    );
\y0[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(18),
      I1 => mul_result(18),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(18)
    );
\y0[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(19),
      I1 => mul_result(19),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(19)
    );
\y0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(1),
      I1 => mul_result(1),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(1)
    );
\y0[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(20),
      I1 => mul_result(20),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(20)
    );
\y0[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(21),
      I1 => mul_result(21),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(21)
    );
\y0[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(22),
      I1 => mul_result(22),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(22)
    );
\y0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(23),
      I1 => mul_result(23),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(23)
    );
\y0[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(24),
      I1 => mul_result(24),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(24)
    );
\y0[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(25),
      I1 => mul_result(25),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(25)
    );
\y0[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(26),
      I1 => mul_result(26),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(26)
    );
\y0[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(27),
      I1 => mul_result(27),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(27)
    );
\y0[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(28),
      I1 => mul_result(28),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(28)
    );
\y0[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(29),
      I1 => mul_result(29),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(29)
    );
\y0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(2),
      I1 => mul_result(2),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(2)
    );
\y0[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(30),
      I1 => mul_result(30),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(30)
    );
\y0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(31),
      I1 => mul_result(31),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(31)
    );
\y0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(3),
      I1 => mul_result(3),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(3)
    );
\y0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(4),
      I1 => mul_result(4),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(4)
    );
\y0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(5),
      I1 => mul_result(5),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(5)
    );
\y0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(6),
      I1 => mul_result(6),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(6)
    );
\y0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(7),
      I1 => mul_result(7),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(7)
    );
\y0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(8),
      I1 => mul_result(8),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(8)
    );
\y0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(9),
      I1 => mul_result(9),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_ADD_SUB_3 is
  port (
    \numB_reg[1]\ : out STD_LOGIC;
    \numB_reg[1]_0\ : out STD_LOGIC;
    done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    go_add_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sample_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    go_mul_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    done_mul : in STD_LOGIC;
    go_add_reg_0 : in STD_LOGIC;
    control_i_3 : in STD_LOGIC;
    mul_result : in STD_LOGIC_VECTOR ( 31 downto 0 );
    done_reg_0 : in STD_LOGIC;
    go : in STD_LOGIC;
    \numB_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_ADD_SUB_3 : entity is "FPP_ADD_SUB";
end design_1_b_filter_0_1_FPP_ADD_SUB_3;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_ADD_SUB_3 is
  signal \B_int[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_4__2_n_0\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \L__0\ : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^done\ : STD_LOGIC;
  signal done_i : STD_LOGIC;
  signal \frac0__25_carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_13__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_14__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_15__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_16__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_17__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_18__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_19__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_20__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_21__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_10__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_11__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_12__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_13__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_14__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_15__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_16__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_17__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_18__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_19__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_20__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_21__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_9__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_10__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_11__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_12__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_13__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_14__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_15__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_16__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_17__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_5__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_6__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_7__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_8__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_9__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_10__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_11__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_12__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_13__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_14__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_15__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_16__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_17__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_18__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_19__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_20__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_5__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_6__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_7__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_8__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_9__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_10__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_11__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_12__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_13__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_14__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_15__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_16__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_17__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_5__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_6__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_7__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_8__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_9__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_10__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_11__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_5__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_6__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_8__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_9__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_7\ : STD_LOGIC;
  signal \frac0__25_carry_i_10__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_11__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_12__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_13__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_14__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_15__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_16__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_17__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_18__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_19__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_20__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_21__2_n_3\ : STD_LOGIC;
  signal \frac0__25_carry_i_22__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_23__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_24__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_25__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_26__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_27__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_28__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_29__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_30__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_31__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_32__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_33__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_34__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_35__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_36__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_37__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_38__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_39__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_40__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_41__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_42__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_43__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_44__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_45__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_46__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_47__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_48__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_49__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_50__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_51__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_52__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_9__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_n_1\ : STD_LOGIC;
  signal \frac0__25_carry_n_2\ : STD_LOGIC;
  signal \frac0__25_carry_n_3\ : STD_LOGIC;
  signal \frac0__25_carry_n_4\ : STD_LOGIC;
  signal \frac0__25_carry_n_5\ : STD_LOGIC;
  signal \frac0__25_carry_n_6\ : STD_LOGIC;
  signal \frac0__25_carry_n_7\ : STD_LOGIC;
  signal go_del : STD_LOGIC;
  signal \go_mul_i_2__2_n_0\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal \gtOp_carry_i_100__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_101__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_102__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_103__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_104__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_105__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_106__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_107__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_108__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_109__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_10__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_110__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_111__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_112__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_113__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_114__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_115__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_116__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_117__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_12__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_14__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_15__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_17__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_18__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_19__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_20__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_21__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_22__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_23__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_24__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_25__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_26__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_27__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_28__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_29__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_30__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_31__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_32__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_33__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_34__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_35__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_36__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_37__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_38__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_39__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_40__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_41__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_42__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_43__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_44__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_45__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_46__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_47__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_48__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_49__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_50__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_51__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_52__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_53__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_54__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_55__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_56__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_57__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_58__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_59__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_60__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_61__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_62__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_63__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_64__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_65__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_66__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_67__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_68__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_69__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_70__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_71__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_72__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_73__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_74__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_75__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_76__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_77__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_78__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_79__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_80__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_81__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_82__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_83__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_84__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_85__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_86__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_87__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_88__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_89__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_90__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_91__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_92__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_93__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_94__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_95__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_96__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_97__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_98__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_99__2_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_9__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal isSUB_stg2 : STD_LOGIC;
  signal minusOp0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \minusOp_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__3_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \numA[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \numA[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \^numb_reg[1]_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal p_3_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal \result[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_12__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_13__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_14__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_15__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_16__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_17__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_18__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[11]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_12__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_13__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_15__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_16__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_17__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_18__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_12__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_13__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_14__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_15__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_16__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_17__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_18__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_19__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_20__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \result[19]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_12__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_13__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_14__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_15__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_16__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_17__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_18__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_19__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_20__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_21__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_22__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_23__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_24__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_25__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_26__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_27__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_28__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_29__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_30__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_31__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_32__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_33__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_34__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_35__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_6__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[20]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_12__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_13__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_14__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_15__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_16__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_20__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_21__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_22__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_23__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_24__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_25__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_26__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_27__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_28__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_29__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_30__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_31__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_32__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_33__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_34__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_35__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_36__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_37__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_38__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_39__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_40__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_41__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_42__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_43__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_44__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_45__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_46__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_47__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_48__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_49__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_4__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_50__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_51__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_52__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_53__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_54__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_55__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_56__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_57__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_58__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_59__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_60__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_12__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[25]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_4__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_5__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_6__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[26]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \result[29]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \result[29]_i_6__2_n_0\ : STD_LOGIC;
  signal \result[29]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[29]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[29]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[30]_i_3__2_n_0\ : STD_LOGIC;
  signal \result[30]_i_4__2_n_0\ : STD_LOGIC;
  signal \result[30]_i_5__2_n_0\ : STD_LOGIC;
  signal \result[30]_i_6__2_n_0\ : STD_LOGIC;
  signal \result[30]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[30]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \result[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_12__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_13__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_14__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_15__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_16__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_17__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_18__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_19__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_20__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_21__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_22__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_23__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_24__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_11__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_12__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_13__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_14__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_15__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_16__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_17__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_18__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \result[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \result_reg[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \result_reg[11]_i_2__2_n_1\ : STD_LOGIC;
  signal \result_reg[11]_i_2__2_n_2\ : STD_LOGIC;
  signal \result_reg[11]_i_2__2_n_3\ : STD_LOGIC;
  signal \result_reg[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \result_reg[15]_i_2__2_n_1\ : STD_LOGIC;
  signal \result_reg[15]_i_2__2_n_2\ : STD_LOGIC;
  signal \result_reg[15]_i_2__2_n_3\ : STD_LOGIC;
  signal \result_reg[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \result_reg[19]_i_3__2_n_1\ : STD_LOGIC;
  signal \result_reg[19]_i_3__2_n_2\ : STD_LOGIC;
  signal \result_reg[19]_i_3__2_n_3\ : STD_LOGIC;
  signal \result_reg[22]_i_6__2_n_2\ : STD_LOGIC;
  signal \result_reg[22]_i_6__2_n_3\ : STD_LOGIC;
  signal \result_reg[26]_i_3__2_n_0\ : STD_LOGIC;
  signal \result_reg[26]_i_3__2_n_1\ : STD_LOGIC;
  signal \result_reg[26]_i_3__2_n_2\ : STD_LOGIC;
  signal \result_reg[26]_i_3__2_n_3\ : STD_LOGIC;
  signal \result_reg[26]_i_3__2_n_4\ : STD_LOGIC;
  signal \result_reg[26]_i_3__2_n_5\ : STD_LOGIC;
  signal \result_reg[26]_i_3__2_n_6\ : STD_LOGIC;
  signal \result_reg[26]_i_3__2_n_7\ : STD_LOGIC;
  signal \result_reg[29]_i_3__2_n_1\ : STD_LOGIC;
  signal \result_reg[29]_i_3__2_n_2\ : STD_LOGIC;
  signal \result_reg[29]_i_3__2_n_3\ : STD_LOGIC;
  signal \result_reg[29]_i_3__2_n_4\ : STD_LOGIC;
  signal \result_reg[29]_i_3__2_n_5\ : STD_LOGIC;
  signal \result_reg[29]_i_3__2_n_6\ : STD_LOGIC;
  signal \result_reg[29]_i_3__2_n_7\ : STD_LOGIC;
  signal \result_reg[30]_i_2__2_n_3\ : STD_LOGIC;
  signal \result_reg[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \result_reg[3]_i_2__2_n_1\ : STD_LOGIC;
  signal \result_reg[3]_i_2__2_n_2\ : STD_LOGIC;
  signal \result_reg[3]_i_2__2_n_3\ : STD_LOGIC;
  signal \result_reg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \result_reg[7]_i_2__2_n_1\ : STD_LOGIC;
  signal \result_reg[7]_i_2__2_n_2\ : STD_LOGIC;
  signal \result_reg[7]_i_2__2_n_3\ : STD_LOGIC;
  signal \^sample_out_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sign_A : STD_LOGIC;
  signal sign_B : STD_LOGIC;
  signal \NLW_frac0__25_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_frac0__25_carry_i_21__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_frac0__25_carry_i_21__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_minusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[22]_i_6__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_result_reg[22]_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[29]_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[30]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_reg[30]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[3]_i_1__2\ : label is "soft_lutpair261";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__0_i_16__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \frac0__25_carry__0_i_21__2\ : label is "soft_lutpair256";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__1_i_12__2\ : label is "soft_lutpair232";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__2_i_17__2\ : label is "soft_lutpair233";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_13__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_15__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_20__2\ : label is "soft_lutpair246";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_15__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_16__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_17__2\ : label is "soft_lutpair244";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_10__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_11__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_7__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_9__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_15__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_37__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_45__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_8__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \go_mul_i_2__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \gtOp_carry_i_105__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gtOp_carry_i_106__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gtOp_carry_i_107__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gtOp_carry_i_108__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gtOp_carry_i_109__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gtOp_carry_i_112__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gtOp_carry_i_114__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gtOp_carry_i_115__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gtOp_carry_i_11__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gtOp_carry_i_12__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gtOp_carry_i_13__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \gtOp_carry_i_16__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \gtOp_carry_i_19__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \gtOp_carry_i_20__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \gtOp_carry_i_22__2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gtOp_carry_i_23__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gtOp_carry_i_24__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gtOp_carry_i_25__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \gtOp_carry_i_27__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gtOp_carry_i_33__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \gtOp_carry_i_35__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gtOp_carry_i_36__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gtOp_carry_i_38__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gtOp_carry_i_41__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gtOp_carry_i_58__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gtOp_carry_i_60__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gtOp_carry_i_61__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gtOp_carry_i_62__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gtOp_carry_i_63__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \gtOp_carry_i_64__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gtOp_carry_i_65__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gtOp_carry_i_66__2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gtOp_carry_i_67__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \gtOp_carry_i_68__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gtOp_carry_i_69__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gtOp_carry_i_75__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gtOp_carry_i_77__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gtOp_carry_i_78__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gtOp_carry_i_87__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gtOp_carry_i_88__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gtOp_carry_i_90__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gtOp_carry_i_94__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gtOp_carry_i_99__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \result[11]_i_10__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \result[11]_i_12__2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \result[11]_i_14__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \result[11]_i_15__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \result[11]_i_16__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \result[11]_i_17__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \result[11]_i_18__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \result[11]_i_8__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \result[14]_i_3__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \result[15]_i_10__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \result[15]_i_12__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \result[15]_i_14__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \result[15]_i_15__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \result[15]_i_18__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \result[19]_i_10__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \result[19]_i_12__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \result[19]_i_16__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \result[19]_i_17__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \result[19]_i_18__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \result[19]_i_19__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \result[19]_i_20__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \result[19]_i_4__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \result[20]_i_10__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \result[20]_i_13__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \result[20]_i_14__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \result[20]_i_15__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \result[20]_i_16__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \result[20]_i_1__2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \result[20]_i_2__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \result[20]_i_7__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \result[20]_i_8__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \result[20]_i_9__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \result[22]_i_13__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \result[22]_i_21__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \result[22]_i_25__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \result[22]_i_45__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \result[22]_i_46__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \result[22]_i_47__2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \result[22]_i_48__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \result[22]_i_50__2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \result[22]_i_52__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \result[22]_i_56__2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \result[22]_i_57__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \result[22]_i_7__2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \result[23]_i_12__2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \result[23]_i_4__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \result[23]_i_7__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \result[23]_i_8__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \result[25]_i_3__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \result[28]_i_4__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \result[28]_i_5__2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \result[30]_i_5__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \result[30]_i_6__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \result[30]_i_8__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \result[3]_i_13__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \result[3]_i_20__2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \result[3]_i_23__2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \result[7]_i_10__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \result[7]_i_14__2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \result[7]_i_15__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \result[7]_i_18__2\ : label is "soft_lutpair236";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[11]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[15]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[19]_i_3__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[22]_i_6__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[26]_i_3__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[29]_i_3__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[3]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[7]_i_2__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  done <= \^done\;
  \numB_reg[1]_0\ <= \^numb_reg[1]_0\;
  \sample_out_reg[31]\(31 downto 0) <= \^sample_out_reg[31]\(31 downto 0);
\A_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(0),
      Q => p_0_in0_in(3),
      R => '0'
    );
\A_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(10),
      Q => p_0_in0_in(13),
      R => '0'
    );
\A_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(11),
      Q => p_0_in0_in(14),
      R => '0'
    );
\A_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(12),
      Q => p_0_in0_in(15),
      R => '0'
    );
\A_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(13),
      Q => p_0_in0_in(16),
      R => '0'
    );
\A_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(14),
      Q => p_0_in0_in(17),
      R => '0'
    );
\A_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(15),
      Q => p_0_in0_in(18),
      R => '0'
    );
\A_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(16),
      Q => p_0_in0_in(19),
      R => '0'
    );
\A_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(17),
      Q => p_0_in0_in(20),
      R => '0'
    );
\A_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(18),
      Q => p_0_in0_in(21),
      R => '0'
    );
\A_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(19),
      Q => p_0_in0_in(22),
      R => '0'
    );
\A_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(1),
      Q => p_0_in0_in(4),
      R => '0'
    );
\A_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(20),
      Q => p_0_in0_in(23),
      R => '0'
    );
\A_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(21),
      Q => p_0_in0_in(24),
      R => '0'
    );
\A_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(22),
      Q => p_0_in0_in(25),
      R => '0'
    );
\A_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(23),
      Q => L(0),
      R => '0'
    );
\A_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(24),
      Q => L(1),
      R => '0'
    );
\A_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(25),
      Q => L(2),
      R => '0'
    );
\A_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(26),
      Q => L(3),
      R => '0'
    );
\A_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(27),
      Q => L(4),
      R => '0'
    );
\A_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(28),
      Q => L(5),
      R => '0'
    );
\A_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(29),
      Q => L(6),
      R => '0'
    );
\A_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(2),
      Q => p_0_in0_in(5),
      R => '0'
    );
\A_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(30),
      Q => L(7),
      R => '0'
    );
\A_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(31),
      Q => sign_A,
      R => '0'
    );
\A_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(3),
      Q => p_0_in0_in(6),
      R => '0'
    );
\A_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(4),
      Q => p_0_in0_in(7),
      R => '0'
    );
\A_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(5),
      Q => p_0_in0_in(8),
      R => '0'
    );
\A_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(6),
      Q => p_0_in0_in(9),
      R => '0'
    );
\A_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(7),
      Q => p_0_in0_in(10),
      R => '0'
    );
\A_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(8),
      Q => p_0_in0_in(11),
      R => '0'
    );
\A_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => Q(9),
      Q => p_0_in0_in(12),
      R => '0'
    );
\B_int[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_add_reg_0,
      I1 => go_del,
      O => \B_int[31]_i_1__2_n_0\
    );
\B_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(0),
      Q => p_1_in(3),
      R => '0'
    );
\B_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(10),
      Q => p_1_in(13),
      R => '0'
    );
\B_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(11),
      Q => p_1_in(14),
      R => '0'
    );
\B_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(12),
      Q => p_1_in(15),
      R => '0'
    );
\B_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(13),
      Q => p_1_in(16),
      R => '0'
    );
\B_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(14),
      Q => p_1_in(17),
      R => '0'
    );
\B_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(15),
      Q => p_1_in(18),
      R => '0'
    );
\B_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(16),
      Q => p_1_in(19),
      R => '0'
    );
\B_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(17),
      Q => p_1_in(20),
      R => '0'
    );
\B_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(18),
      Q => p_1_in(21),
      R => '0'
    );
\B_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(19),
      Q => p_1_in(22),
      R => '0'
    );
\B_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(1),
      Q => p_1_in(4),
      R => '0'
    );
\B_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(20),
      Q => p_1_in(23),
      R => '0'
    );
\B_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(21),
      Q => p_1_in(24),
      R => '0'
    );
\B_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(22),
      Q => p_1_in(25),
      R => '0'
    );
\B_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(23),
      Q => R(0),
      R => '0'
    );
\B_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(24),
      Q => R(1),
      R => '0'
    );
\B_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(25),
      Q => R(2),
      R => '0'
    );
\B_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(26),
      Q => R(3),
      R => '0'
    );
\B_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(27),
      Q => R(4),
      R => '0'
    );
\B_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(28),
      Q => R(5),
      R => '0'
    );
\B_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(29),
      Q => R(6),
      R => '0'
    );
\B_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(2),
      Q => p_1_in(5),
      R => '0'
    );
\B_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(30),
      Q => R(7),
      R => '0'
    );
\B_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(31),
      Q => sign_B,
      R => '0'
    );
\B_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(3),
      Q => p_1_in(6),
      R => '0'
    );
\B_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(4),
      Q => p_1_in(7),
      R => '0'
    );
\B_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(5),
      Q => p_1_in(8),
      R => '0'
    );
\B_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(6),
      Q => p_1_in(9),
      R => '0'
    );
\B_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(7),
      Q => p_1_in(10),
      R => '0'
    );
\B_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(8),
      Q => p_1_in(11),
      R => '0'
    );
\B_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__2_n_0\,
      D => \numB_reg[31]\(9),
      Q => p_1_in(12),
      R => '0'
    );
\FSM_sequential_state[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_state[3]_i_3__2_n_0\,
      I1 => \out\(3),
      I2 => \FSM_sequential_state[3]_i_4__2_n_0\,
      O => \FSM_sequential_state_reg[0]\(0)
    );
\FSM_sequential_state[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFEAEFEFEFEAE"
    )
        port map (
      I0 => \out\(2),
      I1 => \^done\,
      I2 => \out\(0),
      I3 => done_mul,
      I4 => \out\(1),
      I5 => control_i_3,
      O => \FSM_sequential_state[3]_i_3__2_n_0\
    );
\FSM_sequential_state[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BB8BFF00B888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => done_mul,
      I4 => \out\(0),
      I5 => control_i_3,
      O => \FSM_sequential_state[3]_i_4__2_n_0\
    );
done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \B_int[31]_i_1__2_n_0\,
      Q => done_i,
      R => '0'
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => done_i,
      Q => \^done\,
      R => '0'
    );
\frac0__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frac0__25_carry_n_0\,
      CO(2) => \frac0__25_carry_n_1\,
      CO(1) => \frac0__25_carry_n_2\,
      CO(0) => \frac0__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry_i_1__2_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \frac0__25_carry_i_2__2_n_0\,
      O(3) => \frac0__25_carry_n_4\,
      O(2) => \frac0__25_carry_n_5\,
      O(1) => \frac0__25_carry_n_6\,
      O(0) => \frac0__25_carry_n_7\,
      S(3) => \frac0__25_carry_i_3__2_n_0\,
      S(2) => \frac0__25_carry_i_4__2_n_0\,
      S(1) => \frac0__25_carry_i_5__2_n_0\,
      S(0) => \frac0__25_carry_i_6__2_n_0\
    );
\frac0__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry_n_0\,
      CO(3) => \frac0__25_carry__0_n_0\,
      CO(2) => \frac0__25_carry__0_n_1\,
      CO(1) => \frac0__25_carry__0_n_2\,
      CO(0) => \frac0__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__0_i_1__2_n_0\,
      DI(2) => \frac0__25_carry__0_i_2__2_n_0\,
      DI(1) => \frac0__25_carry__0_i_3__2_n_0\,
      DI(0) => \frac0__25_carry__0_i_4__2_n_0\,
      O(3) => \frac0__25_carry__0_n_4\,
      O(2) => \frac0__25_carry__0_n_5\,
      O(1) => \frac0__25_carry__0_n_6\,
      O(0) => \frac0__25_carry__0_n_7\,
      S(3) => \frac0__25_carry__0_i_5__2_n_0\,
      S(2) => \frac0__25_carry__0_i_6__2_n_0\,
      S(1) => \frac0__25_carry__0_i_7__2_n_0\,
      S(0) => \frac0__25_carry__0_i_8__2_n_0\
    );
\frac0__25_carry__0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_15__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_16__2_n_0\,
      O => \frac0__25_carry__0_i_10__2_n_0\
    );
\frac0__25_carry__0_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_14__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_18__2_n_0\,
      O => \frac0__25_carry__0_i_11__2_n_0\
    );
\frac0__25_carry__0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_16__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_20__2_n_0\,
      O => \frac0__25_carry__0_i_12__2_n_0\
    );
\frac0__25_carry__0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_17__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_31__2_n_0\,
      O => \frac0__25_carry__0_i_13__2_n_0\
    );
\frac0__25_carry__0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_18__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_32__2_n_0\,
      O => \frac0__25_carry__0_i_14__2_n_0\
    );
\frac0__25_carry__0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_19__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_33__2_n_0\,
      O => \frac0__25_carry__0_i_15__2_n_0\
    );
\frac0__25_carry__0_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_20__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_23__2_n_0\,
      O => \frac0__25_carry__0_i_16__2_n_0\
    );
\frac0__25_carry__0_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__2_n_0\,
      I1 => \frac0__25_carry__4_i_15__2_n_0\,
      I2 => p_0_in0_in(14),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(14),
      I5 => \frac0__25_carry__4_i_13__2_n_0\,
      O => \frac0__25_carry__0_i_17__2_n_0\
    );
\frac0__25_carry__0_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_15__2_n_0\,
      I1 => \frac0__25_carry__4_i_15__2_n_0\,
      I2 => p_0_in0_in(12),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(12),
      I5 => \frac0__25_carry__4_i_13__2_n_0\,
      O => \frac0__25_carry__0_i_18__2_n_0\
    );
\frac0__25_carry__0_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__0_i_21__2_n_0\,
      I1 => \frac0__25_carry__4_i_15__2_n_0\,
      I2 => p_0_in0_in(13),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(13),
      I5 => \frac0__25_carry__4_i_13__2_n_0\,
      O => \frac0__25_carry__0_i_19__2_n_0\
    );
\frac0__25_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_9__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__0_i_10__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__0_i_1__2_n_0\
    );
\frac0__25_carry__0_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_20__2_n_0\,
      I1 => \frac0__25_carry__4_i_15__2_n_0\,
      I2 => p_0_in0_in(11),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(11),
      I5 => \frac0__25_carry__4_i_13__2_n_0\,
      O => \frac0__25_carry__0_i_20__2_n_0\
    );
\frac0__25_carry__0_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(21),
      O => \frac0__25_carry__0_i_21__2_n_0\
    );
\frac0__25_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_10__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__0_i_11__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__0_i_2__2_n_0\
    );
\frac0__25_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_11__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__0_i_12__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__0_i_3__2_n_0\
    );
\frac0__25_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_12__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry_i_7__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__0_i_4__2_n_0\
    );
\frac0__25_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_1__2_n_0\,
      I1 => p_1_in(7),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(7),
      O => \frac0__25_carry__0_i_5__2_n_0\
    );
\frac0__25_carry__0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_2__2_n_0\,
      I1 => p_1_in(6),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(6),
      O => \frac0__25_carry__0_i_6__2_n_0\
    );
\frac0__25_carry__0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_3__2_n_0\,
      I1 => p_1_in(5),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(5),
      O => \frac0__25_carry__0_i_7__2_n_0\
    );
\frac0__25_carry__0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_4__2_n_0\,
      I1 => p_1_in(4),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(4),
      O => \frac0__25_carry__0_i_8__2_n_0\
    );
\frac0__25_carry__0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_13__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_14__2_n_0\,
      O => \frac0__25_carry__0_i_9__2_n_0\
    );
\frac0__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__0_n_0\,
      CO(3) => \frac0__25_carry__1_n_0\,
      CO(2) => \frac0__25_carry__1_n_1\,
      CO(1) => \frac0__25_carry__1_n_2\,
      CO(0) => \frac0__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__1_i_1__2_n_0\,
      DI(2) => \frac0__25_carry__1_i_2__2_n_0\,
      DI(1) => \frac0__25_carry__1_i_3__2_n_0\,
      DI(0) => \frac0__25_carry__1_i_4__2_n_0\,
      O(3) => \frac0__25_carry__1_n_4\,
      O(2) => \frac0__25_carry__1_n_5\,
      O(1) => \frac0__25_carry__1_n_6\,
      O(0) => \frac0__25_carry__1_n_7\,
      S(3) => \frac0__25_carry__1_i_5__2_n_0\,
      S(2) => \frac0__25_carry__1_i_6__2_n_0\,
      S(1) => \frac0__25_carry__1_i_7__2_n_0\,
      S(0) => \frac0__25_carry__1_i_8__2_n_0\
    );
\frac0__25_carry__1_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_15__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_16__2_n_0\,
      O => \frac0__25_carry__1_i_10__2_n_0\
    );
\frac0__25_carry__1_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_14__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_13__2_n_0\,
      O => \frac0__25_carry__1_i_11__2_n_0\
    );
\frac0__25_carry__1_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_16__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_15__2_n_0\,
      O => \frac0__25_carry__1_i_12__2_n_0\
    );
\frac0__25_carry__1_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_17__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_17__2_n_0\,
      O => \frac0__25_carry__1_i_13__2_n_0\
    );
\frac0__25_carry__1_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_18__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_18__2_n_0\,
      O => \frac0__25_carry__1_i_14__2_n_0\
    );
\frac0__25_carry__1_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_19__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_19__2_n_0\,
      O => \frac0__25_carry__1_i_15__2_n_0\
    );
\frac0__25_carry__1_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_20__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_20__2_n_0\,
      O => \frac0__25_carry__1_i_16__2_n_0\
    );
\frac0__25_carry__1_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp0_in(3),
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_1_in(18),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(18),
      O => \frac0__25_carry__1_i_17__2_n_0\
    );
\frac0__25_carry__1_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(24),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry__1_i_21__2_n_0\,
      O => \frac0__25_carry__1_i_18__2_n_0\
    );
\frac0__25_carry__1_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF47FF47"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(17),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_16__2_n_0\,
      I5 => \frac0__25_carry__4_i_15__2_n_0\,
      O => \frac0__25_carry__1_i_19__2_n_0\
    );
\frac0__25_carry__1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_9__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__1_i_10__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__1_i_1__2_n_0\
    );
\frac0__25_carry__1_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__4_i_17__2_n_0\,
      I1 => \frac0__25_carry__4_i_15__2_n_0\,
      I2 => p_0_in0_in(15),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(15),
      I5 => \frac0__25_carry__4_i_13__2_n_0\,
      O => \frac0__25_carry__1_i_20__2_n_0\
    );
\frac0__25_carry__1_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => p_1_in(16),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__1_i_21__2_n_0\
    );
\frac0__25_carry__1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666999696"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_11__2_n_0\,
      I3 => \frac0__25_carry__1_i_10__2_n_0\,
      I4 => \frac0__25_carry_i_8__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__1_i_2__2_n_0\
    );
\frac0__25_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_11__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__1_i_12__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__1_i_3__2_n_0\
    );
\frac0__25_carry__1_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_12__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__0_i_9__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__1_i_4__2_n_0\
    );
\frac0__25_carry__1_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_1__2_n_0\,
      I1 => p_1_in(11),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(11),
      O => \frac0__25_carry__1_i_5__2_n_0\
    );
\frac0__25_carry__1_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_2__2_n_0\,
      I1 => p_1_in(10),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(10),
      O => \frac0__25_carry__1_i_6__2_n_0\
    );
\frac0__25_carry__1_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_3__2_n_0\,
      I1 => p_1_in(9),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(9),
      O => \frac0__25_carry__1_i_7__2_n_0\
    );
\frac0__25_carry__1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_4__2_n_0\,
      I1 => p_1_in(8),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(8),
      O => \frac0__25_carry__1_i_8__2_n_0\
    );
\frac0__25_carry__1_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_13__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_14__2_n_0\,
      O => \frac0__25_carry__1_i_9__2_n_0\
    );
\frac0__25_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__1_n_0\,
      CO(3) => \frac0__25_carry__2_n_0\,
      CO(2) => \frac0__25_carry__2_n_1\,
      CO(1) => \frac0__25_carry__2_n_2\,
      CO(0) => \frac0__25_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__2_i_1__2_n_0\,
      DI(2) => \frac0__25_carry__2_i_2__2_n_0\,
      DI(1) => \frac0__25_carry__2_i_3__2_n_0\,
      DI(0) => \frac0__25_carry__2_i_4__2_n_0\,
      O(3) => \frac0__25_carry__2_n_4\,
      O(2) => \frac0__25_carry__2_n_5\,
      O(1) => \frac0__25_carry__2_n_6\,
      O(0) => \frac0__25_carry__2_n_7\,
      S(3) => \frac0__25_carry__2_i_5__2_n_0\,
      S(2) => \frac0__25_carry__2_i_6__2_n_0\,
      S(1) => \frac0__25_carry__2_i_7__2_n_0\,
      S(0) => \frac0__25_carry__2_i_8__2_n_0\
    );
\frac0__25_carry__2_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_15__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_16__2_n_0\,
      O => \frac0__25_carry__2_i_10__2_n_0\
    );
\frac0__25_carry__2_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_14__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_13__2_n_0\,
      O => \frac0__25_carry__2_i_11__2_n_0\
    );
\frac0__25_carry__2_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_16__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_15__2_n_0\,
      O => \frac0__25_carry__2_i_12__2_n_0\
    );
\frac0__25_carry__2_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFC7"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__2_n_0\,
      I1 => \frac0__25_carry__5_i_11__2_n_0\,
      I2 => \frac0__25_carry__4_i_15__2_n_0\,
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__2_i_17__2_n_0\,
      O => \frac0__25_carry__2_i_13__2_n_0\
    );
\frac0__25_carry__2_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0__25_carry__1_i_18__2_n_0\,
      I1 => p_0_in0_in(20),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_1_in(20),
      I4 => \frac0__25_carry__5_i_10__2_n_0\,
      I5 => \frac0__25_carry__5_i_11__2_n_0\,
      O => \frac0__25_carry__2_i_14__2_n_0\
    );
\frac0__25_carry__2_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFF1DFF0000"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(21),
      I3 => \frac0__25_carry__5_i_10__2_n_0\,
      I4 => \frac0__25_carry__5_i_11__2_n_0\,
      I5 => \frac0__25_carry__1_i_19__2_n_0\,
      O => \frac0__25_carry__2_i_15__2_n_0\
    );
\frac0__25_carry__2_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0__25_carry__1_i_20__2_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_1_in(19),
      I4 => \frac0__25_carry__5_i_10__2_n_0\,
      I5 => \frac0__25_carry__5_i_11__2_n_0\,
      O => \frac0__25_carry__2_i_16__2_n_0\
    );
\frac0__25_carry__2_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => p_1_in(18),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__2_i_17__2_n_0\
    );
\frac0__25_carry__2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_9__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__2_i_10__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__2_i_1__2_n_0\
    );
\frac0__25_carry__2_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_10__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__2_i_11__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__2_i_2__2_n_0\
    );
\frac0__25_carry__2_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_11__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__2_i_12__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__2_i_3__2_n_0\
    );
\frac0__25_carry__2_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_12__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__1_i_9__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__2_i_4__2_n_0\
    );
\frac0__25_carry__2_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_1__2_n_0\,
      I1 => p_1_in(15),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(15),
      O => \frac0__25_carry__2_i_5__2_n_0\
    );
\frac0__25_carry__2_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_2__2_n_0\,
      I1 => p_1_in(14),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(14),
      O => \frac0__25_carry__2_i_6__2_n_0\
    );
\frac0__25_carry__2_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_3__2_n_0\,
      I1 => p_1_in(13),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(13),
      O => \frac0__25_carry__2_i_7__2_n_0\
    );
\frac0__25_carry__2_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_4__2_n_0\,
      I1 => p_1_in(12),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(12),
      O => \frac0__25_carry__2_i_8__2_n_0\
    );
\frac0__25_carry__2_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_13__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_14__2_n_0\,
      O => \frac0__25_carry__2_i_9__2_n_0\
    );
\frac0__25_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__2_n_0\,
      CO(3) => \frac0__25_carry__3_n_0\,
      CO(2) => \frac0__25_carry__3_n_1\,
      CO(1) => \frac0__25_carry__3_n_2\,
      CO(0) => \frac0__25_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__3_i_1__2_n_0\,
      DI(2) => \frac0__25_carry__3_i_2__2_n_0\,
      DI(1) => \frac0__25_carry__3_i_3__2_n_0\,
      DI(0) => \frac0__25_carry__3_i_4__2_n_0\,
      O(3) => \frac0__25_carry__3_n_4\,
      O(2) => \frac0__25_carry__3_n_5\,
      O(1) => \frac0__25_carry__3_n_6\,
      O(0) => \frac0__25_carry__3_n_7\,
      S(3) => \frac0__25_carry__3_i_5__2_n_0\,
      S(2) => \frac0__25_carry__3_i_6__2_n_0\,
      S(1) => \frac0__25_carry__3_i_7__2_n_0\,
      S(0) => \frac0__25_carry__3_i_8__2_n_0\
    );
\frac0__25_carry__3_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_16__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__3_i_17__2_n_0\,
      O => \frac0__25_carry__3_i_10__2_n_0\
    );
\frac0__25_carry__3_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_18__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_13__2_n_0\,
      O => \frac0__25_carry__3_i_11__2_n_0\
    );
\frac0__25_carry__3_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_17__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_15__2_n_0\,
      O => \frac0__25_carry__3_i_12__2_n_0\
    );
\frac0__25_carry__3_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(22),
      O => \frac0__25_carry__3_i_13__2_n_0\
    );
\frac0__25_carry__3_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005044440050"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__2_n_0\,
      I1 => p_1_in(24),
      I2 => p_0_in0_in(24),
      I3 => minusOp0_in(3),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => minusOp_carry_n_4,
      O => \frac0__25_carry__3_i_14__2_n_0\
    );
\frac0__25_carry__3_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(20),
      O => \frac0__25_carry__3_i_15__2_n_0\
    );
\frac0__25_carry__3_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBBBBBBB"
    )
        port map (
      I0 => \frac0__25_carry__3_i_19__2_n_0\,
      I1 => \frac0__25_carry__5_i_11__2_n_0\,
      I2 => p_0_in0_in(21),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(21),
      I5 => \frac0__25_carry__5_i_10__2_n_0\,
      O => \frac0__25_carry__3_i_16__2_n_0\
    );
\frac0__25_carry__3_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001DFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(23),
      I3 => \frac0__25_carry__5_i_11__2_n_0\,
      I4 => \frac0__25_carry__3_i_20__2_n_0\,
      I5 => \frac0__25_carry__5_i_10__2_n_0\,
      O => \frac0__25_carry__3_i_17__2_n_0\
    );
\frac0__25_carry__3_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535F5353535F5F5F"
    )
        port map (
      I0 => \frac0__25_carry__3_i_14__2_n_0\,
      I1 => \frac0__25_carry__5_i_10__2_n_0\,
      I2 => \frac0__25_carry__5_i_11__2_n_0\,
      I3 => p_1_in(20),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(20),
      O => \frac0__25_carry__3_i_18__2_n_0\
    );
\frac0__25_carry__3_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFAACFFF"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => p_1_in(25),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_0_in0_in(25),
      I5 => \frac0__25_carry__4_i_13__2_n_0\,
      O => \frac0__25_carry__3_i_19__2_n_0\
    );
\frac0__25_carry__3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_9__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__3_i_10__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__3_i_1__2_n_0\
    );
\frac0__25_carry__3_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(19),
      O => \frac0__25_carry__3_i_20__2_n_0\
    );
\frac0__25_carry__3_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_10__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__3_i_11__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__3_i_2__2_n_0\
    );
\frac0__25_carry__3_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_11__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__3_i_12__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__3_i_3__2_n_0\
    );
\frac0__25_carry__3_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_12__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__2_i_9__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__3_i_4__2_n_0\
    );
\frac0__25_carry__3_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_1__2_n_0\,
      I1 => p_1_in(19),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(19),
      O => \frac0__25_carry__3_i_5__2_n_0\
    );
\frac0__25_carry__3_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_2__2_n_0\,
      I1 => p_1_in(18),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(18),
      O => \frac0__25_carry__3_i_6__2_n_0\
    );
\frac0__25_carry__3_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_3__2_n_0\,
      I1 => p_1_in(17),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(17),
      O => \frac0__25_carry__3_i_7__2_n_0\
    );
\frac0__25_carry__3_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_4__2_n_0\,
      I1 => p_1_in(16),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(16),
      O => \frac0__25_carry__3_i_8__2_n_0\
    );
\frac0__25_carry__3_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03CF44FF03CF77FF"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__2_n_0\,
      I1 => \frac0__25_carry_i_15__2_n_0\,
      I2 => \frac0__25_carry__3_i_14__2_n_0\,
      I3 => \frac0__25_carry__5_i_10__2_n_0\,
      I4 => \frac0__25_carry__5_i_11__2_n_0\,
      I5 => \frac0__25_carry__3_i_15__2_n_0\,
      O => \frac0__25_carry__3_i_9__2_n_0\
    );
\frac0__25_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__3_n_0\,
      CO(3) => \frac0__25_carry__4_n_0\,
      CO(2) => \frac0__25_carry__4_n_1\,
      CO(1) => \frac0__25_carry__4_n_2\,
      CO(0) => \frac0__25_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__4_i_1__2_n_0\,
      DI(2) => \frac0__25_carry__4_i_2__2_n_0\,
      DI(1) => \frac0__25_carry__4_i_3__2_n_0\,
      DI(0) => \frac0__25_carry__4_i_4__2_n_0\,
      O(3) => \frac0__25_carry__4_n_4\,
      O(2) => \frac0__25_carry__4_n_5\,
      O(1) => \frac0__25_carry__4_n_6\,
      O(0) => \frac0__25_carry__4_n_7\,
      S(3) => \frac0__25_carry__4_i_5__2_n_0\,
      S(2) => \frac0__25_carry__4_i_6__2_n_0\,
      S(1) => \frac0__25_carry__4_i_7__2_n_0\,
      S(0) => \frac0__25_carry__4_i_8__2_n_0\
    );
\frac0__25_carry__4_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => \frac0__25_carry__4_i_16__2_n_0\,
      I1 => \frac0__25_carry_i_15__2_n_0\,
      I2 => \frac0__25_carry__5_i_11__2_n_0\,
      I3 => \frac0__25_carry__4_i_15__2_n_0\,
      I4 => \frac0__25_carry__4_i_13__2_n_0\,
      I5 => \frac0__25_carry__4_i_17__2_n_0\,
      O => \frac0__25_carry__4_i_10__2_n_0\
    );
\frac0__25_carry__4_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFAFAFBFB"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__2_n_0\,
      I1 => \frac0__25_carry__3_i_13__2_n_0\,
      I2 => \frac0__25_carry__4_i_15__2_n_0\,
      I3 => \frac0__25_carry__4_i_14__2_n_0\,
      I4 => \frac0__25_carry__5_i_11__2_n_0\,
      I5 => \frac0__25_carry_i_15__2_n_0\,
      O => \frac0__25_carry__4_i_11__2_n_0\
    );
\frac0__25_carry__4_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \frac0__25_carry__5_i_11__2_n_0\,
      I1 => \frac0__25_carry__4_i_15__2_n_0\,
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => \frac0__25_carry__4_i_17__2_n_0\,
      I4 => \frac0__25_carry_i_15__2_n_0\,
      I5 => \frac0__25_carry__3_i_16__2_n_0\,
      O => \frac0__25_carry__4_i_12__2_n_0\
    );
\frac0__25_carry__4_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => minusOp0_in(4),
      O => \frac0__25_carry__4_i_13__2_n_0\
    );
\frac0__25_carry__4_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => p_1_in(24),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__4_i_14__2_n_0\
    );
\frac0__25_carry__4_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => minusOp0_in(3),
      O => \frac0__25_carry__4_i_15__2_n_0\
    );
\frac0__25_carry__4_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(25),
      O => \frac0__25_carry__4_i_16__2_n_0\
    );
\frac0__25_carry__4_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(23),
      O => \frac0__25_carry__4_i_17__2_n_0\
    );
\frac0__25_carry__4_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_9__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__4_i_10__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__4_i_1__2_n_0\
    );
\frac0__25_carry__4_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_10__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__4_i_11__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__4_i_2__2_n_0\
    );
\frac0__25_carry__4_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_11__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__4_i_12__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__4_i_3__2_n_0\
    );
\frac0__25_carry__4_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_12__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__3_i_9__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry__4_i_4__2_n_0\
    );
\frac0__25_carry__4_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_1__2_n_0\,
      I1 => p_1_in(23),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(23),
      O => \frac0__25_carry__4_i_5__2_n_0\
    );
\frac0__25_carry__4_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_2__2_n_0\,
      I1 => p_1_in(22),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(22),
      O => \frac0__25_carry__4_i_6__2_n_0\
    );
\frac0__25_carry__4_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_3__2_n_0\,
      I1 => p_1_in(21),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(21),
      O => \frac0__25_carry__4_i_7__2_n_0\
    );
\frac0__25_carry__4_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_4__2_n_0\,
      I1 => p_1_in(20),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(20),
      O => \frac0__25_carry__4_i_8__2_n_0\
    );
\frac0__25_carry__4_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0FB"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__2_n_0\,
      I1 => \frac0__25_carry_i_15__2_n_0\,
      I2 => \frac0__25_carry__5_i_11__2_n_0\,
      I3 => \frac0__25_carry__4_i_14__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      O => \frac0__25_carry__4_i_9__2_n_0\
    );
\frac0__25_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__4_n_0\,
      CO(3) => \NLW_frac0__25_carry__5_CO_UNCONNECTED\(3),
      CO(2) => \frac0__25_carry__5_n_1\,
      CO(1) => \frac0__25_carry__5_n_2\,
      CO(0) => \frac0__25_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => \frac0__25_carry__5_i_1__2_n_0\,
      DI(0) => \frac0__25_carry__5_i_2__2_n_0\,
      O(3) => \frac0__25_carry__5_n_4\,
      O(2) => \frac0__25_carry__5_n_5\,
      O(1) => \frac0__25_carry__5_n_6\,
      O(0) => \frac0__25_carry__5_n_7\,
      S(3) => \frac0__25_carry__5_i_3__2_n_0\,
      S(2) => \frac0__25_carry__5_i_4__2_n_0\,
      S(1) => \frac0__25_carry__5_i_5__2_n_0\,
      S(0) => \frac0__25_carry__5_i_6__2_n_0\
    );
\frac0__25_carry__5_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__5_i_10__2_n_0\
    );
\frac0__25_carry__5_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => minusOp0_in(2),
      O => \frac0__25_carry__5_i_11__2_n_0\
    );
\frac0__25_carry__5_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA56A6AAAA"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => p_0_in0_in(25),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_1_in(25),
      I4 => \frac0__25_carry__5_i_8__2_n_0\,
      I5 => \frac0__25_carry_i_8__2_n_0\,
      O => \frac0__25_carry__5_i_1__2_n_0\
    );
\frac0__25_carry__5_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966996966666669"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_10__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry__4_i_9__2_n_0\,
      I5 => \frac0__25_carry__5_i_9__2_n_0\,
      O => \frac0__25_carry__5_i_2__2_n_0\
    );
\frac0__25_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0__25_carry__5_i_3__2_n_0\
    );
\frac0__25_carry__5_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555565"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => \frac0__25_carry_i_10__2_n_0\,
      I2 => \frac0__25_carry__5_i_10__2_n_0\,
      I3 => \frac0__25_carry__5_i_11__2_n_0\,
      I4 => \frac0__25_carry_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_8__2_n_0\,
      O => \frac0__25_carry__5_i_4__2_n_0\
    );
\frac0__25_carry__5_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C387C33C3C788778"
    )
        port map (
      I0 => \frac0__25_carry_i_8__2_n_0\,
      I1 => \frac0__25_carry__5_i_8__2_n_0\,
      I2 => isSUB_stg2,
      I3 => p_1_in(25),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(25),
      O => \frac0__25_carry__5_i_5__2_n_0\
    );
\frac0__25_carry__5_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__5_i_2__2_n_0\,
      I1 => p_1_in(24),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(24),
      O => \frac0__25_carry__5_i_6__2_n_0\
    );
\frac0__25_carry__5_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => isSUB_stg2
    );
\frac0__25_carry__5_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frac0__25_carry_i_10__2_n_0\,
      I1 => \frac0__25_carry__4_i_13__2_n_0\,
      I2 => \frac0__25_carry__4_i_15__2_n_0\,
      I3 => \frac0__25_carry__5_i_11__2_n_0\,
      I4 => \frac0__25_carry_i_15__2_n_0\,
      O => \frac0__25_carry__5_i_8__2_n_0\
    );
\frac0__25_carry__5_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => p_0_in0_in(25),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(25),
      I3 => \frac0__25_carry__5_i_8__2_n_0\,
      O => \frac0__25_carry__5_i_9__2_n_0\
    );
\frac0__25_carry_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5B1FFFF"
    )
        port map (
      I0 => \result_reg[30]_i_2__2_n_3\,
      I1 => \frac0__25_carry_i_21__2_n_3\,
      I2 => \minusOp_carry__0_n_4\,
      I3 => minusOp0_in(7),
      I4 => \frac0__25_carry_i_22__2_n_0\,
      O => \frac0__25_carry_i_10__2_n_0\
    );
\frac0__25_carry_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_19__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_16__2_n_0\,
      O => \frac0__25_carry_i_11__2_n_0\
    );
\frac0__25_carry_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_13__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_17__2_n_0\,
      O => \frac0__25_carry_i_12__2_n_0\
    );
\frac0__25_carry_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_23__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_24__2_n_0\,
      O => \frac0__25_carry_i_13__2_n_0\
    );
\frac0__25_carry_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \frac0__25_carry_i_25__2_n_0\,
      I1 => \frac0__25_carry_i_26__2_n_0\,
      I2 => \frac0__25_carry_i_24__2_n_0\,
      I3 => \frac0__25_carry_i_27__2_n_0\,
      I4 => \frac0__25_carry__5_i_11__2_n_0\,
      I5 => \frac0__25_carry_i_28__2_n_0\,
      O => \frac0__25_carry_i_14__2_n_0\
    );
\frac0__25_carry_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => minusOp0_in(1),
      O => \frac0__25_carry_i_15__2_n_0\
    );
\frac0__25_carry_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_29__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_26__2_n_0\,
      O => \frac0__25_carry_i_16__2_n_0\
    );
\frac0__25_carry_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_30__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_27__2_n_0\,
      O => \frac0__25_carry_i_17__2_n_0\
    );
\frac0__25_carry_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_31__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_29__2_n_0\,
      O => \frac0__25_carry_i_18__2_n_0\
    );
\frac0__25_carry_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_32__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_25__2_n_0\,
      O => \frac0__25_carry_i_19__2_n_0\
    );
\frac0__25_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_7__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry_i_9__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry_i_1__2_n_0\
    );
\frac0__25_carry_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_33__2_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_30__2_n_0\,
      O => \frac0__25_carry_i_20__2_n_0\
    );
\frac0__25_carry_i_21__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_frac0__25_carry_i_21__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \frac0__25_carry_i_21__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_frac0__25_carry_i_21__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\frac0__25_carry_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(6),
      I1 => \minusOp_carry__0_n_5\,
      I2 => minusOp0_in(5),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => \minusOp_carry__0_n_6\,
      O => \frac0__25_carry_i_22__2_n_0\
    );
\frac0__25_carry_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(15),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_34__2_n_0\,
      O => \frac0__25_carry_i_23__2_n_0\
    );
\frac0__25_carry_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(11),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_35__2_n_0\,
      O => \frac0__25_carry_i_24__2_n_0\
    );
\frac0__25_carry_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(12),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_36__2_n_0\,
      O => \frac0__25_carry_i_25__2_n_0\
    );
\frac0__25_carry_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(10),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry_i_37__2_n_0\,
      I5 => \frac0__25_carry__4_i_15__2_n_0\,
      O => \frac0__25_carry_i_26__2_n_0\
    );
\frac0__25_carry_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \frac0__25_carry_i_38__2_n_0\,
      I1 => \frac0__25_carry__4_i_15__2_n_0\,
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_0_in0_in(17),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_1_in(17),
      O => \frac0__25_carry_i_27__2_n_0\
    );
\frac0__25_carry_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \frac0__25_carry_i_35__2_n_0\,
      I1 => \frac0__25_carry_i_36__2_n_0\,
      I2 => \frac0__25_carry_i_39__2_n_0\,
      I3 => \frac0__25_carry_i_40__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_41__2_n_0\,
      O => \frac0__25_carry_i_28__2_n_0\
    );
\frac0__25_carry_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(14),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_42__2_n_0\,
      O => \frac0__25_carry_i_29__2_n_0\
    );
\frac0__25_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0__25_carry_i_2__2_n_0\
    );
\frac0__25_carry_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(13),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(13),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_43__2_n_0\,
      O => \frac0__25_carry_i_30__2_n_0\
    );
\frac0__25_carry_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000E2FFFF"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(18),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_44__2_n_0\,
      O => \frac0__25_carry_i_31__2_n_0\
    );
\frac0__25_carry_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(16),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_39__2_n_0\,
      O => \frac0__25_carry_i_32__2_n_0\
    );
\frac0__25_carry_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_1_in(17),
      I3 => \frac0__25_carry__4_i_13__2_n_0\,
      I4 => \frac0__25_carry__4_i_15__2_n_0\,
      I5 => \frac0__25_carry_i_38__2_n_0\,
      O => \frac0__25_carry_i_33__2_n_0\
    );
\frac0__25_carry_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in0_in(23),
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_1_in(7),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(7),
      O => \frac0__25_carry_i_34__2_n_0\
    );
\frac0__25_carry_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in0_in(19),
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_1_in(3),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(3),
      O => \frac0__25_carry_i_35__2_n_0\
    );
\frac0__25_carry_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in0_in(20),
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_1_in(4),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(4),
      O => \frac0__25_carry_i_36__2_n_0\
    );
\frac0__25_carry_i_37__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(18),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(18),
      O => \frac0__25_carry_i_37__2_n_0\
    );
\frac0__25_carry_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in0_in(25),
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_1_in(9),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(9),
      O => \frac0__25_carry_i_38__2_n_0\
    );
\frac0__25_carry_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in0_in(24),
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_1_in(8),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(8),
      O => \frac0__25_carry_i_39__2_n_0\
    );
\frac0__25_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry_i_1__2_n_0\,
      I1 => p_1_in(3),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => p_0_in0_in(3),
      O => \frac0__25_carry_i_3__2_n_0\
    );
\frac0__25_carry_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \frac0__25_carry_i_45__2_n_0\,
      I1 => \frac0__25_carry__4_i_13__2_n_0\,
      I2 => \frac0__25_carry_i_37__2_n_0\,
      I3 => \frac0__25_carry_i_42__2_n_0\,
      I4 => \frac0__25_carry_i_34__2_n_0\,
      I5 => \frac0__25_carry_i_43__2_n_0\,
      O => \frac0__25_carry_i_40__2_n_0\
    );
\frac0__25_carry_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => \frac0__25_carry_i_10__2_n_0\,
      I1 => \frac0__25_carry_i_46__2_n_0\,
      I2 => \frac0__25_carry_i_47__2_n_0\,
      I3 => \frac0__25_carry_i_48__2_n_0\,
      I4 => \frac0__25_carry_i_49__2_n_0\,
      I5 => \frac0__25_carry__4_i_13__2_n_0\,
      O => \frac0__25_carry_i_41__2_n_0\
    );
\frac0__25_carry_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in0_in(22),
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_1_in(6),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(6),
      O => \frac0__25_carry_i_42__2_n_0\
    );
\frac0__25_carry_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in0_in(21),
      I2 => \frac0__25_carry__4_i_13__2_n_0\,
      I3 => p_1_in(5),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => p_0_in0_in(5),
      O => \frac0__25_carry_i_43__2_n_0\
    );
\frac0__25_carry_i_44__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(10),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(10),
      O => \frac0__25_carry_i_44__2_n_0\
    );
\frac0__25_carry_i_45__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(17),
      O => \frac0__25_carry_i_45__2_n_0\
    );
\frac0__25_carry_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(7),
      I3 => p_1_in(9),
      I4 => p_0_in0_in(9),
      I5 => \frac0__25_carry_i_50__2_n_0\,
      O => \frac0__25_carry_i_46__2_n_0\
    );
\frac0__25_carry_i_47__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => p_1_in(14),
      I2 => p_0_in0_in(16),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(16),
      O => \frac0__25_carry_i_47__2_n_0\
    );
\frac0__25_carry_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(11),
      I3 => p_1_in(15),
      I4 => p_0_in0_in(15),
      I5 => \frac0__25_carry_i_51__2_n_0\,
      O => \frac0__25_carry_i_48__2_n_0\
    );
\frac0__25_carry_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => p_0_in0_in(10),
      I3 => p_1_in(13),
      I4 => p_0_in0_in(13),
      I5 => \frac0__25_carry_i_52__2_n_0\,
      O => \frac0__25_carry_i_49__2_n_0\
    );
\frac0__25_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_9__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry_i_11__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry_i_4__2_n_0\
    );
\frac0__25_carry_i_50__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_1_in(5),
      I2 => p_0_in0_in(12),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(12),
      O => \frac0__25_carry_i_50__2_n_0\
    );
\frac0__25_carry_i_51__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => p_1_in(3),
      I2 => p_0_in0_in(6),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(6),
      O => \frac0__25_carry_i_51__2_n_0\
    );
\frac0__25_carry_i_52__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => p_1_in(4),
      I2 => p_0_in0_in(8),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => p_1_in(8),
      O => \frac0__25_carry_i_52__2_n_0\
    );
\frac0__25_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_11__2_n_0\,
      I3 => \frac0__25_carry_i_8__2_n_0\,
      I4 => \frac0__25_carry_i_12__2_n_0\,
      I5 => \frac0__25_carry_i_10__2_n_0\,
      O => \frac0__25_carry_i_5__2_n_0\
    );
\frac0__25_carry_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF0F8F0"
    )
        port map (
      I0 => \frac0__25_carry_i_13__2_n_0\,
      I1 => \frac0__25_carry_i_8__2_n_0\,
      I2 => \frac0__25_carry_i_14__2_n_0\,
      I3 => \frac0__25_carry_i_15__2_n_0\,
      I4 => \frac0__25_carry_i_16__2_n_0\,
      I5 => \frac0__25_carry_i_17__2_n_0\,
      O => \frac0__25_carry_i_6__2_n_0\
    );
\frac0__25_carry_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_18__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_19__2_n_0\,
      O => \frac0__25_carry_i_7__2_n_0\
    );
\frac0__25_carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_7,
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => minusOp0_in(0),
      O => \frac0__25_carry_i_8__2_n_0\
    );
\frac0__25_carry_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_20__2_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_13__2_n_0\,
      O => \frac0__25_carry_i_9__2_n_0\
    );
\go_add_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A484800004848"
    )
        port map (
      I0 => \out\(3),
      I1 => \^done\,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => done_mul,
      O => go_add_reg
    );
go_del_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => go_add_reg_0,
      Q => go_del,
      R => '0'
    );
\go_mul_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF80888000"
    )
        port map (
      I0 => \go_mul_i_2__2_n_0\,
      I1 => done_reg_0,
      I2 => \numA[31]_i_4__2_n_0\,
      I3 => \out\(3),
      I4 => \FSM_sequential_state[3]_i_4__2_n_0\,
      I5 => go,
      O => go_mul_reg
    );
\go_mul_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \^done\,
      O => \go_mul_i_2__2_n_0\
    );
\gtOp_carry_i_100__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \gtOp_carry_i_113__2_n_0\,
      I1 => \gtOp_carry_i_62__2_n_0\,
      I2 => \gtOp_carry_i_114__2_n_0\,
      I3 => \gtOp_carry_i_105__2_n_0\,
      I4 => \gtOp_carry_i_112__2_n_0\,
      I5 => \gtOp_carry_i_24__2_n_0\,
      O => \gtOp_carry_i_100__2_n_0\
    );
\gtOp_carry_i_101__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010100010"
    )
        port map (
      I0 => \gtOp_carry_i_94__2_n_0\,
      I1 => \gtOp_carry_i_115__2_n_0\,
      I2 => \gtOp_carry_i_58__2_n_0\,
      I3 => \gtOp_carry_i_57__2_n_0\,
      I4 => \gtOp_carry_i_64__2_n_0\,
      I5 => \gtOp_carry_i_116__2_n_0\,
      O => \gtOp_carry_i_101__2_n_0\
    );
\gtOp_carry_i_102__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => \gtOp_carry_i_93__2_n_0\,
      I1 => \gtOp_carry_i_55__2_n_0\,
      I2 => \gtOp_carry_i_87__2_n_0\,
      I3 => \gtOp_carry_i_54__2_n_0\,
      I4 => \gtOp_carry_i_117__2_n_0\,
      I5 => \gtOp_carry_i_91__2_n_0\,
      O => \gtOp_carry_i_102__2_n_0\
    );
\gtOp_carry_i_103__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gtOp_carry_i_97__2_n_0\,
      I1 => \gtOp_carry_i_91__2_n_0\,
      I2 => \gtOp_carry_i_56__2_n_0\,
      O => \gtOp_carry_i_103__2_n_0\
    );
\gtOp_carry_i_104__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6FFFFFFFFFFFF"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      I2 => L(6),
      I3 => R(6),
      I4 => \minusOp_inferred__1/i__carry__4_n_0\,
      I5 => isSUB_stg2,
      O => \gtOp_carry_i_104__2_n_0\
    );
\gtOp_carry_i_105__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[12]_i_2__2_n_0\,
      I1 => \result[13]_i_2__2_n_0\,
      O => \gtOp_carry_i_105__2_n_0\
    );
\gtOp_carry_i_106__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_52__2_n_0\,
      I1 => \gtOp_carry_i_50__2_n_0\,
      O => \gtOp_carry_i_106__2_n_0\
    );
\gtOp_carry_i_107__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \result[19]_i_2__2_n_0\,
      I1 => \gtOp_carry_i_43__2_n_0\,
      I2 => \gtOp_carry_i_26__2_n_0\,
      I3 => \gtOp_carry_i_45__2_n_0\,
      I4 => \gtOp_carry_i_46__2_n_0\,
      O => \gtOp_carry_i_107__2_n_0\
    );
\gtOp_carry_i_108__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_24__2_n_0\,
      I1 => \result[20]_i_23__2_n_0\,
      I2 => \result[20]_i_22__2_n_0\,
      O => \gtOp_carry_i_108__2_n_0\
    );
\gtOp_carry_i_109__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_52__2_n_0\,
      I1 => \gtOp_carry_i_51__2_n_0\,
      I2 => \result[12]_i_2__2_n_0\,
      O => \gtOp_carry_i_109__2_n_0\
    );
\gtOp_carry_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \gtOp_carry_i_25__2_n_0\,
      I1 => \gtOp_carry_i_26__2_n_0\,
      I2 => \gtOp_carry_i_27__2_n_0\,
      I3 => \gtOp_carry_i_28__2_n_0\,
      O => \gtOp_carry_i_10__2_n_0\
    );
\gtOp_carry_i_110__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_45__2_n_0\,
      I1 => \gtOp_carry_i_46__2_n_0\,
      I2 => \gtOp_carry_i_43__2_n_0\,
      I3 => \result[14]_i_2__2_n_0\,
      I4 => \result[13]_i_2__2_n_0\,
      I5 => \gtOp_carry_i_26__2_n_0\,
      O => \gtOp_carry_i_110__2_n_0\
    );
\gtOp_carry_i_111__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_24__2_n_0\,
      I1 => \result[20]_i_25__2_n_0\,
      I2 => \result[20]_i_23__2_n_0\,
      I3 => \result[20]_i_20__2_n_0\,
      I4 => \result[20]_i_27__2_n_0\,
      I5 => \result[20]_i_26__2_n_0\,
      O => \gtOp_carry_i_111__2_n_0\
    );
\gtOp_carry_i_112__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_22__2_n_0\,
      I1 => \gtOp_carry_i_50__2_n_0\,
      I2 => \gtOp_carry_i_49__2_n_0\,
      O => \gtOp_carry_i_112__2_n_0\
    );
\gtOp_carry_i_113__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_21__2_n_0\,
      I1 => \gtOp_carry_i_20__2_n_0\,
      I2 => \result[20]_i_9__2_n_0\,
      I3 => \gtOp_carry_i_106__2_n_0\,
      I4 => \gtOp_carry_i_87__2_n_0\,
      I5 => \result[20]_i_8__2_n_0\,
      O => \gtOp_carry_i_113__2_n_0\
    );
\gtOp_carry_i_114__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_26__2_n_0\,
      I1 => \result[14]_i_2__2_n_0\,
      O => \gtOp_carry_i_114__2_n_0\
    );
\gtOp_carry_i_115__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_87__2_n_0\,
      I1 => \gtOp_carry_i_88__2_n_0\,
      O => \gtOp_carry_i_115__2_n_0\
    );
\gtOp_carry_i_116__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_12__2_n_0\,
      I1 => \result[20]_i_13__2_n_0\,
      O => \gtOp_carry_i_116__2_n_0\
    );
\gtOp_carry_i_117__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_88__2_n_0\,
      I1 => \gtOp_carry_i_85__2_n_0\,
      I2 => \result[20]_i_19__2_n_0\,
      I3 => \result[20]_i_27__2_n_0\,
      I4 => \result[20]_i_20__2_n_0\,
      O => \gtOp_carry_i_117__2_n_0\
    );
\gtOp_carry_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(3),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(3),
      O => p_3_in(3)
    );
\gtOp_carry_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(3),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(3),
      I3 => \gtOp_carry_i_29__2_n_0\,
      O => \gtOp_carry_i_12__2_n_0\
    );
\gtOp_carry_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(2),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(2),
      O => p_3_in(2)
    );
\gtOp_carry_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F554F44"
    )
        port map (
      I0 => \gtOp_carry_i_27__2_n_0\,
      I1 => \gtOp_carry_i_30__2_n_0\,
      I2 => \gtOp_carry_i_31__2_n_0\,
      I3 => \gtOp_carry_i_28__2_n_0\,
      I4 => \gtOp_carry_i_32__2_n_0\,
      I5 => \gtOp_carry_i_33__2_n_0\,
      O => \gtOp_carry_i_14__2_n_0\
    );
\gtOp_carry_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_34__2_n_0\,
      I1 => \gtOp_carry_i_35__2_n_0\,
      I2 => \gtOp_carry_i_36__2_n_0\,
      I3 => \gtOp_carry_i_37__2_n_0\,
      I4 => \gtOp_carry_i_38__2_n_0\,
      I5 => \gtOp_carry_i_39__2_n_0\,
      O => \gtOp_carry_i_15__2_n_0\
    );
\gtOp_carry_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(1),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(1),
      O => p_3_in(1)
    );
\gtOp_carry_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505000005455"
    )
        port map (
      I0 => \gtOp_carry_i_40__2_n_0\,
      I1 => \gtOp_carry_i_41__2_n_0\,
      I2 => \gtOp_carry_i_42__2_n_0\,
      I3 => \gtOp_carry_i_43__2_n_0\,
      I4 => \gtOp_carry_i_44__2_n_0\,
      I5 => \result[20]_i_3__2_n_0\,
      O => \gtOp_carry_i_17__2_n_0\
    );
\gtOp_carry_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(0),
      I3 => \gtOp_carry_i_17__2_n_0\,
      O => \gtOp_carry_i_18__2_n_0\
    );
\gtOp_carry_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_45__2_n_0\,
      I1 => \gtOp_carry_i_46__2_n_0\,
      O => \gtOp_carry_i_19__2_n_0\
    );
\gtOp_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFCB8"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(6),
      I3 => L(7),
      I4 => R(7),
      O => \gtOp_carry_i_1__2_n_0\
    );
\gtOp_carry_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_43__2_n_0\,
      I1 => \result[19]_i_2__2_n_0\,
      O => \gtOp_carry_i_20__2_n_0\
    );
\gtOp_carry_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440000"
    )
        port map (
      I0 => \result[20]_i_3__2_n_0\,
      I1 => \gtOp_carry_i_47__2_n_0\,
      I2 => \frac0__25_carry__5_n_5\,
      I3 => \result[23]_i_5__2_n_0\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \gtOp_carry_i_48__2_n_0\,
      O => \gtOp_carry_i_21__2_n_0\
    );
\gtOp_carry_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[13]_i_2__2_n_0\,
      I1 => \result[12]_i_2__2_n_0\,
      I2 => \result[14]_i_2__2_n_0\,
      I3 => \gtOp_carry_i_26__2_n_0\,
      O => \gtOp_carry_i_22__2_n_0\
    );
\gtOp_carry_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_49__2_n_0\,
      I1 => \gtOp_carry_i_50__2_n_0\,
      O => \gtOp_carry_i_23__2_n_0\
    );
\gtOp_carry_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_51__2_n_0\,
      I1 => \gtOp_carry_i_52__2_n_0\,
      O => \gtOp_carry_i_24__2_n_0\
    );
\gtOp_carry_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gtOp_carry_i_41__2_n_0\,
      I1 => \gtOp_carry_i_42__2_n_0\,
      I2 => \gtOp_carry_i_43__2_n_0\,
      I3 => \gtOp_carry_i_19__2_n_0\,
      O => \gtOp_carry_i_25__2_n_0\
    );
\gtOp_carry_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_5\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_4\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \gtOp_carry_i_53__2_n_0\,
      O => \gtOp_carry_i_26__2_n_0\
    );
\gtOp_carry_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gtOp_carry_i_49__2_n_0\,
      I1 => \gtOp_carry_i_32__2_n_0\,
      I2 => \gtOp_carry_i_54__2_n_0\,
      O => \gtOp_carry_i_27__2_n_0\
    );
\gtOp_carry_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \gtOp_carry_i_55__2_n_0\,
      I1 => \gtOp_carry_i_30__2_n_0\,
      I2 => \gtOp_carry_i_56__2_n_0\,
      I3 => \gtOp_carry_i_32__2_n_0\,
      O => \gtOp_carry_i_28__2_n_0\
    );
\gtOp_carry_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008000B0008"
    )
        port map (
      I0 => \gtOp_carry_i_57__2_n_0\,
      I1 => \gtOp_carry_i_58__2_n_0\,
      I2 => \gtOp_carry_i_59__2_n_0\,
      I3 => \gtOp_carry_i_60__2_n_0\,
      I4 => \gtOp_carry_i_61__2_n_0\,
      I5 => \gtOp_carry_i_62__2_n_0\,
      O => \gtOp_carry_i_29__2_n_0\
    );
\gtOp_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF504444FF50"
    )
        port map (
      I0 => \gtOp_carry_i_9__2_n_0\,
      I1 => L(4),
      I2 => R(4),
      I3 => R(5),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => L(5),
      O => \gtOp_carry_i_2__2_n_0\
    );
\gtOp_carry_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_63__2_n_0\,
      I1 => \gtOp_carry_i_43__2_n_0\,
      I2 => \gtOp_carry_i_19__2_n_0\,
      I3 => \gtOp_carry_i_26__2_n_0\,
      I4 => \gtOp_carry_i_64__2_n_0\,
      I5 => \gtOp_carry_i_65__2_n_0\,
      O => \gtOp_carry_i_30__2_n_0\
    );
\gtOp_carry_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_30__2_n_0\,
      I1 => \gtOp_carry_i_52__2_n_0\,
      I2 => \gtOp_carry_i_49__2_n_0\,
      I3 => \gtOp_carry_i_66__2_n_0\,
      I4 => \gtOp_carry_i_67__2_n_0\,
      I5 => \gtOp_carry_i_50__2_n_0\,
      O => \gtOp_carry_i_31__2_n_0\
    );
\gtOp_carry_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[12]_i_2__2_n_0\,
      I1 => \gtOp_carry_i_65__2_n_0\,
      I2 => \gtOp_carry_i_26__2_n_0\,
      I3 => \gtOp_carry_i_19__2_n_0\,
      I4 => \gtOp_carry_i_43__2_n_0\,
      I5 => \gtOp_carry_i_63__2_n_0\,
      O => \gtOp_carry_i_32__2_n_0\
    );
\gtOp_carry_i_33__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01330032"
    )
        port map (
      I0 => \gtOp_carry_i_43__2_n_0\,
      I1 => \gtOp_carry_i_42__2_n_0\,
      I2 => \gtOp_carry_i_41__2_n_0\,
      I3 => \result[20]_i_3__2_n_0\,
      I4 => \gtOp_carry_i_19__2_n_0\,
      O => \gtOp_carry_i_33__2_n_0\
    );
\gtOp_carry_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020202A2"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[23]_i_5__2_n_0\,
      I3 => \frac0__25_carry__5_n_6\,
      I4 => \frac0__25_carry__5_n_5\,
      I5 => \gtOp_carry_i_47__2_n_0\,
      O => \gtOp_carry_i_34__2_n_0\
    );
\gtOp_carry_i_35__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gtOp_carry_i_41__2_n_0\,
      I1 => \gtOp_carry_i_46__2_n_0\,
      I2 => \gtOp_carry_i_43__2_n_0\,
      I3 => \gtOp_carry_i_42__2_n_0\,
      O => \gtOp_carry_i_35__2_n_0\
    );
\gtOp_carry_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_58__2_n_0\,
      I1 => \gtOp_carry_i_57__2_n_0\,
      O => \gtOp_carry_i_36__2_n_0\
    );
\gtOp_carry_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_60__2_n_0\,
      I1 => \gtOp_carry_i_68__2_n_0\,
      I2 => \gtOp_carry_i_69__2_n_0\,
      I3 => \gtOp_carry_i_70__2_n_0\,
      I4 => \gtOp_carry_i_71__2_n_0\,
      I5 => \gtOp_carry_i_72__2_n_0\,
      O => \gtOp_carry_i_37__2_n_0\
    );
\gtOp_carry_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_73__2_n_0\,
      I1 => \gtOp_carry_i_62__2_n_0\,
      O => \gtOp_carry_i_38__2_n_0\
    );
\gtOp_carry_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \result[20]_i_3__2_n_0\,
      I1 => \gtOp_carry_i_42__2_n_0\,
      O => \gtOp_carry_i_39__2_n_0\
    );
\gtOp_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => \gtOp_carry_i_10__2_n_0\,
      I1 => p_3_in(3),
      I2 => \gtOp_carry_i_12__2_n_0\,
      I3 => p_3_in(2),
      I4 => \gtOp_carry_i_14__2_n_0\,
      O => \gtOp_carry_i_3__2_n_0\
    );
\gtOp_carry_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_5\,
      I1 => \frac0__25_carry__5_n_6\,
      I2 => \result[23]_i_5__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_5\,
      I4 => \result[22]_i_5__0_n_0\,
      O => \gtOp_carry_i_40__2_n_0\
    );
\gtOp_carry_i_41__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_3__2_n_0\,
      I1 => \result[19]_i_2__2_n_0\,
      O => \gtOp_carry_i_41__2_n_0\
    );
\gtOp_carry_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD5DFFFFFFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[23]_i_5__2_n_0\,
      I3 => \frac0__25_carry__5_n_6\,
      I4 => \frac0__25_carry__5_n_5\,
      I5 => \gtOp_carry_i_47__2_n_0\,
      O => \gtOp_carry_i_42__2_n_0\
    );
\gtOp_carry_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_74__2_n_0\,
      I1 => \frac0__25_carry__4_n_6\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__3_n_5\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \gtOp_carry_i_43__2_n_0\
    );
\gtOp_carry_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_38__2_n_0\,
      I1 => \gtOp_carry_i_60__2_n_0\,
      I2 => \gtOp_carry_i_75__2_n_0\,
      I3 => \gtOp_carry_i_69__2_n_0\,
      I4 => \gtOp_carry_i_76__2_n_0\,
      I5 => \gtOp_carry_i_77__2_n_0\,
      O => \gtOp_carry_i_44__2_n_0\
    );
\gtOp_carry_i_45__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_4\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__3_n_7\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \gtOp_carry_i_78__2_n_0\,
      O => \gtOp_carry_i_45__2_n_0\
    );
\gtOp_carry_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_79__2_n_0\,
      I1 => \frac0__25_carry__4_n_7\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__3_n_6\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \gtOp_carry_i_46__2_n_0\
    );
\gtOp_carry_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004575FFFF"
    )
        port map (
      I0 => \frac0__25_carry__5_n_7\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_6\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \gtOp_carry_i_80__2_n_0\,
      O => \gtOp_carry_i_47__2_n_0\
    );
\gtOp_carry_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000080"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \result[20]_i_14__2_n_0\,
      I4 => \result[23]_i_9__2_n_0\,
      I5 => \frac0__25_carry__5_n_6\,
      O => \gtOp_carry_i_48__2_n_0\
    );
\gtOp_carry_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_81__2_n_0\,
      I1 => \frac0__25_carry__1_n_4\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_7\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \gtOp_carry_i_49__2_n_0\
    );
\gtOp_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => \gtOp_carry_i_15__2_n_0\,
      I1 => p_3_in(1),
      I2 => R(0),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => L(0),
      I5 => \gtOp_carry_i_17__2_n_0\,
      O => \gtOp_carry_i_4__2_n_0\
    );
\gtOp_carry_i_50__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_82__2_n_0\,
      I1 => \frac0__25_carry__2_n_7\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_6\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \gtOp_carry_i_50__2_n_0\
    );
\gtOp_carry_i_51__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__2_n_5\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__1_n_4\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \gtOp_carry_i_83__2_n_0\,
      O => \gtOp_carry_i_51__2_n_0\
    );
\gtOp_carry_i_52__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_84__2_n_0\,
      I1 => \frac0__25_carry__2_n_6\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_5\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \gtOp_carry_i_52__2_n_0\
    );
\gtOp_carry_i_53__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_14__2_n_0\,
      I3 => p_1_in(18),
      O => \gtOp_carry_i_53__2_n_0\
    );
\gtOp_carry_i_54__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_51__2_n_0\,
      I1 => \gtOp_carry_i_50__2_n_0\,
      I2 => \gtOp_carry_i_52__2_n_0\,
      O => \gtOp_carry_i_54__2_n_0\
    );
\gtOp_carry_i_55__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[20]_i_20__2_n_0\,
      I1 => \result[20]_i_19__2_n_0\,
      I2 => \result[20]_i_12__2_n_0\,
      I3 => \gtOp_carry_i_85__2_n_0\,
      I4 => \gtOp_carry_i_86__2_n_0\,
      I5 => \result[20]_i_13__2_n_0\,
      O => \gtOp_carry_i_55__2_n_0\
    );
\gtOp_carry_i_56__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_20__2_n_0\,
      I1 => \result[20]_i_19__2_n_0\,
      I2 => \gtOp_carry_i_87__2_n_0\,
      I3 => \gtOp_carry_i_54__2_n_0\,
      I4 => \result[20]_i_27__2_n_0\,
      I5 => \gtOp_carry_i_88__2_n_0\,
      O => \gtOp_carry_i_56__2_n_0\
    );
\gtOp_carry_i_57__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_42__2_n_0\,
      I1 => \gtOp_carry_i_41__2_n_0\,
      I2 => \gtOp_carry_i_26__2_n_0\,
      I3 => \gtOp_carry_i_65__2_n_0\,
      I4 => \gtOp_carry_i_43__2_n_0\,
      I5 => \gtOp_carry_i_19__2_n_0\,
      O => \gtOp_carry_i_57__2_n_0\
    );
\gtOp_carry_i_58__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \gtOp_carry_i_43__2_n_0\,
      I1 => \gtOp_carry_i_46__2_n_0\,
      I2 => \gtOp_carry_i_42__2_n_0\,
      I3 => \gtOp_carry_i_41__2_n_0\,
      I4 => \gtOp_carry_i_89__2_n_0\,
      O => \gtOp_carry_i_58__2_n_0\
    );
\gtOp_carry_i_59__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF03AFFFAF"
    )
        port map (
      I0 => \gtOp_carry_i_90__2_n_0\,
      I1 => \gtOp_carry_i_56__2_n_0\,
      I2 => \gtOp_carry_i_91__2_n_0\,
      I3 => \gtOp_carry_i_92__2_n_0\,
      I4 => \gtOp_carry_i_9__2_n_0\,
      I5 => \gtOp_carry_i_93__2_n_0\,
      O => \gtOp_carry_i_59__2_n_0\
    );
\gtOp_carry_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => R(7),
      I1 => L(7),
      I2 => R(6),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => L(6),
      O => \gtOp_carry_i_5__2_n_0\
    );
\gtOp_carry_i_60__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gtOp_carry_i_57__2_n_0\,
      I1 => \gtOp_carry_i_91__2_n_0\,
      I2 => \gtOp_carry_i_93__2_n_0\,
      I3 => \gtOp_carry_i_90__2_n_0\,
      I4 => \gtOp_carry_i_92__2_n_0\,
      O => \gtOp_carry_i_60__2_n_0\
    );
\gtOp_carry_i_61__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[20]_i_9__2_n_0\,
      I1 => \gtOp_carry_i_20__2_n_0\,
      I2 => \gtOp_carry_i_42__2_n_0\,
      I3 => \result[20]_i_3__2_n_0\,
      O => \gtOp_carry_i_61__2_n_0\
    );
\gtOp_carry_i_62__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \gtOp_carry_i_42__2_n_0\,
      I1 => \result[20]_i_3__2_n_0\,
      I2 => \gtOp_carry_i_20__2_n_0\,
      I3 => \gtOp_carry_i_19__2_n_0\,
      O => \gtOp_carry_i_62__2_n_0\
    );
\gtOp_carry_i_63__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \result[19]_i_2__2_n_0\,
      I1 => \result[20]_i_3__2_n_0\,
      I2 => \gtOp_carry_i_47__2_n_0\,
      I3 => \result[20]_i_18__2_n_0\,
      O => \gtOp_carry_i_63__2_n_0\
    );
\gtOp_carry_i_64__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[12]_i_2__2_n_0\,
      I1 => \gtOp_carry_i_51__2_n_0\,
      O => \gtOp_carry_i_64__2_n_0\
    );
\gtOp_carry_i_65__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[14]_i_2__2_n_0\,
      I1 => \result[13]_i_2__2_n_0\,
      O => \gtOp_carry_i_65__2_n_0\
    );
\gtOp_carry_i_66__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_24__2_n_0\,
      I1 => \result[20]_i_25__2_n_0\,
      O => \gtOp_carry_i_66__2_n_0\
    );
\gtOp_carry_i_67__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_22__2_n_0\,
      I1 => \result[20]_i_23__2_n_0\,
      O => \gtOp_carry_i_67__2_n_0\
    );
\gtOp_carry_i_68__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_90__2_n_0\,
      I1 => \gtOp_carry_i_92__2_n_0\,
      O => \gtOp_carry_i_68__2_n_0\
    );
\gtOp_carry_i_69__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_92__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      O => \gtOp_carry_i_69__2_n_0\
    );
\gtOp_carry_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      I2 => L(4),
      I3 => \result_reg[30]_i_2__2_n_3\,
      I4 => R(4),
      I5 => \gtOp_carry_i_9__2_n_0\,
      O => \gtOp_carry_i_6__2_n_0\
    );
\gtOp_carry_i_70__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_58__2_n_0\,
      I1 => \gtOp_carry_i_67__2_n_0\,
      I2 => \gtOp_carry_i_66__2_n_0\,
      I3 => \gtOp_carry_i_49__2_n_0\,
      I4 => \gtOp_carry_i_94__2_n_0\,
      I5 => \gtOp_carry_i_95__2_n_0\,
      O => \gtOp_carry_i_70__2_n_0\
    );
\gtOp_carry_i_71__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAC0EA"
    )
        port map (
      I0 => \gtOp_carry_i_96__2_n_0\,
      I1 => \gtOp_carry_i_55__2_n_0\,
      I2 => \gtOp_carry_i_93__2_n_0\,
      I3 => \gtOp_carry_i_97__2_n_0\,
      I4 => \gtOp_carry_i_91__2_n_0\,
      I5 => \gtOp_carry_i_56__2_n_0\,
      O => \gtOp_carry_i_71__2_n_0\
    );
\gtOp_carry_i_72__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \gtOp_carry_i_52__2_n_0\,
      I1 => \gtOp_carry_i_98__2_n_0\,
      I2 => \gtOp_carry_i_64__2_n_0\,
      I3 => \gtOp_carry_i_65__2_n_0\,
      I4 => \gtOp_carry_i_99__2_n_0\,
      I5 => \gtOp_carry_i_61__2_n_0\,
      O => \gtOp_carry_i_72__2_n_0\
    );
\gtOp_carry_i_73__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \gtOp_carry_i_47__2_n_0\,
      I1 => \result[20]_i_18__2_n_0\,
      I2 => \gtOp_carry_i_43__2_n_0\,
      I3 => \gtOp_carry_i_46__2_n_0\,
      I4 => \result[20]_i_3__2_n_0\,
      I5 => \result[19]_i_2__2_n_0\,
      O => \gtOp_carry_i_73__2_n_0\
    );
\gtOp_carry_i_74__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_15__2_n_0\,
      I1 => \result[22]_i_16__2_n_0\,
      I2 => p_1_in(21),
      I3 => \result[22]_i_14__2_n_0\,
      I4 => \result[22]_i_12__2_n_0\,
      I5 => p_0_in0_in(21),
      O => \gtOp_carry_i_74__2_n_0\
    );
\gtOp_carry_i_75__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gtOp_carry_i_93__2_n_0\,
      I1 => \gtOp_carry_i_90__2_n_0\,
      I2 => \gtOp_carry_i_92__2_n_0\,
      O => \gtOp_carry_i_75__2_n_0\
    );
\gtOp_carry_i_76__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_100__2_n_0\,
      I1 => \gtOp_carry_i_101__2_n_0\,
      I2 => \result[20]_i_4__2_n_0\,
      I3 => \gtOp_carry_i_102__2_n_0\,
      I4 => \gtOp_carry_i_103__2_n_0\,
      I5 => \gtOp_carry_i_70__2_n_0\,
      O => \gtOp_carry_i_76__2_n_0\
    );
\gtOp_carry_i_77__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtOp_carry_i_58__2_n_0\,
      I1 => \gtOp_carry_i_61__2_n_0\,
      O => \gtOp_carry_i_77__2_n_0\
    );
\gtOp_carry_i_78__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(19),
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_14__2_n_0\,
      I3 => p_1_in(19),
      O => \gtOp_carry_i_78__2_n_0\
    );
\gtOp_carry_i_79__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_15__2_n_0\,
      I1 => \result[22]_i_16__2_n_0\,
      I2 => p_1_in(20),
      I3 => \result[22]_i_14__2_n_0\,
      I4 => \result[22]_i_12__2_n_0\,
      I5 => p_0_in0_in(20),
      O => \gtOp_carry_i_79__2_n_0\
    );
\gtOp_carry_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D0000"
    )
        port map (
      I0 => R(2),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(2),
      I3 => \gtOp_carry_i_14__2_n_0\,
      I4 => \gtOp_carry_i_12__2_n_0\,
      O => \gtOp_carry_i_7__2_n_0\
    );
\gtOp_carry_i_80__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_15__2_n_0\,
      I1 => \result[22]_i_16__2_n_0\,
      I2 => p_1_in(24),
      I3 => \result[22]_i_14__2_n_0\,
      I4 => \result[22]_i_12__2_n_0\,
      I5 => p_0_in0_in(24),
      O => \gtOp_carry_i_80__2_n_0\
    );
\gtOp_carry_i_81__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_15__2_n_0\,
      I1 => \result[22]_i_16__2_n_0\,
      I2 => p_1_in(11),
      I3 => \result[22]_i_14__2_n_0\,
      I4 => \result[22]_i_12__2_n_0\,
      I5 => p_0_in0_in(11),
      O => \gtOp_carry_i_81__2_n_0\
    );
\gtOp_carry_i_82__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003000300AAAA"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => p_0_in0_in(12),
      I4 => \result[22]_i_12__2_n_0\,
      I5 => \result[22]_i_14__2_n_0\,
      O => \gtOp_carry_i_82__2_n_0\
    );
\gtOp_carry_i_83__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_14__2_n_0\,
      I3 => p_1_in(14),
      O => \gtOp_carry_i_83__2_n_0\
    );
\gtOp_carry_i_84__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003000300AAAA"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => p_0_in0_in(13),
      I4 => \result[22]_i_12__2_n_0\,
      I5 => \result[22]_i_14__2_n_0\,
      O => \gtOp_carry_i_84__2_n_0\
    );
\gtOp_carry_i_85__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[20]_i_17__2_n_0\,
      I2 => \gtOp_carry_i_104__2_n_0\,
      I3 => \result[20]_i_14__2_n_0\,
      I4 => \result[20]_i_6__2_n_0\,
      I5 => \frac0__25_carry_n_5\,
      O => \gtOp_carry_i_85__2_n_0\
    );
\gtOp_carry_i_86__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[20]_i_17__2_n_0\,
      I2 => \gtOp_carry_i_104__2_n_0\,
      I3 => \result[20]_i_14__2_n_0\,
      I4 => \result[20]_i_6__2_n_0\,
      I5 => \frac0__25_carry_n_6\,
      O => \gtOp_carry_i_86__2_n_0\
    );
\gtOp_carry_i_87__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_49__2_n_0\,
      I1 => \result[20]_i_23__2_n_0\,
      I2 => \result[20]_i_22__2_n_0\,
      O => \gtOp_carry_i_87__2_n_0\
    );
\gtOp_carry_i_88__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_25__2_n_0\,
      I1 => \result[20]_i_24__2_n_0\,
      I2 => \result[20]_i_26__2_n_0\,
      O => \gtOp_carry_i_88__2_n_0\
    );
\gtOp_carry_i_89__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_45__2_n_0\,
      I1 => \result[14]_i_2__2_n_0\,
      I2 => \gtOp_carry_i_26__2_n_0\,
      O => \gtOp_carry_i_89__2_n_0\
    );
\gtOp_carry_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A60000"
    )
        port map (
      I0 => \gtOp_carry_i_15__2_n_0\,
      I1 => R(1),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => L(1),
      I4 => \gtOp_carry_i_18__2_n_0\,
      O => \gtOp_carry_i_8__2_n_0\
    );
\gtOp_carry_i_90__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \gtOp_carry_i_73__2_n_0\,
      I1 => \gtOp_carry_i_105__2_n_0\,
      I2 => \gtOp_carry_i_24__2_n_0\,
      I3 => \gtOp_carry_i_89__2_n_0\,
      O => \gtOp_carry_i_90__2_n_0\
    );
\gtOp_carry_i_91__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_9__2_n_0\,
      I1 => \result[12]_i_2__2_n_0\,
      I2 => \gtOp_carry_i_65__2_n_0\,
      I3 => \gtOp_carry_i_43__2_n_0\,
      I4 => \gtOp_carry_i_41__2_n_0\,
      I5 => \gtOp_carry_i_42__2_n_0\,
      O => \gtOp_carry_i_91__2_n_0\
    );
\gtOp_carry_i_92__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \gtOp_carry_i_26__2_n_0\,
      I1 => \gtOp_carry_i_45__2_n_0\,
      I2 => \gtOp_carry_i_73__2_n_0\,
      I3 => \gtOp_carry_i_106__2_n_0\,
      I4 => \gtOp_carry_i_64__2_n_0\,
      I5 => \gtOp_carry_i_65__2_n_0\,
      O => \gtOp_carry_i_92__2_n_0\
    );
\gtOp_carry_i_93__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_43__2_n_0\,
      I1 => \gtOp_carry_i_41__2_n_0\,
      I2 => \gtOp_carry_i_42__2_n_0\,
      I3 => \result[20]_i_9__2_n_0\,
      I4 => \gtOp_carry_i_65__2_n_0\,
      I5 => \gtOp_carry_i_64__2_n_0\,
      O => \gtOp_carry_i_93__2_n_0\
    );
\gtOp_carry_i_94__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_54__2_n_0\,
      I1 => \gtOp_carry_i_105__2_n_0\,
      O => \gtOp_carry_i_94__2_n_0\
    );
\gtOp_carry_i_95__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_21__2_n_0\,
      I1 => \gtOp_carry_i_107__2_n_0\,
      I2 => \gtOp_carry_i_108__2_n_0\,
      I3 => \gtOp_carry_i_23__2_n_0\,
      I4 => \gtOp_carry_i_65__2_n_0\,
      I5 => \gtOp_carry_i_109__2_n_0\,
      O => \gtOp_carry_i_95__2_n_0\
    );
\gtOp_carry_i_96__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[20]_i_12__2_n_0\,
      I1 => \result[20]_i_13__2_n_0\,
      I2 => \gtOp_carry_i_64__2_n_0\,
      I3 => \gtOp_carry_i_110__2_n_0\,
      I4 => \gtOp_carry_i_41__2_n_0\,
      I5 => \gtOp_carry_i_42__2_n_0\,
      O => \gtOp_carry_i_96__2_n_0\
    );
\gtOp_carry_i_97__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_110__2_n_0\,
      I1 => \gtOp_carry_i_41__2_n_0\,
      I2 => \gtOp_carry_i_42__2_n_0\,
      I3 => \gtOp_carry_i_111__2_n_0\,
      I4 => \gtOp_carry_i_109__2_n_0\,
      I5 => \gtOp_carry_i_112__2_n_0\,
      O => \gtOp_carry_i_97__2_n_0\
    );
\gtOp_carry_i_98__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_108__2_n_0\,
      I1 => \gtOp_carry_i_23__2_n_0\,
      O => \gtOp_carry_i_98__2_n_0\
    );
\gtOp_carry_i_99__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_106__2_n_0\,
      I1 => \gtOp_carry_i_87__2_n_0\,
      O => \gtOp_carry_i_99__2_n_0\
    );
\gtOp_carry_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \gtOp_carry_i_19__2_n_0\,
      I1 => \gtOp_carry_i_20__2_n_0\,
      I2 => \gtOp_carry_i_21__2_n_0\,
      I3 => \gtOp_carry_i_22__2_n_0\,
      I4 => \gtOp_carry_i_23__2_n_0\,
      I5 => \gtOp_carry_i_24__2_n_0\,
      O => \gtOp_carry_i_9__2_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in0_in(10),
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(6),
      I1 => L(6),
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in0_in(9),
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in0_in(8),
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in0_in(7),
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in0_in(14),
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in0_in(13),
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in0_in(12),
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in0_in(11),
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in0_in(18),
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in0_in(17),
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in0_in(16),
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in0_in(15),
      O => \i__carry__2_i_4__2_n_0\
    );
\i__carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in0_in(22),
      O => \i__carry__3_i_1__2_n_0\
    );
\i__carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in0_in(21),
      O => \i__carry__3_i_2__2_n_0\
    );
\i__carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in0_in(20),
      O => \i__carry__3_i_3__2_n_0\
    );
\i__carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in0_in(19),
      O => \i__carry__3_i_4__2_n_0\
    );
\i__carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in0_in(25),
      O => \i__carry__4_i_1__2_n_0\
    );
\i__carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in0_in(24),
      O => \i__carry__4_i_2__2_n_0\
    );
\i__carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in0_in(23),
      O => \i__carry__4_i_3__2_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in0_in(6),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in0_in(5),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in0_in(4),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in0_in(3),
      O => \i__carry_i_4__6_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => L(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__3_n_0\,
      S(2) => \minusOp_carry_i_2__3_n_0\,
      S(1) => \minusOp_carry_i_3__3_n_0\,
      S(0) => \minusOp_carry_i_4__3_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__3_n_0\,
      S(2) => \minusOp_carry__0_i_2__2_n_0\,
      S(1) => \minusOp_carry__0_i_3__2_n_0\,
      S(0) => \minusOp_carry__0_i_4__3_n_0\
    );
\minusOp_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \minusOp_carry__0_i_1__3_n_0\
    );
\minusOp_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \minusOp_carry__0_i_2__2_n_0\
    );
\minusOp_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(5),
      I1 => R(5),
      O => \minusOp_carry__0_i_3__2_n_0\
    );
\minusOp_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \minusOp_carry__0_i_4__3_n_0\
    );
\minusOp_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => \minusOp_carry_i_1__3_n_0\
    );
\minusOp_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => \minusOp_carry_i_2__3_n_0\
    );
\minusOp_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => \minusOp_carry_i_3__3_n_0\
    );
\minusOp_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => \minusOp_carry_i_4__3_n_0\
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__0/i__carry_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => R(3 downto 0),
      O(3 downto 0) => minusOp0_in(3 downto 0),
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__2_n_0\
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => R(7 downto 4),
      O(3 downto 0) => minusOp0_in(7 downto 4),
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__5_n_0\,
      S(1) => \i__carry__0_i_3__6_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\minusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__1/i__carry_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(6 downto 3),
      O(3) => \minusOp_inferred__1/i__carry_n_4\,
      O(2) => \minusOp_inferred__1/i__carry_n_5\,
      O(1) => \minusOp_inferred__1/i__carry_n_6\,
      O(0) => \minusOp_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_1__6_n_0\,
      S(2) => \i__carry_i_2__6_n_0\,
      S(1) => \i__carry_i_3__6_n_0\,
      S(0) => \i__carry_i_4__6_n_0\
    );
\minusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(10 downto 7),
      O(3) => \minusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__6_n_0\,
      S(2) => \i__carry__0_i_2__6_n_0\,
      S(1) => \i__carry__0_i_3__5_n_0\,
      S(0) => \i__carry__0_i_4__6_n_0\
    );
\minusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(14 downto 11),
      O(3) => \minusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__2_n_0\,
      S(2) => \i__carry__1_i_2__2_n_0\,
      S(1) => \i__carry__1_i_3__2_n_0\,
      S(0) => \i__carry__1_i_4__2_n_0\
    );
\minusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(18 downto 15),
      O(3) => \minusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__2_n_0\,
      S(2) => \i__carry__2_i_2__2_n_0\,
      S(1) => \i__carry__2_i_3__2_n_0\,
      S(0) => \i__carry__2_i_4__2_n_0\
    );
\minusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(22 downto 19),
      O(3) => \minusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__2_n_0\,
      S(2) => \i__carry__3_i_2__2_n_0\,
      S(1) => \i__carry__3_i_3__2_n_0\,
      S(0) => \i__carry__3_i_4__2_n_0\
    );
\minusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__3_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__4_n_0\,
      CO(2) => \NLW_minusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \minusOp_inferred__1/i__carry__4_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(25 downto 23),
      O(3) => \NLW_minusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3),
      O(2) => \minusOp_inferred__1/i__carry__4_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__4_n_7\,
      S(3) => '1',
      S(2) => \i__carry__4_i_1__2_n_0\,
      S(1) => \i__carry__4_i_2__2_n_0\,
      S(0) => \i__carry__4_i_3__2_n_0\
    );
\numA[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \numA[31]_i_3__2_n_0\,
      I2 => \out\(3),
      I3 => \numA[31]_i_4__2_n_0\,
      O => \^numb_reg[1]_0\
    );
\numA[31]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0F0C0B8BBB888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(2),
      I2 => done_mul,
      I3 => \out\(1),
      I4 => control_i_3,
      I5 => \out\(0),
      O => \numA[31]_i_3__2_n_0\
    );
\numA[31]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(0),
      I2 => done_mul,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \numA[31]_i_4__2_n_0\
    );
\numB[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20022202"
    )
        port map (
      I0 => \^numb_reg[1]_0\,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(0),
      O => \numB_reg[1]\
    );
\result[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \result[0]_i_2__2_n_0\,
      I1 => \result[0]_i_3__2_n_0\,
      I2 => \result[22]_i_3__2_n_0\,
      I3 => done_i,
      I4 => \^sample_out_reg[31]\(0),
      O => \result[0]_i_1__2_n_0\
    );
\result[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC0FAC0FAC0EAC0"
    )
        port map (
      I0 => \result[22]_i_16__2_n_0\,
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_9__2_n_0\,
      I3 => \result[22]_i_8__2_n_0\,
      I4 => sign_A,
      I5 => sign_B,
      O => \result[0]_i_2__2_n_0\
    );
\result[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000DDD0DDD0DDD0D"
    )
        port map (
      I0 => plusOp(3),
      I1 => \result[22]_i_7__2_n_0\,
      I2 => p_1_in(3),
      I3 => \result[22]_i_4__2_n_0\,
      I4 => \result[10]_i_2__2_n_0\,
      I5 => p_0_in0_in(3),
      O => \result[0]_i_3__2_n_0\
    );
\result[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D580D580FFFFD580"
    )
        port map (
      I0 => \result[22]_i_4__2_n_0\,
      I1 => p_0_in0_in(13),
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_1_in(13),
      I4 => plusOp(13),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[10]_i_1__2_n_0\
    );
\result[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[22]_i_16__2_n_0\,
      I1 => \result[10]_i_3__2_n_0\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(5),
      I5 => R(2),
      O => \result[10]_i_2__2_n_0\
    );
\result[10]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => R(7),
      I1 => R(1),
      I2 => R(0),
      I3 => R(6),
      O => \result[10]_i_3__2_n_0\
    );
\result[11]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_51__2_n_0\,
      I4 => \gtOp_carry_i_52__2_n_0\,
      O => \result[11]_i_10__2_n_0\
    );
\result[11]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[11]_i_15__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[15]_i_15__2_n_0\,
      I3 => \result[11]_i_17__2_n_0\,
      I4 => \result[15]_i_17__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[11]_i_11__2_n_0\
    );
\result[11]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_52__2_n_0\,
      I4 => \gtOp_carry_i_50__2_n_0\,
      O => \result[11]_i_12__2_n_0\
    );
\result[11]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[11]_i_16__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[15]_i_16__2_n_0\,
      I3 => \result[11]_i_18__2_n_0\,
      I4 => \result[15]_i_18__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[11]_i_13__2_n_0\
    );
\result[11]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_50__2_n_0\,
      I4 => \gtOp_carry_i_49__2_n_0\,
      O => \result[11]_i_14__2_n_0\
    );
\result[11]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_25__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      O => \result[11]_i_15__2_n_0\
    );
\result[11]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_26__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      O => \result[11]_i_16__2_n_0\
    );
\result[11]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_27__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      O => \result[11]_i_17__2_n_0\
    );
\result[11]_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_20__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      O => \result[11]_i_18__2_n_0\
    );
\result[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444544FFFF4544"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => p_0_in0_in(14),
      I2 => \result[22]_i_4__2_n_0\,
      I3 => p_1_in(14),
      I4 => plusOp(14),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[11]_i_1__2_n_0\
    );
\result[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_13__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[11]_i_7__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_8__2_n_0\,
      O => \L__0\(14)
    );
\result[11]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_7__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[11]_i_9__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_10__2_n_0\,
      O => \L__0\(13)
    );
\result[11]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_9__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[11]_i_11__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_12__2_n_0\,
      O => \L__0\(12)
    );
\result[11]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_11__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[11]_i_13__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_14__2_n_0\,
      O => \L__0\(11)
    );
\result[11]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_17__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[19]_i_19__2_n_0\,
      I3 => \result[11]_i_15__2_n_0\,
      I4 => \result[15]_i_15__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[11]_i_7__2_n_0\
    );
\result[11]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[12]_i_2__2_n_0\,
      I4 => \gtOp_carry_i_51__2_n_0\,
      O => \result[11]_i_8__2_n_0\
    );
\result[11]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_18__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[19]_i_20__2_n_0\,
      I3 => \result[11]_i_16__2_n_0\,
      I4 => \result[15]_i_16__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[11]_i_9__2_n_0\
    );
\result[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(15),
      I1 => \result[20]_i_2__2_n_0\,
      I2 => \result[22]_i_5__0_n_0\,
      I3 => \result[12]_i_2__2_n_0\,
      O => \result[12]_i_1__2_n_0\
    );
\result[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__2_n_4\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_7\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \result[12]_i_3__2_n_0\,
      O => \result[12]_i_2__2_n_0\
    );
\result[12]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_14__2_n_0\,
      I3 => p_1_in(15),
      O => \result[12]_i_3__2_n_0\
    );
\result[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[13]_i_2__2_n_0\,
      I2 => plusOp(16),
      I3 => \result[22]_i_7__2_n_0\,
      O => \result[13]_i_1__2_n_0\
    );
\result[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_7\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_6\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \result[13]_i_3__2_n_0\,
      O => \result[13]_i_2__2_n_0\
    );
\result[13]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_14__2_n_0\,
      I3 => p_1_in(16),
      O => \result[13]_i_3__2_n_0\
    );
\result[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(17),
      I1 => \result[20]_i_2__2_n_0\,
      I2 => \result[22]_i_5__0_n_0\,
      I3 => \result[14]_i_2__2_n_0\,
      O => \result[14]_i_1__2_n_0\
    );
\result[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_6\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_5\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \result[14]_i_3__2_n_0\,
      O => \result[14]_i_2__2_n_0\
    );
\result[14]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_14__2_n_0\,
      I3 => p_1_in(17),
      O => \result[14]_i_3__2_n_0\
    );
\result[15]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_26__2_n_0\,
      I4 => \result[14]_i_2__2_n_0\,
      O => \result[15]_i_10__2_n_0\
    );
\result[15]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_15__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[19]_i_17__2_n_0\,
      I3 => \result[15]_i_17__2_n_0\,
      I4 => \result[19]_i_19__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[15]_i_11__2_n_0\
    );
\result[15]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[14]_i_2__2_n_0\,
      I4 => \result[13]_i_2__2_n_0\,
      O => \result[15]_i_12__2_n_0\
    );
\result[15]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_16__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[19]_i_18__2_n_0\,
      I3 => \result[15]_i_18__2_n_0\,
      I4 => \result[19]_i_20__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[15]_i_13__2_n_0\
    );
\result[15]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[13]_i_2__2_n_0\,
      I4 => \result[12]_i_2__2_n_0\,
      O => \result[15]_i_14__2_n_0\
    );
\result[15]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \result[3]_i_20__2_n_0\,
      I1 => \gtOp_carry_i_10__2_n_0\,
      I2 => \gtOp_carry_i_49__2_n_0\,
      O => \result[15]_i_15__2_n_0\
    );
\result[15]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000022222222"
    )
        port map (
      I0 => \result[20]_i_22__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \frac0__25_carry_n_5\,
      I3 => \result[23]_i_5__2_n_0\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \gtOp_carry_i_10__2_n_0\,
      O => \result[15]_i_16__2_n_0\
    );
\result[15]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000022222222"
    )
        port map (
      I0 => \result[20]_i_23__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \frac0__25_carry_n_6\,
      I3 => \result[23]_i_5__2_n_0\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \gtOp_carry_i_10__2_n_0\,
      O => \result[15]_i_17__2_n_0\
    );
\result[15]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3022"
    )
        port map (
      I0 => \result[20]_i_24__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \result[22]_i_59__2_n_0\,
      I3 => \gtOp_carry_i_10__2_n_0\,
      O => \result[15]_i_18__2_n_0\
    );
\result[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444544FFFF4544"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => p_0_in0_in(18),
      I2 => \result[22]_i_4__2_n_0\,
      I3 => p_1_in(18),
      I4 => plusOp(18),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[15]_i_1__2_n_0\
    );
\result[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_15__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[15]_i_7__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_8__2_n_0\,
      O => \L__0\(18)
    );
\result[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_7__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[15]_i_9__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_10__2_n_0\,
      O => \L__0\(17)
    );
\result[15]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_9__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[15]_i_11__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_12__2_n_0\,
      O => \L__0\(16)
    );
\result[15]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_11__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[15]_i_13__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_14__2_n_0\,
      O => \L__0\(15)
    );
\result[15]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_19__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_56__2_n_0\,
      I3 => \result[15]_i_15__2_n_0\,
      I4 => \result[19]_i_17__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[15]_i_7__2_n_0\
    );
\result[15]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_45__2_n_0\,
      I4 => \gtOp_carry_i_26__2_n_0\,
      O => \result[15]_i_8__2_n_0\
    );
\result[15]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_20__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_57__2_n_0\,
      I3 => \result[15]_i_16__2_n_0\,
      I4 => \result[19]_i_18__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[15]_i_9__2_n_0\
    );
\result[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444544FFFF4544"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result[22]_i_4__2_n_0\,
      I3 => p_1_in(19),
      I4 => plusOp(19),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[16]_i_1__2_n_0\
    );
\result[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(20),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => p_1_in(20),
      I3 => \result[22]_i_5__0_n_0\,
      I4 => plusOp(20),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[17]_i_1__2_n_0\
    );
\result[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => p_1_in(21),
      I3 => \result[22]_i_5__0_n_0\,
      I4 => plusOp(21),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[18]_i_1__2_n_0\
    );
\result[19]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_3__2_n_0\,
      I4 => \result[19]_i_2__2_n_0\,
      O => \result[19]_i_10__2_n_0\
    );
\result[19]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_57__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_53__2_n_0\,
      I3 => \result[19]_i_18__2_n_0\,
      I4 => \result[22]_i_51__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[19]_i_11__2_n_0\
    );
\result[19]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[19]_i_2__2_n_0\,
      I4 => \gtOp_carry_i_43__2_n_0\,
      O => \result[19]_i_12__2_n_0\
    );
\result[19]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_17__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_47__2_n_0\,
      I3 => \result[19]_i_19__2_n_0\,
      I4 => \result[22]_i_56__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[19]_i_13__2_n_0\
    );
\result[19]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_43__2_n_0\,
      I4 => \gtOp_carry_i_46__2_n_0\,
      O => \result[19]_i_14__2_n_0\
    );
\result[19]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_18__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_51__2_n_0\,
      I3 => \result[19]_i_20__2_n_0\,
      I4 => \result[22]_i_57__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[19]_i_15__2_n_0\
    );
\result[19]_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_46__2_n_0\,
      I4 => \gtOp_carry_i_45__2_n_0\,
      O => \result[19]_i_16__2_n_0\
    );
\result[19]_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_25__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      I3 => \result[12]_i_2__2_n_0\,
      O => \result[19]_i_17__2_n_0\
    );
\result[19]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_26__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      I3 => \gtOp_carry_i_51__2_n_0\,
      O => \result[19]_i_18__2_n_0\
    );
\result[19]_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_27__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      I3 => \gtOp_carry_i_52__2_n_0\,
      O => \result[19]_i_19__2_n_0\
    );
\result[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[19]_i_2__2_n_0\,
      I2 => plusOp(22),
      I3 => \result[22]_i_7__2_n_0\,
      O => \result[19]_i_1__2_n_0\
    );
\result[19]_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_20__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      I3 => \gtOp_carry_i_50__2_n_0\,
      O => \result[19]_i_20__2_n_0\
    );
\result[19]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__4_n_5\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__3_n_4\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \result[19]_i_4__2_n_0\,
      O => \result[19]_i_2__2_n_0\
    );
\result[19]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(22),
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_14__2_n_0\,
      I3 => p_1_in(22),
      O => \result[19]_i_4__2_n_0\
    );
\result[19]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_43__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[19]_i_9__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_10__2_n_0\,
      O => \L__0\(22)
    );
\result[19]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_9__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[19]_i_11__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_12__2_n_0\,
      O => \L__0\(21)
    );
\result[19]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_11__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[19]_i_13__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_14__2_n_0\,
      O => \L__0\(20)
    );
\result[19]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_13__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[19]_i_15__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_16__2_n_0\,
      O => \L__0\(19)
    );
\result[19]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_56__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_49__2_n_0\,
      I3 => \result[19]_i_17__2_n_0\,
      I4 => \result[22]_i_47__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[19]_i_9__2_n_0\
    );
\result[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_0_in0_in(4),
      I4 => plusOp(4),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[1]_i_1__2_n_0\
    );
\result[20]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gtOp_carry_i_47__2_n_0\,
      I1 => \result[20]_i_18__2_n_0\,
      I2 => \result[20]_i_3__2_n_0\,
      I3 => \result[19]_i_2__2_n_0\,
      I4 => \gtOp_carry_i_43__2_n_0\,
      O => \result[20]_i_10__2_n_0\
    );
\result[20]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \result[20]_i_19__2_n_0\,
      I1 => \result[20]_i_20__2_n_0\,
      I2 => \result[22]_i_5__0_n_0\,
      I3 => \result[23]_i_5__2_n_0\,
      I4 => \frac0__25_carry_n_7\,
      I5 => \result[20]_i_21__2_n_0\,
      O => \result[20]_i_11__2_n_0\
    );
\result[20]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_22__2_n_0\,
      I1 => \result[20]_i_23__2_n_0\,
      I2 => \result[20]_i_24__2_n_0\,
      I3 => \gtOp_carry_i_52__2_n_0\,
      I4 => \gtOp_carry_i_50__2_n_0\,
      I5 => \gtOp_carry_i_49__2_n_0\,
      O => \result[20]_i_12__2_n_0\
    );
\result[20]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_25__2_n_0\,
      I1 => \result[20]_i_26__2_n_0\,
      I2 => \result[20]_i_27__2_n_0\,
      O => \result[20]_i_13__2_n_0\
    );
\result[20]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F66"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      I2 => R(5),
      I3 => L(5),
      O => \result[20]_i_14__2_n_0\
    );
\result[20]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R(0),
      I1 => L(0),
      O => \result[20]_i_15__2_n_0\
    );
\result[20]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \result[20]_i_16__2_n_0\
    );
\result[20]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      I2 => R(6),
      I3 => L(6),
      I4 => R(5),
      I5 => L(5),
      O => \result[20]_i_17__2_n_0\
    );
\result[20]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111F1100000000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_5\,
      I1 => \frac0__25_carry__5_n_6\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__4_n_5\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_18__2_n_0\
    );
\result[20]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_28__2_n_0\,
      I1 => \frac0__25_carry_n_4\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_7\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_19__2_n_0\
    );
\result[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(23),
      I1 => \result[20]_i_2__2_n_0\,
      I2 => \result[22]_i_5__0_n_0\,
      I3 => \result[20]_i_3__2_n_0\,
      O => \result[20]_i_1__2_n_0\
    );
\result[20]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_29__2_n_0\,
      I1 => \frac0__25_carry__0_n_7\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_6\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_20__2_n_0\
    );
\result[20]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE0E00000000"
    )
        port map (
      I0 => \frac0__25_carry_n_6\,
      I1 => \frac0__25_carry_n_5\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \result[20]_i_14__2_n_0\,
      I4 => \result[23]_i_9__2_n_0\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_21__2_n_0\
    );
\result[20]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_30__2_n_0\,
      I1 => \frac0__25_carry__1_n_5\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_4\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_22__2_n_0\
    );
\result[20]_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_31__2_n_0\,
      I1 => \frac0__25_carry__1_n_6\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_5\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_23__2_n_0\
    );
\result[20]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_32__2_n_0\,
      I1 => \frac0__25_carry__1_n_7\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_6\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_24__2_n_0\
    );
\result[20]_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A888088"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \frac0__25_carry__0_n_4\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_7\,
      I5 => \result[20]_i_33__2_n_0\,
      O => \result[20]_i_25__2_n_0\
    );
\result[20]_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_34__2_n_0\,
      I1 => \frac0__25_carry__0_n_5\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_4\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_26__2_n_0\
    );
\result[20]_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_35__2_n_0\,
      I1 => \frac0__25_carry__0_n_6\,
      I2 => \result[20]_i_5__2_n_0\,
      I3 => \result[20]_i_6__2_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_5\,
      I5 => \result[22]_i_5__0_n_0\,
      O => \result[20]_i_27__2_n_0\
    );
\result[20]_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => \result[22]_i_12__2_n_0\,
      I4 => \result[22]_i_14__2_n_0\,
      I5 => p_1_in(3),
      O => \result[20]_i_28__2_n_0\
    );
\result[20]_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => \result[22]_i_12__2_n_0\,
      I4 => \result[22]_i_14__2_n_0\,
      I5 => p_1_in(4),
      O => \result[20]_i_29__2_n_0\
    );
\result[20]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \result[20]_i_4__2_n_0\,
      I3 => gtOp,
      O => \result[20]_i_2__2_n_0\
    );
\result[20]_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003000300AAAA"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => p_0_in0_in(10),
      I4 => \result[22]_i_12__2_n_0\,
      I5 => \result[22]_i_14__2_n_0\,
      O => \result[20]_i_30__2_n_0\
    );
\result[20]_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(9),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => \result[22]_i_12__2_n_0\,
      I4 => \result[22]_i_14__2_n_0\,
      I5 => p_1_in(9),
      O => \result[20]_i_31__2_n_0\
    );
\result[20]_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003000300AAAA"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => p_0_in0_in(8),
      I4 => \result[22]_i_12__2_n_0\,
      I5 => \result[22]_i_14__2_n_0\,
      O => \result[20]_i_32__2_n_0\
    );
\result[20]_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(7),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => \result[22]_i_12__2_n_0\,
      I4 => \result[22]_i_14__2_n_0\,
      I5 => p_1_in(7),
      O => \result[20]_i_33__2_n_0\
    );
\result[20]_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(6),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => \result[22]_i_12__2_n_0\,
      I4 => \result[22]_i_14__2_n_0\,
      I5 => p_1_in(6),
      O => \result[20]_i_34__2_n_0\
    );
\result[20]_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => \result[22]_i_15__2_n_0\,
      I2 => \result[22]_i_16__2_n_0\,
      I3 => \result[22]_i_12__2_n_0\,
      I4 => \result[22]_i_14__2_n_0\,
      I5 => p_1_in(5),
      O => \result[20]_i_35__2_n_0\
    );
\result[20]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__4_n_4\,
      I1 => \result[20]_i_5__2_n_0\,
      I2 => \result[20]_i_6__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_7\,
      I4 => \result[22]_i_5__0_n_0\,
      I5 => \result[20]_i_7__2_n_0\,
      O => \result[20]_i_3__2_n_0\
    );
\result[20]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \result[20]_i_8__2_n_0\,
      I1 => \result[20]_i_9__2_n_0\,
      I2 => \result[20]_i_10__2_n_0\,
      I3 => \result[20]_i_11__2_n_0\,
      I4 => \result[20]_i_12__2_n_0\,
      I5 => \result[20]_i_13__2_n_0\,
      O => \result[20]_i_4__2_n_0\
    );
\result[20]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \result[20]_i_14__2_n_0\,
      I1 => \result[20]_i_15__2_n_0\,
      I2 => \result[20]_i_16__2_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[20]_i_17__2_n_0\,
      O => \result[20]_i_5__2_n_0\
    );
\result[20]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      I2 => R(2),
      I3 => L(2),
      I4 => R(3),
      I5 => L(3),
      O => \result[20]_i_6__2_n_0\
    );
\result[20]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_14__2_n_0\,
      I3 => p_1_in(23),
      O => \result[20]_i_7__2_n_0\
    );
\result[20]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[13]_i_2__2_n_0\,
      I1 => \result[14]_i_2__2_n_0\,
      I2 => \gtOp_carry_i_51__2_n_0\,
      I3 => \result[12]_i_2__2_n_0\,
      O => \result[20]_i_8__2_n_0\
    );
\result[20]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_46__2_n_0\,
      I1 => \gtOp_carry_i_45__2_n_0\,
      I2 => \gtOp_carry_i_26__2_n_0\,
      O => \result[20]_i_9__2_n_0\
    );
\result[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => p_1_in(24),
      I3 => \result[22]_i_5__0_n_0\,
      I4 => plusOp(24),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[21]_i_1__2_n_0\
    );
\result[22]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \result[23]_i_2__2_n_0\,
      I1 => \result[30]_i_4__2_n_0\,
      I2 => isSUB_stg2,
      I3 => \result[22]_i_22__2_n_0\,
      I4 => \result[24]_i_2__2_n_0\,
      I5 => \result[25]_i_2__2_n_0\,
      O => \result[22]_i_10__2_n_0\
    );
\result[22]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEFFE"
    )
        port map (
      I0 => \result[22]_i_23__2_n_0\,
      I1 => \result[28]_i_2__2_n_0\,
      I2 => \result[30]_i_8__2_n_0\,
      I3 => \result[22]_i_24__2_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[22]_i_25__2_n_0\,
      O => \result[22]_i_11__2_n_0\
    );
\result[22]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \result[22]_i_26__2_n_0\,
      I1 => \result[22]_i_27__2_n_0\,
      I2 => \result[22]_i_28__2_n_0\,
      I3 => \result[22]_i_29__2_n_0\,
      I4 => \result[22]_i_30__2_n_0\,
      I5 => \result[22]_i_31__2_n_0\,
      O => \result[22]_i_12__2_n_0\
    );
\result[22]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(7),
      I1 => L(0),
      I2 => L(6),
      I3 => L(1),
      O => \result[22]_i_13__2_n_0\
    );
\result[22]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(2),
      I1 => L(5),
      I2 => L(3),
      I3 => L(4),
      I4 => \result[22]_i_13__2_n_0\,
      O => \result[22]_i_14__2_n_0\
    );
\result[22]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => R(2),
      I1 => R(5),
      I2 => R(3),
      I3 => R(4),
      I4 => \result[10]_i_3__2_n_0\,
      O => \result[22]_i_15__2_n_0\
    );
\result[22]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[22]_i_32__2_n_0\,
      I1 => \result[22]_i_33__2_n_0\,
      I2 => \result[22]_i_34__2_n_0\,
      I3 => \result[22]_i_35__2_n_0\,
      I4 => \result[22]_i_36__2_n_0\,
      I5 => \result[22]_i_37__2_n_0\,
      O => \result[22]_i_16__2_n_0\
    );
\result[22]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_38__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[22]_i_39__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_40__2_n_0\,
      O => \L__0\(25)
    );
\result[22]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_39__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[22]_i_41__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_42__2_n_0\,
      O => \L__0\(24)
    );
\result[22]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_41__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[22]_i_43__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_44__2_n_0\,
      O => \L__0\(23)
    );
\result[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result[22]_i_3__2_n_0\,
      I1 => done_i,
      O => \result[22]_i_1__0_n_0\
    );
\result[22]_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => R(5),
      I1 => R(4),
      I2 => R(7),
      I3 => R(6),
      O => \result[22]_i_20__2_n_0\
    );
\result[22]_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => L(5),
      I1 => L(4),
      I2 => L(7),
      I3 => L(6),
      O => \result[22]_i_21__2_n_0\
    );
\result[22]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA9AAAAA"
    )
        port map (
      I0 => \result[30]_i_5__2_n_0\,
      I1 => \result[30]_i_6__2_n_0\,
      I2 => p_3_in(3),
      I3 => \result[28]_i_3__2_n_0\,
      I4 => p_3_in(4),
      I5 => \result[30]_i_8__2_n_0\,
      O => \result[22]_i_22__2_n_0\
    );
\result[22]_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F115F4F5F1F5F11"
    )
        port map (
      I0 => \result[22]_i_45__2_n_0\,
      I1 => p_3_in(4),
      I2 => \result[22]_i_46__2_n_0\,
      I3 => isSUB_stg2,
      I4 => \result[28]_i_3__2_n_0\,
      I5 => p_3_in(3),
      O => \result[22]_i_23__2_n_0\
    );
\result[22]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => R(5),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(5),
      I3 => p_3_in(3),
      I4 => \result[28]_i_3__2_n_0\,
      I5 => p_3_in(4),
      O => \result[22]_i_24__2_n_0\
    );
\result[22]_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__2_n_0\,
      I1 => \result_reg[29]_i_3__2_n_5\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_25__2_n_0\
    );
\result[22]_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in0_in(22),
      I1 => p_0_in0_in(23),
      I2 => p_0_in0_in(4),
      O => \result[22]_i_26__2_n_0\
    );
\result[22]_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(10),
      I1 => p_0_in0_in(8),
      I2 => p_0_in0_in(6),
      I3 => p_0_in0_in(3),
      O => \result[22]_i_27__2_n_0\
    );
\result[22]_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => p_0_in0_in(17),
      I2 => p_0_in0_in(13),
      I3 => p_0_in0_in(11),
      O => \result[22]_i_28__2_n_0\
    );
\result[22]_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => p_0_in0_in(5),
      I2 => p_0_in0_in(25),
      I3 => p_0_in0_in(21),
      O => \result[22]_i_29__2_n_0\
    );
\result[22]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(25),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => p_1_in(25),
      I3 => \result[22]_i_5__0_n_0\,
      I4 => plusOp(25),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[22]_i_2__2_n_0\
    );
\result[22]_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => p_0_in0_in(12),
      I2 => p_0_in0_in(20),
      I3 => p_0_in0_in(16),
      O => \result[22]_i_30__2_n_0\
    );
\result[22]_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in0_in(19),
      I1 => p_0_in0_in(7),
      I2 => p_0_in0_in(18),
      I3 => p_0_in0_in(9),
      O => \result[22]_i_31__2_n_0\
    );
\result[22]_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(24),
      I3 => p_1_in(5),
      O => \result[22]_i_32__2_n_0\
    );
\result[22]_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_1_in(14),
      I2 => p_1_in(10),
      I3 => p_1_in(7),
      O => \result[22]_i_33__2_n_0\
    );
\result[22]_i_34__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(19),
      I2 => p_1_in(8),
      O => \result[22]_i_34__2_n_0\
    );
\result[22]_i_35__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_1_in(6),
      I2 => p_1_in(16),
      I3 => p_1_in(4),
      O => \result[22]_i_35__2_n_0\
    );
\result[22]_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_1_in(13),
      I2 => p_1_in(22),
      I3 => p_1_in(12),
      O => \result[22]_i_36__2_n_0\
    );
\result[22]_i_37__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_1_in(15),
      I2 => p_1_in(23),
      I3 => p_1_in(20),
      O => \result[22]_i_37__2_n_0\
    );
\result[22]_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAF008F"
    )
        port map (
      I0 => \gtOp_carry_i_14__2_n_0\,
      I1 => \result[22]_i_47__2_n_0\,
      I2 => \result[22]_i_48__2_n_0\,
      I3 => \gtOp_carry_i_15__2_n_0\,
      I4 => \result[22]_i_49__2_n_0\,
      I5 => \result[22]_i_50__2_n_0\,
      O => \result[22]_i_38__2_n_0\
    );
\result[22]_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \result[22]_i_51__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_52__2_n_0\,
      I3 => \result[22]_i_53__2_n_0\,
      I4 => \result[22]_i_54__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[22]_i_39__2_n_0\
    );
\result[22]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFABFFABFFABFFB"
    )
        port map (
      I0 => \result[0]_i_2__2_n_0\,
      I1 => isSUB_stg2,
      I2 => \result[22]_i_8__2_n_0\,
      I3 => \result[22]_i_9__2_n_0\,
      I4 => \result[22]_i_10__2_n_0\,
      I5 => \result[22]_i_11__2_n_0\,
      O => \result[22]_i_3__2_n_0\
    );
\result[22]_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \frac0__25_carry__5_n_5\,
      I4 => \result[22]_i_55__2_n_0\,
      O => \result[22]_i_40__2_n_0\
    );
\result[22]_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00FFFFB8B8B8B8"
    )
        port map (
      I0 => \result[22]_i_56__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_49__2_n_0\,
      I3 => \result[22]_i_47__2_n_0\,
      I4 => \result[22]_i_48__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[22]_i_41__2_n_0\
    );
\result[22]_i_42__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF007F"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_47__2_n_0\,
      I4 => \result[22]_i_55__2_n_0\,
      O => \result[22]_i_42__2_n_0\
    );
\result[22]_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_51__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[22]_i_52__2_n_0\,
      I3 => \result[22]_i_57__2_n_0\,
      I4 => \result[22]_i_53__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[22]_i_43__2_n_0\
    );
\result[22]_i_44__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0080"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_47__2_n_0\,
      I4 => \result[20]_i_3__2_n_0\,
      O => \result[22]_i_44__2_n_0\
    );
\result[22]_i_45__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__2_n_0\,
      I1 => \result_reg[29]_i_3__2_n_7\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_45__2_n_0\
    );
\result[22]_i_46__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__2_n_0\,
      I1 => \result_reg[26]_i_3__2_n_4\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_46__2_n_0\
    );
\result[22]_i_47__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__2_n_0\,
      I1 => \result[20]_i_19__2_n_0\,
      I2 => \gtOp_carry_i_45__2_n_0\,
      I3 => \gtOp_carry_i_29__2_n_0\,
      I4 => \gtOp_carry_i_49__2_n_0\,
      O => \result[22]_i_47__2_n_0\
    );
\result[22]_i_48__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070707"
    )
        port map (
      I0 => \result[20]_i_25__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \result[20]_i_3__2_n_0\,
      I3 => \result[12]_i_2__2_n_0\,
      I4 => \gtOp_carry_i_10__2_n_0\,
      O => \result[22]_i_48__2_n_0\
    );
\result[22]_i_49__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__2_n_0\,
      I1 => \result[20]_i_27__2_n_0\,
      I2 => \gtOp_carry_i_43__2_n_0\,
      I3 => \gtOp_carry_i_29__2_n_0\,
      I4 => \gtOp_carry_i_52__2_n_0\,
      O => \result[22]_i_49__2_n_0\
    );
\result[22]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[22]_i_12__2_n_0\,
      I1 => \result[22]_i_13__2_n_0\,
      I2 => L(4),
      I3 => L(3),
      I4 => L(5),
      I5 => L(2),
      O => \result[22]_i_4__2_n_0\
    );
\result[22]_i_50__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__2_n_0\,
      I1 => \result[20]_i_23__2_n_0\,
      I2 => \result[22]_i_55__2_n_0\,
      I3 => \result[22]_i_58__2_n_0\,
      I4 => \gtOp_carry_i_10__2_n_0\,
      O => \result[22]_i_50__2_n_0\
    );
\result[22]_i_51__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF02222"
    )
        port map (
      I0 => \result[20]_i_22__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \gtOp_carry_i_26__2_n_0\,
      I3 => \gtOp_carry_i_85__2_n_0\,
      I4 => \gtOp_carry_i_29__2_n_0\,
      O => \result[22]_i_51__2_n_0\
    );
\result[22]_i_52__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__2_n_0\,
      I1 => \result[20]_i_26__2_n_0\,
      I2 => \result[19]_i_2__2_n_0\,
      I3 => \gtOp_carry_i_10__2_n_0\,
      I4 => \gtOp_carry_i_51__2_n_0\,
      O => \result[22]_i_52__2_n_0\
    );
\result[22]_i_53__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__2_n_0\,
      I1 => \result[20]_i_20__2_n_0\,
      I2 => \gtOp_carry_i_46__2_n_0\,
      I3 => \gtOp_carry_i_29__2_n_0\,
      I4 => \gtOp_carry_i_50__2_n_0\,
      O => \result[22]_i_53__2_n_0\
    );
\result[22]_i_54__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAF0EA00EAFFEAFF"
    )
        port map (
      I0 => \result[13]_i_2__2_n_0\,
      I1 => \result[22]_i_59__2_n_0\,
      I2 => \gtOp_carry_i_9__2_n_0\,
      I3 => \gtOp_carry_i_10__2_n_0\,
      I4 => \result[20]_i_24__2_n_0\,
      I5 => \gtOp_carry_i_47__2_n_0\,
      O => \result[22]_i_54__2_n_0\
    );
\result[22]_i_55__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => \frac0__25_carry__5_n_6\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \minusOp_inferred__1/i__carry__4_n_5\,
      I3 => \result[22]_i_5__0_n_0\,
      I4 => \result[22]_i_60__2_n_0\,
      O => \result[22]_i_55__2_n_0\
    );
\result[22]_i_56__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"220F"
    )
        port map (
      I0 => \result[20]_i_23__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \result[22]_i_58__2_n_0\,
      I3 => \gtOp_carry_i_10__2_n_0\,
      O => \result[22]_i_56__2_n_0\
    );
\result[22]_i_57__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00EAEA"
    )
        port map (
      I0 => \result[13]_i_2__2_n_0\,
      I1 => \result[22]_i_59__2_n_0\,
      I2 => \gtOp_carry_i_9__2_n_0\,
      I3 => \result[20]_i_24__2_n_0\,
      I4 => \gtOp_carry_i_10__2_n_0\,
      O => \result[22]_i_57__2_n_0\
    );
\result[22]_i_58__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \result[14]_i_2__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \result[22]_i_5__0_n_0\,
      I3 => \result[23]_i_5__2_n_0\,
      I4 => \frac0__25_carry_n_6\,
      O => \result[22]_i_58__2_n_0\
    );
\result[22]_i_59__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry_n_7\,
      O => \result[22]_i_59__2_n_0\
    );
\result[22]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \result[22]_i_14__2_n_0\,
      I1 => \result[22]_i_12__2_n_0\,
      I2 => \result[22]_i_15__2_n_0\,
      I3 => \result[22]_i_16__2_n_0\,
      O => \result[22]_i_5__0_n_0\
    );
\result[22]_i_60__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => p_1_in(25),
      I2 => \result[22]_i_4__2_n_0\,
      I3 => p_0_in0_in(25),
      O => \result[22]_i_60__2_n_0\
    );
\result[22]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[20]_i_2__2_n_0\,
      O => \result[22]_i_7__2_n_0\
    );
\result[22]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => R(1),
      I1 => R(0),
      I2 => R(2),
      I3 => R(3),
      I4 => \result[22]_i_20__2_n_0\,
      O => \result[22]_i_8__2_n_0\
    );
\result[22]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => L(2),
      I3 => L(3),
      I4 => \result[22]_i_21__2_n_0\,
      O => \result[22]_i_9__2_n_0\
    );
\result[23]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFF7FFF7FFF7"
    )
        port map (
      I0 => \result[19]_i_2__2_n_0\,
      I1 => \result[20]_i_3__2_n_0\,
      I2 => \gtOp_carry_i_47__2_n_0\,
      I3 => \result[22]_i_5__0_n_0\,
      I4 => \result[23]_i_5__2_n_0\,
      I5 => \frac0__25_carry__5_n_5\,
      O => \result[23]_i_10__2_n_0\
    );
\result[23]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \result[20]_i_19__2_n_0\,
      I1 => \result[22]_i_5__0_n_0\,
      I2 => \result[23]_i_5__2_n_0\,
      I3 => \frac0__25_carry_n_5\,
      I4 => \result[20]_i_20__2_n_0\,
      I5 => \result[20]_i_27__2_n_0\,
      O => \result[23]_i_11__2_n_0\
    );
\result[23]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gtOp_carry_i_51__2_n_0\,
      I1 => \result[12]_i_2__2_n_0\,
      I2 => \result[13]_i_2__2_n_0\,
      I3 => \result[14]_i_2__2_n_0\,
      O => \result[23]_i_12__2_n_0\
    );
\result[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => L(0),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => R(0),
      I4 => \result[22]_i_7__2_n_0\,
      I5 => \result[23]_i_2__2_n_0\,
      O => \result[23]_i_1__2_n_0\
    );
\result[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF99FF990099FF9"
    )
        port map (
      I0 => \result[23]_i_3__2_n_0\,
      I1 => p_3_in(0),
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__2_n_7\,
      I5 => \result[20]_i_4__2_n_0\,
      O => \result[23]_i_2__2_n_0\
    );
\result[23]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080FF8080"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[23]_i_6__2_n_0\,
      I4 => \result[23]_i_7__2_n_0\,
      I5 => \result[23]_i_8__2_n_0\,
      O => \result[23]_i_3__2_n_0\
    );
\result[23]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(0),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(0),
      O => p_3_in(0)
    );
\result[23]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFBEBEFFFFFFFF"
    )
        port map (
      I0 => \result[23]_i_9__2_n_0\,
      I1 => L(4),
      I2 => R(4),
      I3 => R(5),
      I4 => L(5),
      I5 => \result[20]_i_6__2_n_0\,
      O => \result[23]_i_5__2_n_0\
    );
\result[23]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \result[23]_i_10__2_n_0\,
      I1 => \gtOp_carry_i_45__2_n_0\,
      I2 => \gtOp_carry_i_26__2_n_0\,
      I3 => \gtOp_carry_i_46__2_n_0\,
      I4 => \gtOp_carry_i_43__2_n_0\,
      I5 => \result[22]_i_55__2_n_0\,
      O => \result[23]_i_6__2_n_0\
    );
\result[23]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \result[20]_i_24__2_n_0\,
      I1 => \result[20]_i_23__2_n_0\,
      I2 => \result[20]_i_25__2_n_0\,
      I3 => \result[20]_i_26__2_n_0\,
      I4 => \result[23]_i_11__2_n_0\,
      O => \result[23]_i_7__2_n_0\
    );
\result[23]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \gtOp_carry_i_52__2_n_0\,
      I1 => \gtOp_carry_i_50__2_n_0\,
      I2 => \gtOp_carry_i_49__2_n_0\,
      I3 => \result[20]_i_22__2_n_0\,
      I4 => \result[23]_i_12__2_n_0\,
      O => \result[23]_i_8__2_n_0\
    );
\result[23]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFBFBF"
    )
        port map (
      I0 => \result[20]_i_17__2_n_0\,
      I1 => isSUB_stg2,
      I2 => \minusOp_inferred__1/i__carry__4_n_0\,
      I3 => R(6),
      I4 => L(6),
      I5 => \result[20]_i_15__2_n_0\,
      O => \result[23]_i_9__2_n_0\
    );
\result[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => L(1),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => R(1),
      I4 => \result[22]_i_7__2_n_0\,
      I5 => \result[24]_i_2__2_n_0\,
      O => \result[24]_i_1__2_n_0\
    );
\result[24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF660066FF6"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \result[25]_i_3__2_n_0\,
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__2_n_6\,
      I5 => \result[20]_i_4__2_n_0\,
      O => \result[24]_i_2__2_n_0\
    );
\result[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => L(2),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => R(2),
      I4 => \result[22]_i_7__2_n_0\,
      I5 => \result[25]_i_2__2_n_0\,
      O => \result[25]_i_1__2_n_0\
    );
\result[25]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2DFF2D002DFF2D"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \result[25]_i_3__2_n_0\,
      I2 => p_3_in(2),
      I3 => isSUB_stg2,
      I4 => \result_reg[26]_i_3__2_n_5\,
      I5 => \result[20]_i_4__2_n_0\,
      O => \result[25]_i_2__2_n_0\
    );
\result[25]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(0),
      I3 => \result[23]_i_3__2_n_0\,
      O => \result[25]_i_3__2_n_0\
    );
\result[26]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(1),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(1),
      I3 => \gtOp_carry_i_15__2_n_0\,
      O => \result[26]_i_10__2_n_0\
    );
\result[26]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(0),
      I3 => \gtOp_carry_i_17__2_n_0\,
      O => \result[26]_i_11__2_n_0\
    );
\result[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => L(3),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => R(3),
      I4 => \result[22]_i_7__2_n_0\,
      I5 => \result[26]_i_2__2_n_0\,
      O => \result[26]_i_1__2_n_0\
    );
\result[26]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF660066FF6"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \result[28]_i_3__2_n_0\,
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__2_n_4\,
      I5 => \result[20]_i_4__2_n_0\,
      O => \result[26]_i_2__2_n_0\
    );
\result[26]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(3),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(3),
      O => \result[26]_i_4__2_n_0\
    );
\result[26]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(2),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(2),
      O => \result[26]_i_5__2_n_0\
    );
\result[26]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(1),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(1),
      O => \result[26]_i_6__2_n_0\
    );
\result[26]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(0),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(0),
      O => \result[26]_i_7__2_n_0\
    );
\result[26]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(3),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(3),
      I3 => \gtOp_carry_i_10__2_n_0\,
      O => \result[26]_i_8__2_n_0\
    );
\result[26]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(2),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(2),
      I3 => \gtOp_carry_i_14__2_n_0\,
      O => \result[26]_i_9__0_n_0\
    );
\result[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => L(4),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => R(4),
      I4 => \result[22]_i_7__2_n_0\,
      I5 => \result[27]_i_2__2_n_0\,
      O => \result[27]_i_1__2_n_0\
    );
\result[27]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2DFF2D002DFF2D"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \result[28]_i_3__2_n_0\,
      I2 => p_3_in(4),
      I3 => isSUB_stg2,
      I4 => \result_reg[29]_i_3__2_n_7\,
      I5 => \result[20]_i_4__2_n_0\,
      O => \result[27]_i_2__2_n_0\
    );
\result[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => L(5),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => R(5),
      I4 => \result[22]_i_7__2_n_0\,
      I5 => \result[28]_i_2__2_n_0\,
      O => \result[28]_i_1__2_n_0\
    );
\result[28]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA6AA"
    )
        port map (
      I0 => \result[30]_i_6__2_n_0\,
      I1 => p_3_in(3),
      I2 => \result[28]_i_3__2_n_0\,
      I3 => p_3_in(4),
      I4 => isSUB_stg2,
      I5 => \result[28]_i_5__2_n_0\,
      O => \result[28]_i_2__2_n_0\
    );
\result[28]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => R(2),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(2),
      I3 => p_3_in(0),
      I4 => \result[23]_i_3__2_n_0\,
      I5 => p_3_in(1),
      O => \result[28]_i_3__2_n_0\
    );
\result[28]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(4),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(4),
      O => p_3_in(4)
    );
\result[28]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__2_n_0\,
      I1 => \result_reg[29]_i_3__2_n_6\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[28]_i_5__2_n_0\
    );
\result[29]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(4),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(4),
      I3 => \gtOp_carry_i_27__2_n_0\,
      O => \result[29]_i_10__2_n_0\
    );
\result[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => L(6),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => R(6),
      I4 => \result[22]_i_7__2_n_0\,
      I5 => \result[29]_i_2__2_n_0\,
      O => \result[29]_i_1__2_n_0\
    );
\result[29]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9FFA900A9FFA9"
    )
        port map (
      I0 => \result[30]_i_8__2_n_0\,
      I1 => \result[30]_i_7__2_n_0\,
      I2 => \result[30]_i_6__2_n_0\,
      I3 => isSUB_stg2,
      I4 => \result_reg[29]_i_3__2_n_5\,
      I5 => \result[20]_i_4__2_n_0\,
      O => \result[29]_i_2__2_n_0\
    );
\result[29]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => R(6),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(6),
      O => p_3_in(6)
    );
\result[29]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => R(5),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => L(5),
      O => p_3_in(5)
    );
\result[29]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(4),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(4),
      O => \result[29]_i_6__2_n_0\
    );
\result[29]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(7),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(7),
      O => \result[29]_i_7__2_n_0\
    );
\result[29]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(6),
      O => \result[29]_i_8__2_n_0\
    );
\result[29]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(5),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(5),
      O => \result[29]_i_9__2_n_0\
    );
\result[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_0_in0_in(5),
      I4 => plusOp(5),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[2]_i_1__2_n_0\
    );
\result[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => L(7),
      I2 => \result_reg[30]_i_2__2_n_3\,
      I3 => R(7),
      I4 => \result[22]_i_7__2_n_0\,
      I5 => \result[30]_i_3__2_n_0\,
      O => \result[30]_i_1__2_n_0\
    );
\result[30]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \result[30]_i_4__2_n_0\,
      I1 => isSUB_stg2,
      I2 => \result[30]_i_5__2_n_0\,
      I3 => \result[30]_i_6__2_n_0\,
      I4 => \result[30]_i_7__2_n_0\,
      I5 => \result[30]_i_8__2_n_0\,
      O => \result[30]_i_3__2_n_0\
    );
\result[30]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \result[20]_i_4__2_n_0\,
      I1 => \result_reg[29]_i_3__2_n_4\,
      O => \result[30]_i_4__2_n_0\
    );
\result[30]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(7),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(7),
      O => \result[30]_i_5__2_n_0\
    );
\result[30]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(5),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(5),
      O => \result[30]_i_6__2_n_0\
    );
\result[30]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => R(4),
      I1 => L(4),
      I2 => \result[28]_i_3__2_n_0\,
      I3 => L(3),
      I4 => \result_reg[30]_i_2__2_n_3\,
      I5 => R(3),
      O => \result[30]_i_7__2_n_0\
    );
\result[30]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => R(6),
      O => \result[30]_i_8__2_n_0\
    );
\result[31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0FFFFF4B00000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_4\,
      I1 => \result_reg[30]_i_2__2_n_3\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => done_i,
      I5 => \^sample_out_reg[31]\(31),
      O => \result[31]_i_1__6_n_0\
    );
\result[3]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_25__2_n_0\,
      I4 => \result[20]_i_26__2_n_0\,
      O => \result[3]_i_10__2_n_0\
    );
\result[3]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => \result[7]_i_18__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[11]_i_18__2_n_0\,
      I3 => \gtOp_carry_i_15__2_n_0\,
      I4 => \result[3]_i_21__2_n_0\,
      O => \result[3]_i_11__2_n_0\
    );
\result[3]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_26__2_n_0\,
      I4 => \result[20]_i_27__2_n_0\,
      O => \result[3]_i_12__2_n_0\
    );
\result[3]_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => \gtOp_carry_i_14__2_n_0\,
      I1 => \result[3]_i_20__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      I3 => \gtOp_carry_i_15__2_n_0\,
      I4 => \result[3]_i_22__2_n_0\,
      O => \result[3]_i_13__2_n_0\
    );
\result[3]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_27__2_n_0\,
      I4 => \result[20]_i_20__2_n_0\,
      O => \result[3]_i_14__2_n_0\
    );
\result[3]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600060606060"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      I2 => \gtOp_carry_i_15__2_n_0\,
      I3 => \gtOp_carry_i_17__2_n_0\,
      I4 => \result[3]_i_22__2_n_0\,
      I5 => \result[3]_i_23__2_n_0\,
      O => \result[3]_i_15__2_n_0\
    );
\result[3]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF1FFF1FFF1FFF"
    )
        port map (
      I0 => \frac0__25_carry_n_7\,
      I1 => \frac0__25_carry_n_6\,
      I2 => \result[22]_i_5__0_n_0\,
      I3 => \result[23]_i_5__2_n_0\,
      I4 => \frac0__25_carry_n_5\,
      I5 => \frac0__25_carry__5_n_4\,
      O => \result[3]_i_16__2_n_0\
    );
\result[3]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474FFFF44740000"
    )
        port map (
      I0 => \result[3]_i_18__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \gtOp_carry_i_15__2_n_0\,
      I3 => \result[3]_i_22__2_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[3]_i_24__2_n_0\,
      O => \result[3]_i_17__2_n_0\
    );
\result[3]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \gtOp_carry_i_85__2_n_0\,
      I1 => \gtOp_carry_i_15__2_n_0\,
      I2 => \gtOp_carry_i_14__2_n_0\,
      I3 => \result[22]_i_59__2_n_0\,
      I4 => \gtOp_carry_i_9__2_n_0\,
      I5 => \gtOp_carry_i_10__2_n_0\,
      O => \result[3]_i_18__2_n_0\
    );
\result[3]_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00807FFF"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_20__2_n_0\,
      I4 => \result[20]_i_19__2_n_0\,
      O => \result[3]_i_19__2_n_0\
    );
\result[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_0_in0_in(6),
      I4 => plusOp(6),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[3]_i_1__2_n_0\
    );
\result[3]_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \result[20]_i_19__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      O => \result[3]_i_20__2_n_0\
    );
\result[3]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \gtOp_carry_i_14__2_n_0\,
      I1 => \frac0__25_carry_n_5\,
      I2 => \result[23]_i_5__2_n_0\,
      I3 => \result[22]_i_5__0_n_0\,
      I4 => \gtOp_carry_i_9__2_n_0\,
      I5 => \gtOp_carry_i_10__2_n_0\,
      O => \result[3]_i_21__2_n_0\
    );
\result[3]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \gtOp_carry_i_14__2_n_0\,
      I1 => \frac0__25_carry_n_6\,
      I2 => \result[23]_i_5__2_n_0\,
      I3 => \result[22]_i_5__0_n_0\,
      I4 => \gtOp_carry_i_9__2_n_0\,
      I5 => \gtOp_carry_i_10__2_n_0\,
      O => \result[3]_i_22__2_n_0\
    );
\result[3]_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \gtOp_carry_i_14__2_n_0\,
      I1 => \result[22]_i_59__2_n_0\,
      I2 => \gtOp_carry_i_9__2_n_0\,
      I3 => \gtOp_carry_i_10__2_n_0\,
      O => \result[3]_i_23__2_n_0\
    );
\result[3]_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80C08000"
    )
        port map (
      I0 => \result[20]_i_19__2_n_0\,
      I1 => \result[22]_i_5__0_n_0\,
      I2 => \result[23]_i_5__2_n_0\,
      I3 => \frac0__25_carry__5_n_4\,
      I4 => \frac0__25_carry_n_5\,
      O => \result[3]_i_24__2_n_0\
    );
\result[3]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \result[3]_i_8__2_n_0\,
      O => \L__0\(3)
    );
\result[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_13__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[3]_i_9__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_10__2_n_0\,
      O => \L__0\(6)
    );
\result[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[3]_i_9__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[3]_i_11__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_12__2_n_0\,
      O => \L__0\(5)
    );
\result[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA3A3FF00A3A300"
    )
        port map (
      I0 => \result[3]_i_11__2_n_0\,
      I1 => \result[3]_i_13__2_n_0\,
      I2 => \gtOp_carry_i_17__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_14__2_n_0\,
      O => \L__0\(4)
    );
\result[3]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88A55555555"
    )
        port map (
      I0 => \result[3]_i_8__2_n_0\,
      I1 => \result[3]_i_15__2_n_0\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => \result[3]_i_16__2_n_0\,
      I5 => \result[3]_i_17__2_n_0\,
      O => \result[3]_i_7__2_n_0\
    );
\result[3]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[3]_i_13__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[3]_i_18__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_19__2_n_0\,
      O => \result[3]_i_8__2_n_0\
    );
\result[3]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF00AA04040404"
    )
        port map (
      I0 => \gtOp_carry_i_14__2_n_0\,
      I1 => \result[3]_i_20__2_n_0\,
      I2 => \gtOp_carry_i_10__2_n_0\,
      I3 => \result[7]_i_17__2_n_0\,
      I4 => \result[11]_i_17__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[3]_i_9__2_n_0\
    );
\result[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_0_in0_in(7),
      I4 => plusOp(7),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[4]_i_1__2_n_0\
    );
\result[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D580D580FFFFD580"
    )
        port map (
      I0 => \result[22]_i_4__2_n_0\,
      I1 => p_0_in0_in(8),
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_1_in(8),
      I4 => plusOp(8),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[5]_i_1__2_n_0\
    );
\result[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_0_in0_in(9),
      I4 => plusOp(9),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[6]_i_1__2_n_0\
    );
\result[7]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_22__2_n_0\,
      I4 => \result[20]_i_23__2_n_0\,
      O => \result[7]_i_10__2_n_0\
    );
\result[7]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747433FF00CC"
    )
        port map (
      I0 => \result[7]_i_15__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[11]_i_15__2_n_0\,
      I3 => \result[7]_i_17__2_n_0\,
      I4 => \result[11]_i_17__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[7]_i_11__2_n_0\
    );
\result[7]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_23__2_n_0\,
      I4 => \result[20]_i_24__2_n_0\,
      O => \result[7]_i_12__2_n_0\
    );
\result[7]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747433FF00CC"
    )
        port map (
      I0 => \result[7]_i_16__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[11]_i_16__2_n_0\,
      I3 => \result[7]_i_18__2_n_0\,
      I4 => \result[11]_i_18__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[7]_i_13__2_n_0\
    );
\result[7]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_24__2_n_0\,
      I4 => \result[20]_i_25__2_n_0\,
      O => \result[7]_i_14__2_n_0\
    );
\result[7]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gtOp_carry_i_10__2_n_0\,
      I1 => \result[3]_i_20__2_n_0\,
      O => \result[7]_i_15__2_n_0\
    );
\result[7]_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \gtOp_carry_i_10__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \result[22]_i_5__0_n_0\,
      I3 => \result[23]_i_5__2_n_0\,
      I4 => \frac0__25_carry_n_5\,
      O => \result[7]_i_16__2_n_0\
    );
\result[7]_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \gtOp_carry_i_10__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \result[22]_i_5__0_n_0\,
      I3 => \result[23]_i_5__2_n_0\,
      I4 => \frac0__25_carry_n_6\,
      O => \result[7]_i_17__2_n_0\
    );
\result[7]_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \gtOp_carry_i_10__2_n_0\,
      I1 => \gtOp_carry_i_9__2_n_0\,
      I2 => \result[22]_i_59__2_n_0\,
      O => \result[7]_i_18__2_n_0\
    );
\result[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D580D580FFFFD580"
    )
        port map (
      I0 => \result[22]_i_4__2_n_0\,
      I1 => p_0_in0_in(10),
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_1_in(10),
      I4 => plusOp(10),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[7]_i_1__2_n_0\
    );
\result[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_13__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[7]_i_7__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_8__2_n_0\,
      O => \L__0\(10)
    );
\result[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_7__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[7]_i_9__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_10__2_n_0\,
      O => \L__0\(9)
    );
\result[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_9__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[7]_i_11__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_12__2_n_0\,
      O => \L__0\(8)
    );
\result[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_11__2_n_0\,
      I1 => \gtOp_carry_i_17__2_n_0\,
      I2 => \result[7]_i_13__2_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_14__2_n_0\,
      O => \L__0\(7)
    );
\result[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \result[11]_i_17__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[15]_i_17__2_n_0\,
      I3 => \result[7]_i_15__2_n_0\,
      I4 => \result[11]_i_15__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[7]_i_7__2_n_0\
    );
\result[7]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__0_n_0\,
      I1 => \result[23]_i_5__2_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_49__2_n_0\,
      I4 => \result[20]_i_22__2_n_0\,
      O => \result[7]_i_8__2_n_0\
    );
\result[7]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \result[11]_i_18__2_n_0\,
      I1 => \gtOp_carry_i_14__2_n_0\,
      I2 => \result[15]_i_18__2_n_0\,
      I3 => \result[7]_i_16__2_n_0\,
      I4 => \result[11]_i_16__2_n_0\,
      I5 => \gtOp_carry_i_15__2_n_0\,
      O => \result[7]_i_9__2_n_0\
    );
\result[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result[22]_i_4__2_n_0\,
      I2 => p_1_in(11),
      I3 => \result[22]_i_5__0_n_0\,
      I4 => plusOp(11),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[8]_i_1__2_n_0\
    );
\result[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D580D580FFFFD580"
    )
        port map (
      I0 => \result[22]_i_4__2_n_0\,
      I1 => p_0_in0_in(12),
      I2 => \result[10]_i_2__2_n_0\,
      I3 => p_1_in(12),
      I4 => plusOp(12),
      I5 => \result[22]_i_7__2_n_0\,
      O => \result[9]_i_1__2_n_0\
    );
\result_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[0]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(0),
      R => '0'
    );
\result_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[10]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(10),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[11]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(11),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[11]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[7]_i_2__2_n_0\,
      CO(3) => \result_reg[11]_i_2__2_n_0\,
      CO(2) => \result_reg[11]_i_2__2_n_1\,
      CO(1) => \result_reg[11]_i_2__2_n_2\,
      CO(0) => \result_reg[11]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(14 downto 11),
      S(3 downto 0) => \L__0\(14 downto 11)
    );
\result_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[12]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(12),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[13]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(13),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[14]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(14),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[15]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(15),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[15]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[11]_i_2__2_n_0\,
      CO(3) => \result_reg[15]_i_2__2_n_0\,
      CO(2) => \result_reg[15]_i_2__2_n_1\,
      CO(1) => \result_reg[15]_i_2__2_n_2\,
      CO(0) => \result_reg[15]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(18 downto 15),
      S(3 downto 0) => \L__0\(18 downto 15)
    );
\result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[16]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(16),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[17]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(17),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[18]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(18),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[19]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(19),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[19]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[15]_i_2__2_n_0\,
      CO(3) => \result_reg[19]_i_3__2_n_0\,
      CO(2) => \result_reg[19]_i_3__2_n_1\,
      CO(1) => \result_reg[19]_i_3__2_n_2\,
      CO(0) => \result_reg[19]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(22 downto 19),
      S(3 downto 0) => \L__0\(22 downto 19)
    );
\result_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[1]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(1),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[20]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(20),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[21]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(21),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[22]_i_2__2_n_0\,
      Q => \^sample_out_reg[31]\(22),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[22]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[19]_i_3__2_n_0\,
      CO(3 downto 2) => \NLW_result_reg[22]_i_6__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \result_reg[22]_i_6__2_n_2\,
      CO(0) => \result_reg[22]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_result_reg[22]_i_6__2_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(25 downto 23),
      S(3) => '0',
      S(2 downto 0) => \L__0\(25 downto 23)
    );
\result_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[23]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(23),
      S => \result[22]_i_1__0_n_0\
    );
\result_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[24]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(24),
      S => \result[22]_i_1__0_n_0\
    );
\result_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[25]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(25),
      S => \result[22]_i_1__0_n_0\
    );
\result_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[26]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(26),
      S => \result[22]_i_1__0_n_0\
    );
\result_reg[26]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_reg[26]_i_3__2_n_0\,
      CO(2) => \result_reg[26]_i_3__2_n_1\,
      CO(1) => \result_reg[26]_i_3__2_n_2\,
      CO(0) => \result_reg[26]_i_3__2_n_3\,
      CYINIT => '1',
      DI(3) => \result[26]_i_4__2_n_0\,
      DI(2) => \result[26]_i_5__2_n_0\,
      DI(1) => \result[26]_i_6__2_n_0\,
      DI(0) => \result[26]_i_7__2_n_0\,
      O(3) => \result_reg[26]_i_3__2_n_4\,
      O(2) => \result_reg[26]_i_3__2_n_5\,
      O(1) => \result_reg[26]_i_3__2_n_6\,
      O(0) => \result_reg[26]_i_3__2_n_7\,
      S(3) => \result[26]_i_8__2_n_0\,
      S(2) => \result[26]_i_9__0_n_0\,
      S(1) => \result[26]_i_10__2_n_0\,
      S(0) => \result[26]_i_11__2_n_0\
    );
\result_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[27]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(27),
      S => \result[22]_i_1__0_n_0\
    );
\result_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[28]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(28),
      S => \result[22]_i_1__0_n_0\
    );
\result_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[29]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(29),
      S => \result[22]_i_1__0_n_0\
    );
\result_reg[29]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[26]_i_3__2_n_0\,
      CO(3) => \NLW_result_reg[29]_i_3__2_CO_UNCONNECTED\(3),
      CO(2) => \result_reg[29]_i_3__2_n_1\,
      CO(1) => \result_reg[29]_i_3__2_n_2\,
      CO(0) => \result_reg[29]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => p_3_in(6 downto 5),
      DI(0) => \result[29]_i_6__2_n_0\,
      O(3) => \result_reg[29]_i_3__2_n_4\,
      O(2) => \result_reg[29]_i_3__2_n_5\,
      O(1) => \result_reg[29]_i_3__2_n_6\,
      O(0) => \result_reg[29]_i_3__2_n_7\,
      S(3) => \result[29]_i_7__2_n_0\,
      S(2) => \result[29]_i_8__2_n_0\,
      S(1) => \result[29]_i_9__2_n_0\,
      S(0) => \result[29]_i_10__2_n_0\
    );
\result_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[2]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(2),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[30]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(30),
      S => \result[22]_i_1__0_n_0\
    );
\result_reg[30]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 1) => \NLW_result_reg[30]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \result_reg[30]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_result_reg[30]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1__6_n_0\,
      Q => \^sample_out_reg[31]\(31),
      R => '0'
    );
\result_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[3]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(3),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[3]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_reg[3]_i_2__2_n_0\,
      CO(2) => \result_reg[3]_i_2__2_n_1\,
      CO(1) => \result_reg[3]_i_2__2_n_2\,
      CO(0) => \result_reg[3]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \L__0\(3),
      O(3 downto 0) => plusOp(6 downto 3),
      S(3 downto 1) => \L__0\(6 downto 4),
      S(0) => \result[3]_i_7__2_n_0\
    );
\result_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[4]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(4),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[5]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(5),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[6]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(6),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[7]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(7),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[7]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[3]_i_2__2_n_0\,
      CO(3) => \result_reg[7]_i_2__2_n_0\,
      CO(2) => \result_reg[7]_i_2__2_n_1\,
      CO(1) => \result_reg[7]_i_2__2_n_2\,
      CO(0) => \result_reg[7]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(10 downto 7),
      S(3 downto 0) => \L__0\(10 downto 7)
    );
\result_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[8]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(8),
      R => \result[22]_i_1__0_n_0\
    );
\result_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[9]_i_1__2_n_0\,
      Q => \^sample_out_reg[31]\(9),
      R => \result[22]_i_1__0_n_0\
    );
\sample_out[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \^done\,
      I4 => \out\(1),
      I5 => \out\(2),
      O => E(0)
    );
subtraction_norm: entity work.design_1_b_filter_0_1_fp_leading_zeros_and_shift
     port map (
      CO(0) => gtOp,
      DI(3) => \gtOp_carry_i_1__2_n_0\,
      DI(2) => \gtOp_carry_i_2__2_n_0\,
      DI(1) => \gtOp_carry_i_3__2_n_0\,
      DI(0) => \gtOp_carry_i_4__2_n_0\,
      S(3) => \gtOp_carry_i_5__2_n_0\,
      S(2) => \gtOp_carry_i_6__2_n_0\,
      S(1) => \gtOp_carry_i_7__2_n_0\,
      S(0) => \gtOp_carry_i_8__2_n_0\
    );
\y0[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(0),
      I1 => mul_result(0),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(0)
    );
\y0[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(10),
      I1 => mul_result(10),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(10)
    );
\y0[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(11),
      I1 => mul_result(11),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(11)
    );
\y0[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(12),
      I1 => mul_result(12),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(12)
    );
\y0[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(13),
      I1 => mul_result(13),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(13)
    );
\y0[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(14),
      I1 => mul_result(14),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(14)
    );
\y0[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(15),
      I1 => mul_result(15),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(15)
    );
\y0[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(16),
      I1 => mul_result(16),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(16)
    );
\y0[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(17),
      I1 => mul_result(17),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(17)
    );
\y0[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(18),
      I1 => mul_result(18),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(18)
    );
\y0[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(19),
      I1 => mul_result(19),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(19)
    );
\y0[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(1),
      I1 => mul_result(1),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(1)
    );
\y0[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(20),
      I1 => mul_result(20),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(20)
    );
\y0[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(21),
      I1 => mul_result(21),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(21)
    );
\y0[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(22),
      I1 => mul_result(22),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(22)
    );
\y0[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(23),
      I1 => mul_result(23),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(23)
    );
\y0[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(24),
      I1 => mul_result(24),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(24)
    );
\y0[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(25),
      I1 => mul_result(25),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(25)
    );
\y0[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(26),
      I1 => mul_result(26),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(26)
    );
\y0[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(27),
      I1 => mul_result(27),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(27)
    );
\y0[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(28),
      I1 => mul_result(28),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(28)
    );
\y0[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(29),
      I1 => mul_result(29),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(29)
    );
\y0[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(2),
      I1 => mul_result(2),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(2)
    );
\y0[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(30),
      I1 => mul_result(30),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(30)
    );
\y0[31]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(31),
      I1 => mul_result(31),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(31)
    );
\y0[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(3),
      I1 => mul_result(3),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(3)
    );
\y0[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(4),
      I1 => mul_result(4),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(4)
    );
\y0[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(5),
      I1 => mul_result(5),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(5)
    );
\y0[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(6),
      I1 => mul_result(6),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(6)
    );
\y0[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(7),
      I1 => mul_result(7),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(7)
    );
\y0[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(8),
      I1 => mul_result(8),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(8)
    );
\y0[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(9),
      I1 => mul_result(9),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_ADD_SUB_4 is
  port (
    \numB_reg[2]\ : out STD_LOGIC;
    \numB_reg[0]\ : out STD_LOGIC;
    done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    go_add_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sample_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    go_mul_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    done_mul : in STD_LOGIC;
    go_add_reg_0 : in STD_LOGIC;
    control_i_1 : in STD_LOGIC;
    mul_result : in STD_LOGIC_VECTOR ( 31 downto 0 );
    done_reg_0 : in STD_LOGIC;
    go : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_ADD_SUB_4 : entity is "FPP_ADD_SUB";
end design_1_b_filter_0_1_FPP_ADD_SUB_4;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_ADD_SUB_4 is
  signal \B_int[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_4__1_n_0\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \L__0\ : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^done\ : STD_LOGIC;
  signal done_i : STD_LOGIC;
  signal \frac0__25_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_13__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_14__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_15__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_16__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_17__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_18__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_19__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_20__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_21__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_10__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_11__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_12__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_13__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_14__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_15__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_16__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_17__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_18__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_19__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_20__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_21__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_9__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_10__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_11__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_12__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_13__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_14__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_15__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_16__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_17__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_9__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_10__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_11__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_12__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_13__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_14__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_15__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_16__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_17__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_18__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_19__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_20__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_5__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_6__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_7__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_8__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_9__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_10__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_11__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_12__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_13__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_14__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_15__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_16__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_17__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_5__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_6__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_7__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_8__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_9__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_10__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_11__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_5__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_6__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_8__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_9__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_7\ : STD_LOGIC;
  signal \frac0__25_carry_i_10__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_11__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_12__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_13__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_14__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_15__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_16__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_17__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_18__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_19__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_20__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_21__1_n_3\ : STD_LOGIC;
  signal \frac0__25_carry_i_22__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_23__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_24__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_25__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_26__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_27__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_28__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_29__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_30__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_31__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_32__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_33__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_34__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_35__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_36__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_37__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_38__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_39__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_40__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_41__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_42__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_43__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_44__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_45__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_46__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_47__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_48__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_49__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_50__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_51__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_52__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_9__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_n_1\ : STD_LOGIC;
  signal \frac0__25_carry_n_2\ : STD_LOGIC;
  signal \frac0__25_carry_n_3\ : STD_LOGIC;
  signal \frac0__25_carry_n_4\ : STD_LOGIC;
  signal \frac0__25_carry_n_5\ : STD_LOGIC;
  signal \frac0__25_carry_n_6\ : STD_LOGIC;
  signal \frac0__25_carry_n_7\ : STD_LOGIC;
  signal go_del : STD_LOGIC;
  signal \go_mul_i_2__1_n_0\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal \gtOp_carry_i_100__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_101__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_102__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_103__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_104__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_105__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_106__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_107__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_108__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_109__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_10__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_110__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_111__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_112__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_113__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_114__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_115__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_116__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_117__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_12__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_14__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_15__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_17__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_18__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_19__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_20__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_21__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_22__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_23__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_24__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_25__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_26__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_27__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_28__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_29__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_30__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_31__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_32__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_33__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_34__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_35__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_36__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_37__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_38__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_39__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_40__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_41__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_42__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_43__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_44__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_45__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_46__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_47__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_48__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_49__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_50__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_51__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_52__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_53__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_54__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_55__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_56__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_57__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_58__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_59__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_60__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_61__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_62__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_63__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_64__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_65__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_66__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_67__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_68__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_69__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_70__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_71__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_72__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_73__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_74__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_75__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_76__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_77__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_78__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_79__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_80__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_81__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_82__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_83__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_84__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_85__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_86__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_87__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_88__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_89__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_90__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_91__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_92__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_93__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_94__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_95__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_96__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_97__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_98__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_99__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal isSUB_stg2 : STD_LOGIC;
  signal minusOp0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \minusOp_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__2_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \numA[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \numA[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \^numb_reg[0]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal p_3_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal \result[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_12__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_13__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_14__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_15__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_16__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_17__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_18__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_15__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_16__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_18__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_12__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_13__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_14__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_15__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_16__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_17__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_18__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_19__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_20__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \result[19]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_12__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_13__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_14__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_15__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_16__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_17__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_18__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_19__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_20__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_21__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_22__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_23__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_24__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_25__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_26__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_27__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_28__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_29__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_30__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_31__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_32__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_33__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_34__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_35__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_6__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[20]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_12__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_13__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_14__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_15__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_16__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_1_n_0\ : STD_LOGIC;
  signal \result[22]_i_20__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_21__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_22__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_23__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_24__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_25__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_26__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_27__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_28__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_29__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_30__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_31__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_32__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_33__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_34__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_35__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_36__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_37__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_38__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_39__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_40__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_41__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_42__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_43__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_44__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_45__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_46__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_47__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_48__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_49__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_50__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_51__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_52__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_53__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_54__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_55__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_56__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_57__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_58__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_59__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_5_n_0\ : STD_LOGIC;
  signal \result[22]_i_60__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[22]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_12__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[25]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_4__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_5__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_6__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[26]_i_9_n_0\ : STD_LOGIC;
  signal \result[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \result[29]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \result[29]_i_6__1_n_0\ : STD_LOGIC;
  signal \result[29]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[29]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[29]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[30]_i_3__1_n_0\ : STD_LOGIC;
  signal \result[30]_i_4__1_n_0\ : STD_LOGIC;
  signal \result[30]_i_5__1_n_0\ : STD_LOGIC;
  signal \result[30]_i_6__1_n_0\ : STD_LOGIC;
  signal \result[30]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[30]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \result[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_12__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_13__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_14__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_15__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_16__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_17__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_18__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_19__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_20__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_21__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_22__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_23__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_24__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_11__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_12__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_13__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_14__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_15__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_16__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_17__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_18__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \result[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \result[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \result[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \result_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \result_reg[11]_i_2__1_n_1\ : STD_LOGIC;
  signal \result_reg[11]_i_2__1_n_2\ : STD_LOGIC;
  signal \result_reg[11]_i_2__1_n_3\ : STD_LOGIC;
  signal \result_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \result_reg[15]_i_2__1_n_1\ : STD_LOGIC;
  signal \result_reg[15]_i_2__1_n_2\ : STD_LOGIC;
  signal \result_reg[15]_i_2__1_n_3\ : STD_LOGIC;
  signal \result_reg[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \result_reg[19]_i_3__1_n_1\ : STD_LOGIC;
  signal \result_reg[19]_i_3__1_n_2\ : STD_LOGIC;
  signal \result_reg[19]_i_3__1_n_3\ : STD_LOGIC;
  signal \result_reg[22]_i_6__1_n_2\ : STD_LOGIC;
  signal \result_reg[22]_i_6__1_n_3\ : STD_LOGIC;
  signal \result_reg[26]_i_3__1_n_0\ : STD_LOGIC;
  signal \result_reg[26]_i_3__1_n_1\ : STD_LOGIC;
  signal \result_reg[26]_i_3__1_n_2\ : STD_LOGIC;
  signal \result_reg[26]_i_3__1_n_3\ : STD_LOGIC;
  signal \result_reg[26]_i_3__1_n_4\ : STD_LOGIC;
  signal \result_reg[26]_i_3__1_n_5\ : STD_LOGIC;
  signal \result_reg[26]_i_3__1_n_6\ : STD_LOGIC;
  signal \result_reg[26]_i_3__1_n_7\ : STD_LOGIC;
  signal \result_reg[29]_i_3__1_n_1\ : STD_LOGIC;
  signal \result_reg[29]_i_3__1_n_2\ : STD_LOGIC;
  signal \result_reg[29]_i_3__1_n_3\ : STD_LOGIC;
  signal \result_reg[29]_i_3__1_n_4\ : STD_LOGIC;
  signal \result_reg[29]_i_3__1_n_5\ : STD_LOGIC;
  signal \result_reg[29]_i_3__1_n_6\ : STD_LOGIC;
  signal \result_reg[29]_i_3__1_n_7\ : STD_LOGIC;
  signal \result_reg[30]_i_2__1_n_3\ : STD_LOGIC;
  signal \result_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \result_reg[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \result_reg[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \result_reg[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \result_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \result_reg[7]_i_2__1_n_1\ : STD_LOGIC;
  signal \result_reg[7]_i_2__1_n_2\ : STD_LOGIC;
  signal \result_reg[7]_i_2__1_n_3\ : STD_LOGIC;
  signal \^sample_out_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sign_A : STD_LOGIC;
  signal sign_B : STD_LOGIC;
  signal \NLW_frac0__25_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_frac0__25_carry_i_21__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_frac0__25_carry_i_21__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_minusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[22]_i_6__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_result_reg[22]_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[29]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[30]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_reg[30]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[3]_i_1__1\ : label is "soft_lutpair195";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__0_i_16__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \frac0__25_carry__0_i_21__1\ : label is "soft_lutpair190";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__1_i_12__1\ : label is "soft_lutpair166";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__2_i_17__1\ : label is "soft_lutpair167";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_13__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_15__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_20__1\ : label is "soft_lutpair180";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_15__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_16__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_17__1\ : label is "soft_lutpair178";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_10__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_11__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_7__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_9__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_15__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_37__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_45__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_8__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \go_mul_i_2__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gtOp_carry_i_105__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gtOp_carry_i_106__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gtOp_carry_i_107__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gtOp_carry_i_108__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gtOp_carry_i_109__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gtOp_carry_i_112__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gtOp_carry_i_114__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gtOp_carry_i_115__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gtOp_carry_i_11__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gtOp_carry_i_12__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gtOp_carry_i_13__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gtOp_carry_i_16__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gtOp_carry_i_19__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gtOp_carry_i_20__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \gtOp_carry_i_22__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gtOp_carry_i_23__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gtOp_carry_i_24__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gtOp_carry_i_25__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gtOp_carry_i_27__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gtOp_carry_i_33__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gtOp_carry_i_35__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gtOp_carry_i_36__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gtOp_carry_i_38__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gtOp_carry_i_41__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gtOp_carry_i_58__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gtOp_carry_i_60__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gtOp_carry_i_61__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gtOp_carry_i_62__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gtOp_carry_i_63__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gtOp_carry_i_64__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gtOp_carry_i_65__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gtOp_carry_i_66__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gtOp_carry_i_67__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gtOp_carry_i_68__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gtOp_carry_i_69__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gtOp_carry_i_75__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gtOp_carry_i_77__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gtOp_carry_i_78__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gtOp_carry_i_87__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gtOp_carry_i_88__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gtOp_carry_i_90__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gtOp_carry_i_94__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gtOp_carry_i_99__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \result[11]_i_10__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \result[11]_i_12__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \result[11]_i_14__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \result[11]_i_15__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \result[11]_i_16__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \result[11]_i_17__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \result[11]_i_18__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \result[11]_i_8__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \result[14]_i_3__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \result[15]_i_10__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \result[15]_i_12__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \result[15]_i_14__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \result[15]_i_15__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \result[15]_i_18__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \result[19]_i_10__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \result[19]_i_12__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \result[19]_i_16__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \result[19]_i_17__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \result[19]_i_18__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \result[19]_i_19__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \result[19]_i_20__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \result[19]_i_4__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \result[20]_i_10__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \result[20]_i_13__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \result[20]_i_14__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \result[20]_i_15__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \result[20]_i_16__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \result[20]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \result[20]_i_2__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \result[20]_i_7__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \result[20]_i_8__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \result[20]_i_9__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \result[22]_i_13__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \result[22]_i_21__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \result[22]_i_25__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \result[22]_i_45__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \result[22]_i_46__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \result[22]_i_47__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \result[22]_i_48__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \result[22]_i_50__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \result[22]_i_52__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \result[22]_i_56__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \result[22]_i_57__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \result[22]_i_7__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \result[23]_i_12__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \result[23]_i_4__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \result[23]_i_7__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \result[23]_i_8__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \result[25]_i_3__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \result[28]_i_4__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \result[28]_i_5__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \result[30]_i_5__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \result[30]_i_6__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \result[30]_i_8__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \result[3]_i_13__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \result[3]_i_20__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \result[3]_i_23__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \result[7]_i_10__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \result[7]_i_14__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \result[7]_i_15__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \result[7]_i_18__1\ : label is "soft_lutpair170";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[11]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[15]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[19]_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[22]_i_6__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[26]_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[29]_i_3__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[3]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[7]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  done <= \^done\;
  \numB_reg[0]\ <= \^numb_reg[0]\;
  \sample_out_reg[31]\(31 downto 0) <= \^sample_out_reg[31]\(31 downto 0);
\A_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(0),
      Q => p_0_in0_in(3),
      R => '0'
    );
\A_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(10),
      Q => p_0_in0_in(13),
      R => '0'
    );
\A_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(11),
      Q => p_0_in0_in(14),
      R => '0'
    );
\A_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(12),
      Q => p_0_in0_in(15),
      R => '0'
    );
\A_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(13),
      Q => p_0_in0_in(16),
      R => '0'
    );
\A_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(14),
      Q => p_0_in0_in(17),
      R => '0'
    );
\A_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(15),
      Q => p_0_in0_in(18),
      R => '0'
    );
\A_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(16),
      Q => p_0_in0_in(19),
      R => '0'
    );
\A_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(17),
      Q => p_0_in0_in(20),
      R => '0'
    );
\A_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(18),
      Q => p_0_in0_in(21),
      R => '0'
    );
\A_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(19),
      Q => p_0_in0_in(22),
      R => '0'
    );
\A_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(1),
      Q => p_0_in0_in(4),
      R => '0'
    );
\A_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(20),
      Q => p_0_in0_in(23),
      R => '0'
    );
\A_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(21),
      Q => p_0_in0_in(24),
      R => '0'
    );
\A_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(22),
      Q => p_0_in0_in(25),
      R => '0'
    );
\A_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(23),
      Q => L(0),
      R => '0'
    );
\A_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(24),
      Q => L(1),
      R => '0'
    );
\A_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(25),
      Q => L(2),
      R => '0'
    );
\A_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(26),
      Q => L(3),
      R => '0'
    );
\A_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(27),
      Q => L(4),
      R => '0'
    );
\A_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(28),
      Q => L(5),
      R => '0'
    );
\A_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(29),
      Q => L(6),
      R => '0'
    );
\A_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(2),
      Q => p_0_in0_in(5),
      R => '0'
    );
\A_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(30),
      Q => L(7),
      R => '0'
    );
\A_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(31),
      Q => sign_A,
      R => '0'
    );
\A_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(3),
      Q => p_0_in0_in(6),
      R => '0'
    );
\A_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(4),
      Q => p_0_in0_in(7),
      R => '0'
    );
\A_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(5),
      Q => p_0_in0_in(8),
      R => '0'
    );
\A_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(6),
      Q => p_0_in0_in(9),
      R => '0'
    );
\A_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(7),
      Q => p_0_in0_in(10),
      R => '0'
    );
\A_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(8),
      Q => p_0_in0_in(11),
      R => '0'
    );
\A_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => Q(9),
      Q => p_0_in0_in(12),
      R => '0'
    );
\B_int[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_add_reg_0,
      I1 => go_del,
      O => \B_int[31]_i_1__1_n_0\
    );
\B_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(0),
      Q => p_1_in(3),
      R => '0'
    );
\B_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(10),
      Q => p_1_in(13),
      R => '0'
    );
\B_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(11),
      Q => p_1_in(14),
      R => '0'
    );
\B_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(12),
      Q => p_1_in(15),
      R => '0'
    );
\B_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(13),
      Q => p_1_in(16),
      R => '0'
    );
\B_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(14),
      Q => p_1_in(17),
      R => '0'
    );
\B_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(15),
      Q => p_1_in(18),
      R => '0'
    );
\B_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(16),
      Q => p_1_in(19),
      R => '0'
    );
\B_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(17),
      Q => p_1_in(20),
      R => '0'
    );
\B_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(18),
      Q => p_1_in(21),
      R => '0'
    );
\B_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(19),
      Q => p_1_in(22),
      R => '0'
    );
\B_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(1),
      Q => p_1_in(4),
      R => '0'
    );
\B_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(20),
      Q => p_1_in(23),
      R => '0'
    );
\B_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(21),
      Q => p_1_in(24),
      R => '0'
    );
\B_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(22),
      Q => p_1_in(25),
      R => '0'
    );
\B_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(23),
      Q => R(0),
      R => '0'
    );
\B_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(24),
      Q => R(1),
      R => '0'
    );
\B_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(25),
      Q => R(2),
      R => '0'
    );
\B_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(26),
      Q => R(3),
      R => '0'
    );
\B_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(27),
      Q => R(4),
      R => '0'
    );
\B_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(28),
      Q => R(5),
      R => '0'
    );
\B_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(29),
      Q => R(6),
      R => '0'
    );
\B_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(2),
      Q => p_1_in(5),
      R => '0'
    );
\B_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(30),
      Q => R(7),
      R => '0'
    );
\B_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(31),
      Q => sign_B,
      R => '0'
    );
\B_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(3),
      Q => p_1_in(6),
      R => '0'
    );
\B_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(4),
      Q => p_1_in(7),
      R => '0'
    );
\B_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(5),
      Q => p_1_in(8),
      R => '0'
    );
\B_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(6),
      Q => p_1_in(9),
      R => '0'
    );
\B_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(7),
      Q => p_1_in(10),
      R => '0'
    );
\B_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(8),
      Q => p_1_in(11),
      R => '0'
    );
\B_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__1_n_0\,
      D => B(9),
      Q => p_1_in(12),
      R => '0'
    );
\FSM_sequential_state[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_state[3]_i_3__1_n_0\,
      I1 => \out\(3),
      I2 => \FSM_sequential_state[3]_i_4__1_n_0\,
      O => \FSM_sequential_state_reg[0]\(0)
    );
\FSM_sequential_state[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFEAEFEFEFEAE"
    )
        port map (
      I0 => \out\(2),
      I1 => \^done\,
      I2 => \out\(0),
      I3 => done_mul,
      I4 => \out\(1),
      I5 => control_i_1,
      O => \FSM_sequential_state[3]_i_3__1_n_0\
    );
\FSM_sequential_state[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BB8BFF00B888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => done_mul,
      I4 => \out\(0),
      I5 => control_i_1,
      O => \FSM_sequential_state[3]_i_4__1_n_0\
    );
done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \B_int[31]_i_1__1_n_0\,
      Q => done_i,
      R => '0'
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => done_i,
      Q => \^done\,
      R => '0'
    );
\frac0__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frac0__25_carry_n_0\,
      CO(2) => \frac0__25_carry_n_1\,
      CO(1) => \frac0__25_carry_n_2\,
      CO(0) => \frac0__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry_i_1__1_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \frac0__25_carry_i_2__1_n_0\,
      O(3) => \frac0__25_carry_n_4\,
      O(2) => \frac0__25_carry_n_5\,
      O(1) => \frac0__25_carry_n_6\,
      O(0) => \frac0__25_carry_n_7\,
      S(3) => \frac0__25_carry_i_3__1_n_0\,
      S(2) => \frac0__25_carry_i_4__1_n_0\,
      S(1) => \frac0__25_carry_i_5__1_n_0\,
      S(0) => \frac0__25_carry_i_6__1_n_0\
    );
\frac0__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry_n_0\,
      CO(3) => \frac0__25_carry__0_n_0\,
      CO(2) => \frac0__25_carry__0_n_1\,
      CO(1) => \frac0__25_carry__0_n_2\,
      CO(0) => \frac0__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__0_i_1__1_n_0\,
      DI(2) => \frac0__25_carry__0_i_2__1_n_0\,
      DI(1) => \frac0__25_carry__0_i_3__1_n_0\,
      DI(0) => \frac0__25_carry__0_i_4__1_n_0\,
      O(3) => \frac0__25_carry__0_n_4\,
      O(2) => \frac0__25_carry__0_n_5\,
      O(1) => \frac0__25_carry__0_n_6\,
      O(0) => \frac0__25_carry__0_n_7\,
      S(3) => \frac0__25_carry__0_i_5__1_n_0\,
      S(2) => \frac0__25_carry__0_i_6__1_n_0\,
      S(1) => \frac0__25_carry__0_i_7__1_n_0\,
      S(0) => \frac0__25_carry__0_i_8__1_n_0\
    );
\frac0__25_carry__0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_15__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_16__1_n_0\,
      O => \frac0__25_carry__0_i_10__1_n_0\
    );
\frac0__25_carry__0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_14__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_18__1_n_0\,
      O => \frac0__25_carry__0_i_11__1_n_0\
    );
\frac0__25_carry__0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_16__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_20__1_n_0\,
      O => \frac0__25_carry__0_i_12__1_n_0\
    );
\frac0__25_carry__0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_17__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_31__1_n_0\,
      O => \frac0__25_carry__0_i_13__1_n_0\
    );
\frac0__25_carry__0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_18__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_32__1_n_0\,
      O => \frac0__25_carry__0_i_14__1_n_0\
    );
\frac0__25_carry__0_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_19__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_33__1_n_0\,
      O => \frac0__25_carry__0_i_15__1_n_0\
    );
\frac0__25_carry__0_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_20__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_23__1_n_0\,
      O => \frac0__25_carry__0_i_16__1_n_0\
    );
\frac0__25_carry__0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__1_n_0\,
      I1 => \frac0__25_carry__4_i_15__1_n_0\,
      I2 => p_0_in0_in(14),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(14),
      I5 => \frac0__25_carry__4_i_13__1_n_0\,
      O => \frac0__25_carry__0_i_17__1_n_0\
    );
\frac0__25_carry__0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_15__1_n_0\,
      I1 => \frac0__25_carry__4_i_15__1_n_0\,
      I2 => p_0_in0_in(12),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(12),
      I5 => \frac0__25_carry__4_i_13__1_n_0\,
      O => \frac0__25_carry__0_i_18__1_n_0\
    );
\frac0__25_carry__0_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__0_i_21__1_n_0\,
      I1 => \frac0__25_carry__4_i_15__1_n_0\,
      I2 => p_0_in0_in(13),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(13),
      I5 => \frac0__25_carry__4_i_13__1_n_0\,
      O => \frac0__25_carry__0_i_19__1_n_0\
    );
\frac0__25_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_9__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__0_i_10__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__0_i_1__1_n_0\
    );
\frac0__25_carry__0_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_20__1_n_0\,
      I1 => \frac0__25_carry__4_i_15__1_n_0\,
      I2 => p_0_in0_in(11),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(11),
      I5 => \frac0__25_carry__4_i_13__1_n_0\,
      O => \frac0__25_carry__0_i_20__1_n_0\
    );
\frac0__25_carry__0_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(21),
      O => \frac0__25_carry__0_i_21__1_n_0\
    );
\frac0__25_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_10__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__0_i_11__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__0_i_2__1_n_0\
    );
\frac0__25_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_11__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__0_i_12__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__0_i_3__1_n_0\
    );
\frac0__25_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_12__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry_i_7__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__0_i_4__1_n_0\
    );
\frac0__25_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_1__1_n_0\,
      I1 => p_1_in(7),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(7),
      O => \frac0__25_carry__0_i_5__1_n_0\
    );
\frac0__25_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_2__1_n_0\,
      I1 => p_1_in(6),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(6),
      O => \frac0__25_carry__0_i_6__1_n_0\
    );
\frac0__25_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_3__1_n_0\,
      I1 => p_1_in(5),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(5),
      O => \frac0__25_carry__0_i_7__1_n_0\
    );
\frac0__25_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_4__1_n_0\,
      I1 => p_1_in(4),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(4),
      O => \frac0__25_carry__0_i_8__1_n_0\
    );
\frac0__25_carry__0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_13__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_14__1_n_0\,
      O => \frac0__25_carry__0_i_9__1_n_0\
    );
\frac0__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__0_n_0\,
      CO(3) => \frac0__25_carry__1_n_0\,
      CO(2) => \frac0__25_carry__1_n_1\,
      CO(1) => \frac0__25_carry__1_n_2\,
      CO(0) => \frac0__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__1_i_1__1_n_0\,
      DI(2) => \frac0__25_carry__1_i_2__1_n_0\,
      DI(1) => \frac0__25_carry__1_i_3__1_n_0\,
      DI(0) => \frac0__25_carry__1_i_4__1_n_0\,
      O(3) => \frac0__25_carry__1_n_4\,
      O(2) => \frac0__25_carry__1_n_5\,
      O(1) => \frac0__25_carry__1_n_6\,
      O(0) => \frac0__25_carry__1_n_7\,
      S(3) => \frac0__25_carry__1_i_5__1_n_0\,
      S(2) => \frac0__25_carry__1_i_6__1_n_0\,
      S(1) => \frac0__25_carry__1_i_7__1_n_0\,
      S(0) => \frac0__25_carry__1_i_8__1_n_0\
    );
\frac0__25_carry__1_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_15__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_16__1_n_0\,
      O => \frac0__25_carry__1_i_10__1_n_0\
    );
\frac0__25_carry__1_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_14__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_13__1_n_0\,
      O => \frac0__25_carry__1_i_11__1_n_0\
    );
\frac0__25_carry__1_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_16__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_15__1_n_0\,
      O => \frac0__25_carry__1_i_12__1_n_0\
    );
\frac0__25_carry__1_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_17__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_17__1_n_0\,
      O => \frac0__25_carry__1_i_13__1_n_0\
    );
\frac0__25_carry__1_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_18__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_18__1_n_0\,
      O => \frac0__25_carry__1_i_14__1_n_0\
    );
\frac0__25_carry__1_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_19__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_19__1_n_0\,
      O => \frac0__25_carry__1_i_15__1_n_0\
    );
\frac0__25_carry__1_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_20__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_20__1_n_0\,
      O => \frac0__25_carry__1_i_16__1_n_0\
    );
\frac0__25_carry__1_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp0_in(3),
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_1_in(18),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(18),
      O => \frac0__25_carry__1_i_17__1_n_0\
    );
\frac0__25_carry__1_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(24),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry__1_i_21__1_n_0\,
      O => \frac0__25_carry__1_i_18__1_n_0\
    );
\frac0__25_carry__1_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF47FF47"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(17),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_16__1_n_0\,
      I5 => \frac0__25_carry__4_i_15__1_n_0\,
      O => \frac0__25_carry__1_i_19__1_n_0\
    );
\frac0__25_carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_9__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__1_i_10__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__1_i_1__1_n_0\
    );
\frac0__25_carry__1_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__4_i_17__1_n_0\,
      I1 => \frac0__25_carry__4_i_15__1_n_0\,
      I2 => p_0_in0_in(15),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(15),
      I5 => \frac0__25_carry__4_i_13__1_n_0\,
      O => \frac0__25_carry__1_i_20__1_n_0\
    );
\frac0__25_carry__1_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => p_1_in(16),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__1_i_21__1_n_0\
    );
\frac0__25_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666999696"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_11__1_n_0\,
      I3 => \frac0__25_carry__1_i_10__1_n_0\,
      I4 => \frac0__25_carry_i_8__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__1_i_2__1_n_0\
    );
\frac0__25_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_11__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__1_i_12__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__1_i_3__1_n_0\
    );
\frac0__25_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_12__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__0_i_9__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__1_i_4__1_n_0\
    );
\frac0__25_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_1__1_n_0\,
      I1 => p_1_in(11),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(11),
      O => \frac0__25_carry__1_i_5__1_n_0\
    );
\frac0__25_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_2__1_n_0\,
      I1 => p_1_in(10),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(10),
      O => \frac0__25_carry__1_i_6__1_n_0\
    );
\frac0__25_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_3__1_n_0\,
      I1 => p_1_in(9),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(9),
      O => \frac0__25_carry__1_i_7__1_n_0\
    );
\frac0__25_carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_4__1_n_0\,
      I1 => p_1_in(8),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(8),
      O => \frac0__25_carry__1_i_8__1_n_0\
    );
\frac0__25_carry__1_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_13__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_14__1_n_0\,
      O => \frac0__25_carry__1_i_9__1_n_0\
    );
\frac0__25_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__1_n_0\,
      CO(3) => \frac0__25_carry__2_n_0\,
      CO(2) => \frac0__25_carry__2_n_1\,
      CO(1) => \frac0__25_carry__2_n_2\,
      CO(0) => \frac0__25_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__2_i_1__1_n_0\,
      DI(2) => \frac0__25_carry__2_i_2__1_n_0\,
      DI(1) => \frac0__25_carry__2_i_3__1_n_0\,
      DI(0) => \frac0__25_carry__2_i_4__1_n_0\,
      O(3) => \frac0__25_carry__2_n_4\,
      O(2) => \frac0__25_carry__2_n_5\,
      O(1) => \frac0__25_carry__2_n_6\,
      O(0) => \frac0__25_carry__2_n_7\,
      S(3) => \frac0__25_carry__2_i_5__1_n_0\,
      S(2) => \frac0__25_carry__2_i_6__1_n_0\,
      S(1) => \frac0__25_carry__2_i_7__1_n_0\,
      S(0) => \frac0__25_carry__2_i_8__1_n_0\
    );
\frac0__25_carry__2_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_15__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_16__1_n_0\,
      O => \frac0__25_carry__2_i_10__1_n_0\
    );
\frac0__25_carry__2_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_14__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_13__1_n_0\,
      O => \frac0__25_carry__2_i_11__1_n_0\
    );
\frac0__25_carry__2_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_16__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_15__1_n_0\,
      O => \frac0__25_carry__2_i_12__1_n_0\
    );
\frac0__25_carry__2_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFC7"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__1_n_0\,
      I1 => \frac0__25_carry__5_i_11__1_n_0\,
      I2 => \frac0__25_carry__4_i_15__1_n_0\,
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__2_i_17__1_n_0\,
      O => \frac0__25_carry__2_i_13__1_n_0\
    );
\frac0__25_carry__2_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0__25_carry__1_i_18__1_n_0\,
      I1 => p_0_in0_in(20),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_1_in(20),
      I4 => \frac0__25_carry__5_i_10__1_n_0\,
      I5 => \frac0__25_carry__5_i_11__1_n_0\,
      O => \frac0__25_carry__2_i_14__1_n_0\
    );
\frac0__25_carry__2_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFF1DFF0000"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(21),
      I3 => \frac0__25_carry__5_i_10__1_n_0\,
      I4 => \frac0__25_carry__5_i_11__1_n_0\,
      I5 => \frac0__25_carry__1_i_19__1_n_0\,
      O => \frac0__25_carry__2_i_15__1_n_0\
    );
\frac0__25_carry__2_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0__25_carry__1_i_20__1_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_1_in(19),
      I4 => \frac0__25_carry__5_i_10__1_n_0\,
      I5 => \frac0__25_carry__5_i_11__1_n_0\,
      O => \frac0__25_carry__2_i_16__1_n_0\
    );
\frac0__25_carry__2_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => p_1_in(18),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__2_i_17__1_n_0\
    );
\frac0__25_carry__2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_9__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__2_i_10__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__2_i_1__1_n_0\
    );
\frac0__25_carry__2_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_10__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__2_i_11__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__2_i_2__1_n_0\
    );
\frac0__25_carry__2_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_11__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__2_i_12__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__2_i_3__1_n_0\
    );
\frac0__25_carry__2_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_12__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__1_i_9__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__2_i_4__1_n_0\
    );
\frac0__25_carry__2_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_1__1_n_0\,
      I1 => p_1_in(15),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(15),
      O => \frac0__25_carry__2_i_5__1_n_0\
    );
\frac0__25_carry__2_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_2__1_n_0\,
      I1 => p_1_in(14),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(14),
      O => \frac0__25_carry__2_i_6__1_n_0\
    );
\frac0__25_carry__2_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_3__1_n_0\,
      I1 => p_1_in(13),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(13),
      O => \frac0__25_carry__2_i_7__1_n_0\
    );
\frac0__25_carry__2_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_4__1_n_0\,
      I1 => p_1_in(12),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(12),
      O => \frac0__25_carry__2_i_8__1_n_0\
    );
\frac0__25_carry__2_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_13__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_14__1_n_0\,
      O => \frac0__25_carry__2_i_9__1_n_0\
    );
\frac0__25_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__2_n_0\,
      CO(3) => \frac0__25_carry__3_n_0\,
      CO(2) => \frac0__25_carry__3_n_1\,
      CO(1) => \frac0__25_carry__3_n_2\,
      CO(0) => \frac0__25_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__3_i_1__1_n_0\,
      DI(2) => \frac0__25_carry__3_i_2__1_n_0\,
      DI(1) => \frac0__25_carry__3_i_3__1_n_0\,
      DI(0) => \frac0__25_carry__3_i_4__1_n_0\,
      O(3) => \frac0__25_carry__3_n_4\,
      O(2) => \frac0__25_carry__3_n_5\,
      O(1) => \frac0__25_carry__3_n_6\,
      O(0) => \frac0__25_carry__3_n_7\,
      S(3) => \frac0__25_carry__3_i_5__1_n_0\,
      S(2) => \frac0__25_carry__3_i_6__1_n_0\,
      S(1) => \frac0__25_carry__3_i_7__1_n_0\,
      S(0) => \frac0__25_carry__3_i_8__1_n_0\
    );
\frac0__25_carry__3_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_16__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__3_i_17__1_n_0\,
      O => \frac0__25_carry__3_i_10__1_n_0\
    );
\frac0__25_carry__3_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_18__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_13__1_n_0\,
      O => \frac0__25_carry__3_i_11__1_n_0\
    );
\frac0__25_carry__3_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_17__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_15__1_n_0\,
      O => \frac0__25_carry__3_i_12__1_n_0\
    );
\frac0__25_carry__3_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(22),
      O => \frac0__25_carry__3_i_13__1_n_0\
    );
\frac0__25_carry__3_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005044440050"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__1_n_0\,
      I1 => p_1_in(24),
      I2 => p_0_in0_in(24),
      I3 => minusOp0_in(3),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => minusOp_carry_n_4,
      O => \frac0__25_carry__3_i_14__1_n_0\
    );
\frac0__25_carry__3_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(20),
      O => \frac0__25_carry__3_i_15__1_n_0\
    );
\frac0__25_carry__3_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBBBBBBB"
    )
        port map (
      I0 => \frac0__25_carry__3_i_19__1_n_0\,
      I1 => \frac0__25_carry__5_i_11__1_n_0\,
      I2 => p_0_in0_in(21),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(21),
      I5 => \frac0__25_carry__5_i_10__1_n_0\,
      O => \frac0__25_carry__3_i_16__1_n_0\
    );
\frac0__25_carry__3_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001DFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(23),
      I3 => \frac0__25_carry__5_i_11__1_n_0\,
      I4 => \frac0__25_carry__3_i_20__1_n_0\,
      I5 => \frac0__25_carry__5_i_10__1_n_0\,
      O => \frac0__25_carry__3_i_17__1_n_0\
    );
\frac0__25_carry__3_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535F5353535F5F5F"
    )
        port map (
      I0 => \frac0__25_carry__3_i_14__1_n_0\,
      I1 => \frac0__25_carry__5_i_10__1_n_0\,
      I2 => \frac0__25_carry__5_i_11__1_n_0\,
      I3 => p_1_in(20),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(20),
      O => \frac0__25_carry__3_i_18__1_n_0\
    );
\frac0__25_carry__3_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFAACFFF"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => p_1_in(25),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_0_in0_in(25),
      I5 => \frac0__25_carry__4_i_13__1_n_0\,
      O => \frac0__25_carry__3_i_19__1_n_0\
    );
\frac0__25_carry__3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_9__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__3_i_10__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__3_i_1__1_n_0\
    );
\frac0__25_carry__3_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(19),
      O => \frac0__25_carry__3_i_20__1_n_0\
    );
\frac0__25_carry__3_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_10__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__3_i_11__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__3_i_2__1_n_0\
    );
\frac0__25_carry__3_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_11__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__3_i_12__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__3_i_3__1_n_0\
    );
\frac0__25_carry__3_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_12__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__2_i_9__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__3_i_4__1_n_0\
    );
\frac0__25_carry__3_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_1__1_n_0\,
      I1 => p_1_in(19),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(19),
      O => \frac0__25_carry__3_i_5__1_n_0\
    );
\frac0__25_carry__3_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_2__1_n_0\,
      I1 => p_1_in(18),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(18),
      O => \frac0__25_carry__3_i_6__1_n_0\
    );
\frac0__25_carry__3_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_3__1_n_0\,
      I1 => p_1_in(17),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(17),
      O => \frac0__25_carry__3_i_7__1_n_0\
    );
\frac0__25_carry__3_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_4__1_n_0\,
      I1 => p_1_in(16),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(16),
      O => \frac0__25_carry__3_i_8__1_n_0\
    );
\frac0__25_carry__3_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03CF44FF03CF77FF"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__1_n_0\,
      I1 => \frac0__25_carry_i_15__1_n_0\,
      I2 => \frac0__25_carry__3_i_14__1_n_0\,
      I3 => \frac0__25_carry__5_i_10__1_n_0\,
      I4 => \frac0__25_carry__5_i_11__1_n_0\,
      I5 => \frac0__25_carry__3_i_15__1_n_0\,
      O => \frac0__25_carry__3_i_9__1_n_0\
    );
\frac0__25_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__3_n_0\,
      CO(3) => \frac0__25_carry__4_n_0\,
      CO(2) => \frac0__25_carry__4_n_1\,
      CO(1) => \frac0__25_carry__4_n_2\,
      CO(0) => \frac0__25_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__4_i_1__1_n_0\,
      DI(2) => \frac0__25_carry__4_i_2__1_n_0\,
      DI(1) => \frac0__25_carry__4_i_3__1_n_0\,
      DI(0) => \frac0__25_carry__4_i_4__1_n_0\,
      O(3) => \frac0__25_carry__4_n_4\,
      O(2) => \frac0__25_carry__4_n_5\,
      O(1) => \frac0__25_carry__4_n_6\,
      O(0) => \frac0__25_carry__4_n_7\,
      S(3) => \frac0__25_carry__4_i_5__1_n_0\,
      S(2) => \frac0__25_carry__4_i_6__1_n_0\,
      S(1) => \frac0__25_carry__4_i_7__1_n_0\,
      S(0) => \frac0__25_carry__4_i_8__1_n_0\
    );
\frac0__25_carry__4_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => \frac0__25_carry__4_i_16__1_n_0\,
      I1 => \frac0__25_carry_i_15__1_n_0\,
      I2 => \frac0__25_carry__5_i_11__1_n_0\,
      I3 => \frac0__25_carry__4_i_15__1_n_0\,
      I4 => \frac0__25_carry__4_i_13__1_n_0\,
      I5 => \frac0__25_carry__4_i_17__1_n_0\,
      O => \frac0__25_carry__4_i_10__1_n_0\
    );
\frac0__25_carry__4_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFAFAFBFB"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__1_n_0\,
      I1 => \frac0__25_carry__3_i_13__1_n_0\,
      I2 => \frac0__25_carry__4_i_15__1_n_0\,
      I3 => \frac0__25_carry__4_i_14__1_n_0\,
      I4 => \frac0__25_carry__5_i_11__1_n_0\,
      I5 => \frac0__25_carry_i_15__1_n_0\,
      O => \frac0__25_carry__4_i_11__1_n_0\
    );
\frac0__25_carry__4_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \frac0__25_carry__5_i_11__1_n_0\,
      I1 => \frac0__25_carry__4_i_15__1_n_0\,
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => \frac0__25_carry__4_i_17__1_n_0\,
      I4 => \frac0__25_carry_i_15__1_n_0\,
      I5 => \frac0__25_carry__3_i_16__1_n_0\,
      O => \frac0__25_carry__4_i_12__1_n_0\
    );
\frac0__25_carry__4_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => minusOp0_in(4),
      O => \frac0__25_carry__4_i_13__1_n_0\
    );
\frac0__25_carry__4_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => p_1_in(24),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__4_i_14__1_n_0\
    );
\frac0__25_carry__4_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => minusOp0_in(3),
      O => \frac0__25_carry__4_i_15__1_n_0\
    );
\frac0__25_carry__4_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(25),
      O => \frac0__25_carry__4_i_16__1_n_0\
    );
\frac0__25_carry__4_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(23),
      O => \frac0__25_carry__4_i_17__1_n_0\
    );
\frac0__25_carry__4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_9__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__4_i_10__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__4_i_1__1_n_0\
    );
\frac0__25_carry__4_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_10__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__4_i_11__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__4_i_2__1_n_0\
    );
\frac0__25_carry__4_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_11__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__4_i_12__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__4_i_3__1_n_0\
    );
\frac0__25_carry__4_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_12__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__3_i_9__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry__4_i_4__1_n_0\
    );
\frac0__25_carry__4_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_1__1_n_0\,
      I1 => p_1_in(23),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(23),
      O => \frac0__25_carry__4_i_5__1_n_0\
    );
\frac0__25_carry__4_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_2__1_n_0\,
      I1 => p_1_in(22),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(22),
      O => \frac0__25_carry__4_i_6__1_n_0\
    );
\frac0__25_carry__4_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_3__1_n_0\,
      I1 => p_1_in(21),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(21),
      O => \frac0__25_carry__4_i_7__1_n_0\
    );
\frac0__25_carry__4_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_4__1_n_0\,
      I1 => p_1_in(20),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(20),
      O => \frac0__25_carry__4_i_8__1_n_0\
    );
\frac0__25_carry__4_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0FB"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__1_n_0\,
      I1 => \frac0__25_carry_i_15__1_n_0\,
      I2 => \frac0__25_carry__5_i_11__1_n_0\,
      I3 => \frac0__25_carry__4_i_14__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      O => \frac0__25_carry__4_i_9__1_n_0\
    );
\frac0__25_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__4_n_0\,
      CO(3) => \NLW_frac0__25_carry__5_CO_UNCONNECTED\(3),
      CO(2) => \frac0__25_carry__5_n_1\,
      CO(1) => \frac0__25_carry__5_n_2\,
      CO(0) => \frac0__25_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => \frac0__25_carry__5_i_1__1_n_0\,
      DI(0) => \frac0__25_carry__5_i_2__1_n_0\,
      O(3) => \frac0__25_carry__5_n_4\,
      O(2) => \frac0__25_carry__5_n_5\,
      O(1) => \frac0__25_carry__5_n_6\,
      O(0) => \frac0__25_carry__5_n_7\,
      S(3) => \frac0__25_carry__5_i_3__1_n_0\,
      S(2) => \frac0__25_carry__5_i_4__1_n_0\,
      S(1) => \frac0__25_carry__5_i_5__1_n_0\,
      S(0) => \frac0__25_carry__5_i_6__1_n_0\
    );
\frac0__25_carry__5_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__5_i_10__1_n_0\
    );
\frac0__25_carry__5_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => minusOp0_in(2),
      O => \frac0__25_carry__5_i_11__1_n_0\
    );
\frac0__25_carry__5_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA56A6AAAA"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => p_0_in0_in(25),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_1_in(25),
      I4 => \frac0__25_carry__5_i_8__1_n_0\,
      I5 => \frac0__25_carry_i_8__1_n_0\,
      O => \frac0__25_carry__5_i_1__1_n_0\
    );
\frac0__25_carry__5_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966996966666669"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_10__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry__4_i_9__1_n_0\,
      I5 => \frac0__25_carry__5_i_9__1_n_0\,
      O => \frac0__25_carry__5_i_2__1_n_0\
    );
\frac0__25_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0__25_carry__5_i_3__1_n_0\
    );
\frac0__25_carry__5_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555565"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => \frac0__25_carry_i_10__1_n_0\,
      I2 => \frac0__25_carry__5_i_10__1_n_0\,
      I3 => \frac0__25_carry__5_i_11__1_n_0\,
      I4 => \frac0__25_carry_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_8__1_n_0\,
      O => \frac0__25_carry__5_i_4__1_n_0\
    );
\frac0__25_carry__5_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C387C33C3C788778"
    )
        port map (
      I0 => \frac0__25_carry_i_8__1_n_0\,
      I1 => \frac0__25_carry__5_i_8__1_n_0\,
      I2 => isSUB_stg2,
      I3 => p_1_in(25),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(25),
      O => \frac0__25_carry__5_i_5__1_n_0\
    );
\frac0__25_carry__5_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__5_i_2__1_n_0\,
      I1 => p_1_in(24),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(24),
      O => \frac0__25_carry__5_i_6__1_n_0\
    );
\frac0__25_carry__5_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => isSUB_stg2
    );
\frac0__25_carry__5_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frac0__25_carry_i_10__1_n_0\,
      I1 => \frac0__25_carry__4_i_13__1_n_0\,
      I2 => \frac0__25_carry__4_i_15__1_n_0\,
      I3 => \frac0__25_carry__5_i_11__1_n_0\,
      I4 => \frac0__25_carry_i_15__1_n_0\,
      O => \frac0__25_carry__5_i_8__1_n_0\
    );
\frac0__25_carry__5_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => p_0_in0_in(25),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(25),
      I3 => \frac0__25_carry__5_i_8__1_n_0\,
      O => \frac0__25_carry__5_i_9__1_n_0\
    );
\frac0__25_carry_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5B1FFFF"
    )
        port map (
      I0 => \result_reg[30]_i_2__1_n_3\,
      I1 => \frac0__25_carry_i_21__1_n_3\,
      I2 => \minusOp_carry__0_n_4\,
      I3 => minusOp0_in(7),
      I4 => \frac0__25_carry_i_22__1_n_0\,
      O => \frac0__25_carry_i_10__1_n_0\
    );
\frac0__25_carry_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_19__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_16__1_n_0\,
      O => \frac0__25_carry_i_11__1_n_0\
    );
\frac0__25_carry_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_13__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_17__1_n_0\,
      O => \frac0__25_carry_i_12__1_n_0\
    );
\frac0__25_carry_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_23__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_24__1_n_0\,
      O => \frac0__25_carry_i_13__1_n_0\
    );
\frac0__25_carry_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \frac0__25_carry_i_25__1_n_0\,
      I1 => \frac0__25_carry_i_26__1_n_0\,
      I2 => \frac0__25_carry_i_24__1_n_0\,
      I3 => \frac0__25_carry_i_27__1_n_0\,
      I4 => \frac0__25_carry__5_i_11__1_n_0\,
      I5 => \frac0__25_carry_i_28__1_n_0\,
      O => \frac0__25_carry_i_14__1_n_0\
    );
\frac0__25_carry_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => minusOp0_in(1),
      O => \frac0__25_carry_i_15__1_n_0\
    );
\frac0__25_carry_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_29__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_26__1_n_0\,
      O => \frac0__25_carry_i_16__1_n_0\
    );
\frac0__25_carry_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_30__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_27__1_n_0\,
      O => \frac0__25_carry_i_17__1_n_0\
    );
\frac0__25_carry_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_31__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_29__1_n_0\,
      O => \frac0__25_carry_i_18__1_n_0\
    );
\frac0__25_carry_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_32__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_25__1_n_0\,
      O => \frac0__25_carry_i_19__1_n_0\
    );
\frac0__25_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_7__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry_i_9__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry_i_1__1_n_0\
    );
\frac0__25_carry_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_33__1_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_30__1_n_0\,
      O => \frac0__25_carry_i_20__1_n_0\
    );
\frac0__25_carry_i_21__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_frac0__25_carry_i_21__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \frac0__25_carry_i_21__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_frac0__25_carry_i_21__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\frac0__25_carry_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(6),
      I1 => \minusOp_carry__0_n_5\,
      I2 => minusOp0_in(5),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => \minusOp_carry__0_n_6\,
      O => \frac0__25_carry_i_22__1_n_0\
    );
\frac0__25_carry_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(15),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_34__1_n_0\,
      O => \frac0__25_carry_i_23__1_n_0\
    );
\frac0__25_carry_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(11),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_35__1_n_0\,
      O => \frac0__25_carry_i_24__1_n_0\
    );
\frac0__25_carry_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(12),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_36__1_n_0\,
      O => \frac0__25_carry_i_25__1_n_0\
    );
\frac0__25_carry_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(10),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry_i_37__1_n_0\,
      I5 => \frac0__25_carry__4_i_15__1_n_0\,
      O => \frac0__25_carry_i_26__1_n_0\
    );
\frac0__25_carry_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \frac0__25_carry_i_38__1_n_0\,
      I1 => \frac0__25_carry__4_i_15__1_n_0\,
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_0_in0_in(17),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_1_in(17),
      O => \frac0__25_carry_i_27__1_n_0\
    );
\frac0__25_carry_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \frac0__25_carry_i_35__1_n_0\,
      I1 => \frac0__25_carry_i_36__1_n_0\,
      I2 => \frac0__25_carry_i_39__1_n_0\,
      I3 => \frac0__25_carry_i_40__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_41__1_n_0\,
      O => \frac0__25_carry_i_28__1_n_0\
    );
\frac0__25_carry_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(14),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_42__1_n_0\,
      O => \frac0__25_carry_i_29__1_n_0\
    );
\frac0__25_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0__25_carry_i_2__1_n_0\
    );
\frac0__25_carry_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(13),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(13),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_43__1_n_0\,
      O => \frac0__25_carry_i_30__1_n_0\
    );
\frac0__25_carry_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000E2FFFF"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(18),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_44__1_n_0\,
      O => \frac0__25_carry_i_31__1_n_0\
    );
\frac0__25_carry_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(16),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_39__1_n_0\,
      O => \frac0__25_carry_i_32__1_n_0\
    );
\frac0__25_carry_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_1_in(17),
      I3 => \frac0__25_carry__4_i_13__1_n_0\,
      I4 => \frac0__25_carry__4_i_15__1_n_0\,
      I5 => \frac0__25_carry_i_38__1_n_0\,
      O => \frac0__25_carry_i_33__1_n_0\
    );
\frac0__25_carry_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in0_in(23),
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_1_in(7),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(7),
      O => \frac0__25_carry_i_34__1_n_0\
    );
\frac0__25_carry_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in0_in(19),
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_1_in(3),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(3),
      O => \frac0__25_carry_i_35__1_n_0\
    );
\frac0__25_carry_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in0_in(20),
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_1_in(4),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(4),
      O => \frac0__25_carry_i_36__1_n_0\
    );
\frac0__25_carry_i_37__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(18),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(18),
      O => \frac0__25_carry_i_37__1_n_0\
    );
\frac0__25_carry_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in0_in(25),
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_1_in(9),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(9),
      O => \frac0__25_carry_i_38__1_n_0\
    );
\frac0__25_carry_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in0_in(24),
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_1_in(8),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(8),
      O => \frac0__25_carry_i_39__1_n_0\
    );
\frac0__25_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry_i_1__1_n_0\,
      I1 => p_1_in(3),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => p_0_in0_in(3),
      O => \frac0__25_carry_i_3__1_n_0\
    );
\frac0__25_carry_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \frac0__25_carry_i_45__1_n_0\,
      I1 => \frac0__25_carry__4_i_13__1_n_0\,
      I2 => \frac0__25_carry_i_37__1_n_0\,
      I3 => \frac0__25_carry_i_42__1_n_0\,
      I4 => \frac0__25_carry_i_34__1_n_0\,
      I5 => \frac0__25_carry_i_43__1_n_0\,
      O => \frac0__25_carry_i_40__1_n_0\
    );
\frac0__25_carry_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => \frac0__25_carry_i_10__1_n_0\,
      I1 => \frac0__25_carry_i_46__1_n_0\,
      I2 => \frac0__25_carry_i_47__1_n_0\,
      I3 => \frac0__25_carry_i_48__1_n_0\,
      I4 => \frac0__25_carry_i_49__1_n_0\,
      I5 => \frac0__25_carry__4_i_13__1_n_0\,
      O => \frac0__25_carry_i_41__1_n_0\
    );
\frac0__25_carry_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in0_in(22),
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_1_in(6),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(6),
      O => \frac0__25_carry_i_42__1_n_0\
    );
\frac0__25_carry_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in0_in(21),
      I2 => \frac0__25_carry__4_i_13__1_n_0\,
      I3 => p_1_in(5),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => p_0_in0_in(5),
      O => \frac0__25_carry_i_43__1_n_0\
    );
\frac0__25_carry_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(10),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(10),
      O => \frac0__25_carry_i_44__1_n_0\
    );
\frac0__25_carry_i_45__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(17),
      O => \frac0__25_carry_i_45__1_n_0\
    );
\frac0__25_carry_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(7),
      I3 => p_1_in(9),
      I4 => p_0_in0_in(9),
      I5 => \frac0__25_carry_i_50__1_n_0\,
      O => \frac0__25_carry_i_46__1_n_0\
    );
\frac0__25_carry_i_47__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => p_1_in(14),
      I2 => p_0_in0_in(16),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(16),
      O => \frac0__25_carry_i_47__1_n_0\
    );
\frac0__25_carry_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(11),
      I3 => p_1_in(15),
      I4 => p_0_in0_in(15),
      I5 => \frac0__25_carry_i_51__1_n_0\,
      O => \frac0__25_carry_i_48__1_n_0\
    );
\frac0__25_carry_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => p_0_in0_in(10),
      I3 => p_1_in(13),
      I4 => p_0_in0_in(13),
      I5 => \frac0__25_carry_i_52__1_n_0\,
      O => \frac0__25_carry_i_49__1_n_0\
    );
\frac0__25_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_9__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry_i_11__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry_i_4__1_n_0\
    );
\frac0__25_carry_i_50__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_1_in(5),
      I2 => p_0_in0_in(12),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(12),
      O => \frac0__25_carry_i_50__1_n_0\
    );
\frac0__25_carry_i_51__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => p_1_in(3),
      I2 => p_0_in0_in(6),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(6),
      O => \frac0__25_carry_i_51__1_n_0\
    );
\frac0__25_carry_i_52__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => p_1_in(4),
      I2 => p_0_in0_in(8),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => p_1_in(8),
      O => \frac0__25_carry_i_52__1_n_0\
    );
\frac0__25_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_11__1_n_0\,
      I3 => \frac0__25_carry_i_8__1_n_0\,
      I4 => \frac0__25_carry_i_12__1_n_0\,
      I5 => \frac0__25_carry_i_10__1_n_0\,
      O => \frac0__25_carry_i_5__1_n_0\
    );
\frac0__25_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF0F8F0"
    )
        port map (
      I0 => \frac0__25_carry_i_13__1_n_0\,
      I1 => \frac0__25_carry_i_8__1_n_0\,
      I2 => \frac0__25_carry_i_14__1_n_0\,
      I3 => \frac0__25_carry_i_15__1_n_0\,
      I4 => \frac0__25_carry_i_16__1_n_0\,
      I5 => \frac0__25_carry_i_17__1_n_0\,
      O => \frac0__25_carry_i_6__1_n_0\
    );
\frac0__25_carry_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_18__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_19__1_n_0\,
      O => \frac0__25_carry_i_7__1_n_0\
    );
\frac0__25_carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_7,
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => minusOp0_in(0),
      O => \frac0__25_carry_i_8__1_n_0\
    );
\frac0__25_carry_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_20__1_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_13__1_n_0\,
      O => \frac0__25_carry_i_9__1_n_0\
    );
\go_add_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A484800004848"
    )
        port map (
      I0 => \out\(3),
      I1 => \^done\,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => done_mul,
      O => go_add_reg
    );
go_del_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => go_add_reg_0,
      Q => go_del,
      R => '0'
    );
\go_mul_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF80888000"
    )
        port map (
      I0 => \go_mul_i_2__1_n_0\,
      I1 => done_reg_0,
      I2 => \numA[31]_i_4__1_n_0\,
      I3 => \out\(3),
      I4 => \FSM_sequential_state[3]_i_4__1_n_0\,
      I5 => go,
      O => go_mul_reg
    );
\go_mul_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \^done\,
      O => \go_mul_i_2__1_n_0\
    );
\gtOp_carry_i_100__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \gtOp_carry_i_113__1_n_0\,
      I1 => \gtOp_carry_i_62__1_n_0\,
      I2 => \gtOp_carry_i_114__1_n_0\,
      I3 => \gtOp_carry_i_105__1_n_0\,
      I4 => \gtOp_carry_i_112__1_n_0\,
      I5 => \gtOp_carry_i_24__1_n_0\,
      O => \gtOp_carry_i_100__1_n_0\
    );
\gtOp_carry_i_101__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010100010"
    )
        port map (
      I0 => \gtOp_carry_i_94__1_n_0\,
      I1 => \gtOp_carry_i_115__1_n_0\,
      I2 => \gtOp_carry_i_58__1_n_0\,
      I3 => \gtOp_carry_i_57__1_n_0\,
      I4 => \gtOp_carry_i_64__1_n_0\,
      I5 => \gtOp_carry_i_116__1_n_0\,
      O => \gtOp_carry_i_101__1_n_0\
    );
\gtOp_carry_i_102__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => \gtOp_carry_i_93__1_n_0\,
      I1 => \gtOp_carry_i_55__1_n_0\,
      I2 => \gtOp_carry_i_87__1_n_0\,
      I3 => \gtOp_carry_i_54__1_n_0\,
      I4 => \gtOp_carry_i_117__1_n_0\,
      I5 => \gtOp_carry_i_91__1_n_0\,
      O => \gtOp_carry_i_102__1_n_0\
    );
\gtOp_carry_i_103__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gtOp_carry_i_97__1_n_0\,
      I1 => \gtOp_carry_i_91__1_n_0\,
      I2 => \gtOp_carry_i_56__1_n_0\,
      O => \gtOp_carry_i_103__1_n_0\
    );
\gtOp_carry_i_104__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6FFFFFFFFFFFF"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      I2 => L(6),
      I3 => R(6),
      I4 => \minusOp_inferred__1/i__carry__4_n_0\,
      I5 => isSUB_stg2,
      O => \gtOp_carry_i_104__1_n_0\
    );
\gtOp_carry_i_105__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[12]_i_2__1_n_0\,
      I1 => \result[13]_i_2__1_n_0\,
      O => \gtOp_carry_i_105__1_n_0\
    );
\gtOp_carry_i_106__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_52__1_n_0\,
      I1 => \gtOp_carry_i_50__1_n_0\,
      O => \gtOp_carry_i_106__1_n_0\
    );
\gtOp_carry_i_107__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \result[19]_i_2__1_n_0\,
      I1 => \gtOp_carry_i_43__1_n_0\,
      I2 => \gtOp_carry_i_26__1_n_0\,
      I3 => \gtOp_carry_i_45__1_n_0\,
      I4 => \gtOp_carry_i_46__1_n_0\,
      O => \gtOp_carry_i_107__1_n_0\
    );
\gtOp_carry_i_108__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_24__1_n_0\,
      I1 => \result[20]_i_23__1_n_0\,
      I2 => \result[20]_i_22__1_n_0\,
      O => \gtOp_carry_i_108__1_n_0\
    );
\gtOp_carry_i_109__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_52__1_n_0\,
      I1 => \gtOp_carry_i_51__1_n_0\,
      I2 => \result[12]_i_2__1_n_0\,
      O => \gtOp_carry_i_109__1_n_0\
    );
\gtOp_carry_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \gtOp_carry_i_25__1_n_0\,
      I1 => \gtOp_carry_i_26__1_n_0\,
      I2 => \gtOp_carry_i_27__1_n_0\,
      I3 => \gtOp_carry_i_28__1_n_0\,
      O => \gtOp_carry_i_10__1_n_0\
    );
\gtOp_carry_i_110__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_45__1_n_0\,
      I1 => \gtOp_carry_i_46__1_n_0\,
      I2 => \gtOp_carry_i_43__1_n_0\,
      I3 => \result[14]_i_2__1_n_0\,
      I4 => \result[13]_i_2__1_n_0\,
      I5 => \gtOp_carry_i_26__1_n_0\,
      O => \gtOp_carry_i_110__1_n_0\
    );
\gtOp_carry_i_111__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_24__1_n_0\,
      I1 => \result[20]_i_25__1_n_0\,
      I2 => \result[20]_i_23__1_n_0\,
      I3 => \result[20]_i_20__1_n_0\,
      I4 => \result[20]_i_27__1_n_0\,
      I5 => \result[20]_i_26__1_n_0\,
      O => \gtOp_carry_i_111__1_n_0\
    );
\gtOp_carry_i_112__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_22__1_n_0\,
      I1 => \gtOp_carry_i_50__1_n_0\,
      I2 => \gtOp_carry_i_49__1_n_0\,
      O => \gtOp_carry_i_112__1_n_0\
    );
\gtOp_carry_i_113__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_21__1_n_0\,
      I1 => \gtOp_carry_i_20__1_n_0\,
      I2 => \result[20]_i_9__1_n_0\,
      I3 => \gtOp_carry_i_106__1_n_0\,
      I4 => \gtOp_carry_i_87__1_n_0\,
      I5 => \result[20]_i_8__1_n_0\,
      O => \gtOp_carry_i_113__1_n_0\
    );
\gtOp_carry_i_114__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_26__1_n_0\,
      I1 => \result[14]_i_2__1_n_0\,
      O => \gtOp_carry_i_114__1_n_0\
    );
\gtOp_carry_i_115__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_87__1_n_0\,
      I1 => \gtOp_carry_i_88__1_n_0\,
      O => \gtOp_carry_i_115__1_n_0\
    );
\gtOp_carry_i_116__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_12__1_n_0\,
      I1 => \result[20]_i_13__1_n_0\,
      O => \gtOp_carry_i_116__1_n_0\
    );
\gtOp_carry_i_117__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_88__1_n_0\,
      I1 => \gtOp_carry_i_85__1_n_0\,
      I2 => \result[20]_i_19__1_n_0\,
      I3 => \result[20]_i_27__1_n_0\,
      I4 => \result[20]_i_20__1_n_0\,
      O => \gtOp_carry_i_117__1_n_0\
    );
\gtOp_carry_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(3),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(3),
      O => p_3_in(3)
    );
\gtOp_carry_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(3),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(3),
      I3 => \gtOp_carry_i_29__1_n_0\,
      O => \gtOp_carry_i_12__1_n_0\
    );
\gtOp_carry_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(2),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(2),
      O => p_3_in(2)
    );
\gtOp_carry_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F554F44"
    )
        port map (
      I0 => \gtOp_carry_i_27__1_n_0\,
      I1 => \gtOp_carry_i_30__1_n_0\,
      I2 => \gtOp_carry_i_31__1_n_0\,
      I3 => \gtOp_carry_i_28__1_n_0\,
      I4 => \gtOp_carry_i_32__1_n_0\,
      I5 => \gtOp_carry_i_33__1_n_0\,
      O => \gtOp_carry_i_14__1_n_0\
    );
\gtOp_carry_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_34__1_n_0\,
      I1 => \gtOp_carry_i_35__1_n_0\,
      I2 => \gtOp_carry_i_36__1_n_0\,
      I3 => \gtOp_carry_i_37__1_n_0\,
      I4 => \gtOp_carry_i_38__1_n_0\,
      I5 => \gtOp_carry_i_39__1_n_0\,
      O => \gtOp_carry_i_15__1_n_0\
    );
\gtOp_carry_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(1),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(1),
      O => p_3_in(1)
    );
\gtOp_carry_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505000005455"
    )
        port map (
      I0 => \gtOp_carry_i_40__1_n_0\,
      I1 => \gtOp_carry_i_41__1_n_0\,
      I2 => \gtOp_carry_i_42__1_n_0\,
      I3 => \gtOp_carry_i_43__1_n_0\,
      I4 => \gtOp_carry_i_44__1_n_0\,
      I5 => \result[20]_i_3__1_n_0\,
      O => \gtOp_carry_i_17__1_n_0\
    );
\gtOp_carry_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(0),
      I3 => \gtOp_carry_i_17__1_n_0\,
      O => \gtOp_carry_i_18__1_n_0\
    );
\gtOp_carry_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_45__1_n_0\,
      I1 => \gtOp_carry_i_46__1_n_0\,
      O => \gtOp_carry_i_19__1_n_0\
    );
\gtOp_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFCB8"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(6),
      I3 => L(7),
      I4 => R(7),
      O => \gtOp_carry_i_1__1_n_0\
    );
\gtOp_carry_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_43__1_n_0\,
      I1 => \result[19]_i_2__1_n_0\,
      O => \gtOp_carry_i_20__1_n_0\
    );
\gtOp_carry_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440000"
    )
        port map (
      I0 => \result[20]_i_3__1_n_0\,
      I1 => \gtOp_carry_i_47__1_n_0\,
      I2 => \frac0__25_carry__5_n_5\,
      I3 => \result[23]_i_5__1_n_0\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \gtOp_carry_i_48__1_n_0\,
      O => \gtOp_carry_i_21__1_n_0\
    );
\gtOp_carry_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[13]_i_2__1_n_0\,
      I1 => \result[12]_i_2__1_n_0\,
      I2 => \result[14]_i_2__1_n_0\,
      I3 => \gtOp_carry_i_26__1_n_0\,
      O => \gtOp_carry_i_22__1_n_0\
    );
\gtOp_carry_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_49__1_n_0\,
      I1 => \gtOp_carry_i_50__1_n_0\,
      O => \gtOp_carry_i_23__1_n_0\
    );
\gtOp_carry_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_51__1_n_0\,
      I1 => \gtOp_carry_i_52__1_n_0\,
      O => \gtOp_carry_i_24__1_n_0\
    );
\gtOp_carry_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gtOp_carry_i_41__1_n_0\,
      I1 => \gtOp_carry_i_42__1_n_0\,
      I2 => \gtOp_carry_i_43__1_n_0\,
      I3 => \gtOp_carry_i_19__1_n_0\,
      O => \gtOp_carry_i_25__1_n_0\
    );
\gtOp_carry_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_5\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_4\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \gtOp_carry_i_53__1_n_0\,
      O => \gtOp_carry_i_26__1_n_0\
    );
\gtOp_carry_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gtOp_carry_i_49__1_n_0\,
      I1 => \gtOp_carry_i_32__1_n_0\,
      I2 => \gtOp_carry_i_54__1_n_0\,
      O => \gtOp_carry_i_27__1_n_0\
    );
\gtOp_carry_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \gtOp_carry_i_55__1_n_0\,
      I1 => \gtOp_carry_i_30__1_n_0\,
      I2 => \gtOp_carry_i_56__1_n_0\,
      I3 => \gtOp_carry_i_32__1_n_0\,
      O => \gtOp_carry_i_28__1_n_0\
    );
\gtOp_carry_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008000B0008"
    )
        port map (
      I0 => \gtOp_carry_i_57__1_n_0\,
      I1 => \gtOp_carry_i_58__1_n_0\,
      I2 => \gtOp_carry_i_59__1_n_0\,
      I3 => \gtOp_carry_i_60__1_n_0\,
      I4 => \gtOp_carry_i_61__1_n_0\,
      I5 => \gtOp_carry_i_62__1_n_0\,
      O => \gtOp_carry_i_29__1_n_0\
    );
\gtOp_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF504444FF50"
    )
        port map (
      I0 => \gtOp_carry_i_9__1_n_0\,
      I1 => L(4),
      I2 => R(4),
      I3 => R(5),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => L(5),
      O => \gtOp_carry_i_2__1_n_0\
    );
\gtOp_carry_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_63__1_n_0\,
      I1 => \gtOp_carry_i_43__1_n_0\,
      I2 => \gtOp_carry_i_19__1_n_0\,
      I3 => \gtOp_carry_i_26__1_n_0\,
      I4 => \gtOp_carry_i_64__1_n_0\,
      I5 => \gtOp_carry_i_65__1_n_0\,
      O => \gtOp_carry_i_30__1_n_0\
    );
\gtOp_carry_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_30__1_n_0\,
      I1 => \gtOp_carry_i_52__1_n_0\,
      I2 => \gtOp_carry_i_49__1_n_0\,
      I3 => \gtOp_carry_i_66__1_n_0\,
      I4 => \gtOp_carry_i_67__1_n_0\,
      I5 => \gtOp_carry_i_50__1_n_0\,
      O => \gtOp_carry_i_31__1_n_0\
    );
\gtOp_carry_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[12]_i_2__1_n_0\,
      I1 => \gtOp_carry_i_65__1_n_0\,
      I2 => \gtOp_carry_i_26__1_n_0\,
      I3 => \gtOp_carry_i_19__1_n_0\,
      I4 => \gtOp_carry_i_43__1_n_0\,
      I5 => \gtOp_carry_i_63__1_n_0\,
      O => \gtOp_carry_i_32__1_n_0\
    );
\gtOp_carry_i_33__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01330032"
    )
        port map (
      I0 => \gtOp_carry_i_43__1_n_0\,
      I1 => \gtOp_carry_i_42__1_n_0\,
      I2 => \gtOp_carry_i_41__1_n_0\,
      I3 => \result[20]_i_3__1_n_0\,
      I4 => \gtOp_carry_i_19__1_n_0\,
      O => \gtOp_carry_i_33__1_n_0\
    );
\gtOp_carry_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020202A2"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[23]_i_5__1_n_0\,
      I3 => \frac0__25_carry__5_n_6\,
      I4 => \frac0__25_carry__5_n_5\,
      I5 => \gtOp_carry_i_47__1_n_0\,
      O => \gtOp_carry_i_34__1_n_0\
    );
\gtOp_carry_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gtOp_carry_i_41__1_n_0\,
      I1 => \gtOp_carry_i_46__1_n_0\,
      I2 => \gtOp_carry_i_43__1_n_0\,
      I3 => \gtOp_carry_i_42__1_n_0\,
      O => \gtOp_carry_i_35__1_n_0\
    );
\gtOp_carry_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_58__1_n_0\,
      I1 => \gtOp_carry_i_57__1_n_0\,
      O => \gtOp_carry_i_36__1_n_0\
    );
\gtOp_carry_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_60__1_n_0\,
      I1 => \gtOp_carry_i_68__1_n_0\,
      I2 => \gtOp_carry_i_69__1_n_0\,
      I3 => \gtOp_carry_i_70__1_n_0\,
      I4 => \gtOp_carry_i_71__1_n_0\,
      I5 => \gtOp_carry_i_72__1_n_0\,
      O => \gtOp_carry_i_37__1_n_0\
    );
\gtOp_carry_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_73__1_n_0\,
      I1 => \gtOp_carry_i_62__1_n_0\,
      O => \gtOp_carry_i_38__1_n_0\
    );
\gtOp_carry_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \result[20]_i_3__1_n_0\,
      I1 => \gtOp_carry_i_42__1_n_0\,
      O => \gtOp_carry_i_39__1_n_0\
    );
\gtOp_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => \gtOp_carry_i_10__1_n_0\,
      I1 => p_3_in(3),
      I2 => \gtOp_carry_i_12__1_n_0\,
      I3 => p_3_in(2),
      I4 => \gtOp_carry_i_14__1_n_0\,
      O => \gtOp_carry_i_3__1_n_0\
    );
\gtOp_carry_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_5\,
      I1 => \frac0__25_carry__5_n_6\,
      I2 => \result[23]_i_5__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_5\,
      I4 => \result[22]_i_5_n_0\,
      O => \gtOp_carry_i_40__1_n_0\
    );
\gtOp_carry_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_3__1_n_0\,
      I1 => \result[19]_i_2__1_n_0\,
      O => \gtOp_carry_i_41__1_n_0\
    );
\gtOp_carry_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD5DFFFFFFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[23]_i_5__1_n_0\,
      I3 => \frac0__25_carry__5_n_6\,
      I4 => \frac0__25_carry__5_n_5\,
      I5 => \gtOp_carry_i_47__1_n_0\,
      O => \gtOp_carry_i_42__1_n_0\
    );
\gtOp_carry_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_74__1_n_0\,
      I1 => \frac0__25_carry__4_n_6\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__3_n_5\,
      I5 => \result[22]_i_5_n_0\,
      O => \gtOp_carry_i_43__1_n_0\
    );
\gtOp_carry_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_38__1_n_0\,
      I1 => \gtOp_carry_i_60__1_n_0\,
      I2 => \gtOp_carry_i_75__1_n_0\,
      I3 => \gtOp_carry_i_69__1_n_0\,
      I4 => \gtOp_carry_i_76__1_n_0\,
      I5 => \gtOp_carry_i_77__1_n_0\,
      O => \gtOp_carry_i_44__1_n_0\
    );
\gtOp_carry_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_4\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__3_n_7\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \gtOp_carry_i_78__1_n_0\,
      O => \gtOp_carry_i_45__1_n_0\
    );
\gtOp_carry_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_79__1_n_0\,
      I1 => \frac0__25_carry__4_n_7\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__3_n_6\,
      I5 => \result[22]_i_5_n_0\,
      O => \gtOp_carry_i_46__1_n_0\
    );
\gtOp_carry_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004575FFFF"
    )
        port map (
      I0 => \frac0__25_carry__5_n_7\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_6\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \gtOp_carry_i_80__1_n_0\,
      O => \gtOp_carry_i_47__1_n_0\
    );
\gtOp_carry_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000080"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \result[20]_i_14__1_n_0\,
      I4 => \result[23]_i_9__1_n_0\,
      I5 => \frac0__25_carry__5_n_6\,
      O => \gtOp_carry_i_48__1_n_0\
    );
\gtOp_carry_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_81__1_n_0\,
      I1 => \frac0__25_carry__1_n_4\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_7\,
      I5 => \result[22]_i_5_n_0\,
      O => \gtOp_carry_i_49__1_n_0\
    );
\gtOp_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => \gtOp_carry_i_15__1_n_0\,
      I1 => p_3_in(1),
      I2 => R(0),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => L(0),
      I5 => \gtOp_carry_i_17__1_n_0\,
      O => \gtOp_carry_i_4__1_n_0\
    );
\gtOp_carry_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_82__1_n_0\,
      I1 => \frac0__25_carry__2_n_7\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_6\,
      I5 => \result[22]_i_5_n_0\,
      O => \gtOp_carry_i_50__1_n_0\
    );
\gtOp_carry_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__2_n_5\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__1_n_4\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \gtOp_carry_i_83__1_n_0\,
      O => \gtOp_carry_i_51__1_n_0\
    );
\gtOp_carry_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_84__1_n_0\,
      I1 => \frac0__25_carry__2_n_6\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_5\,
      I5 => \result[22]_i_5_n_0\,
      O => \gtOp_carry_i_52__1_n_0\
    );
\gtOp_carry_i_53__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_14__1_n_0\,
      I3 => p_1_in(18),
      O => \gtOp_carry_i_53__1_n_0\
    );
\gtOp_carry_i_54__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_51__1_n_0\,
      I1 => \gtOp_carry_i_50__1_n_0\,
      I2 => \gtOp_carry_i_52__1_n_0\,
      O => \gtOp_carry_i_54__1_n_0\
    );
\gtOp_carry_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[20]_i_20__1_n_0\,
      I1 => \result[20]_i_19__1_n_0\,
      I2 => \result[20]_i_12__1_n_0\,
      I3 => \gtOp_carry_i_85__1_n_0\,
      I4 => \gtOp_carry_i_86__1_n_0\,
      I5 => \result[20]_i_13__1_n_0\,
      O => \gtOp_carry_i_55__1_n_0\
    );
\gtOp_carry_i_56__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_20__1_n_0\,
      I1 => \result[20]_i_19__1_n_0\,
      I2 => \gtOp_carry_i_87__1_n_0\,
      I3 => \gtOp_carry_i_54__1_n_0\,
      I4 => \result[20]_i_27__1_n_0\,
      I5 => \gtOp_carry_i_88__1_n_0\,
      O => \gtOp_carry_i_56__1_n_0\
    );
\gtOp_carry_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_42__1_n_0\,
      I1 => \gtOp_carry_i_41__1_n_0\,
      I2 => \gtOp_carry_i_26__1_n_0\,
      I3 => \gtOp_carry_i_65__1_n_0\,
      I4 => \gtOp_carry_i_43__1_n_0\,
      I5 => \gtOp_carry_i_19__1_n_0\,
      O => \gtOp_carry_i_57__1_n_0\
    );
\gtOp_carry_i_58__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \gtOp_carry_i_43__1_n_0\,
      I1 => \gtOp_carry_i_46__1_n_0\,
      I2 => \gtOp_carry_i_42__1_n_0\,
      I3 => \gtOp_carry_i_41__1_n_0\,
      I4 => \gtOp_carry_i_89__1_n_0\,
      O => \gtOp_carry_i_58__1_n_0\
    );
\gtOp_carry_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF03AFFFAF"
    )
        port map (
      I0 => \gtOp_carry_i_90__1_n_0\,
      I1 => \gtOp_carry_i_56__1_n_0\,
      I2 => \gtOp_carry_i_91__1_n_0\,
      I3 => \gtOp_carry_i_92__1_n_0\,
      I4 => \gtOp_carry_i_9__1_n_0\,
      I5 => \gtOp_carry_i_93__1_n_0\,
      O => \gtOp_carry_i_59__1_n_0\
    );
\gtOp_carry_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => R(7),
      I1 => L(7),
      I2 => R(6),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => L(6),
      O => \gtOp_carry_i_5__1_n_0\
    );
\gtOp_carry_i_60__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gtOp_carry_i_57__1_n_0\,
      I1 => \gtOp_carry_i_91__1_n_0\,
      I2 => \gtOp_carry_i_93__1_n_0\,
      I3 => \gtOp_carry_i_90__1_n_0\,
      I4 => \gtOp_carry_i_92__1_n_0\,
      O => \gtOp_carry_i_60__1_n_0\
    );
\gtOp_carry_i_61__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[20]_i_9__1_n_0\,
      I1 => \gtOp_carry_i_20__1_n_0\,
      I2 => \gtOp_carry_i_42__1_n_0\,
      I3 => \result[20]_i_3__1_n_0\,
      O => \gtOp_carry_i_61__1_n_0\
    );
\gtOp_carry_i_62__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \gtOp_carry_i_42__1_n_0\,
      I1 => \result[20]_i_3__1_n_0\,
      I2 => \gtOp_carry_i_20__1_n_0\,
      I3 => \gtOp_carry_i_19__1_n_0\,
      O => \gtOp_carry_i_62__1_n_0\
    );
\gtOp_carry_i_63__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \result[19]_i_2__1_n_0\,
      I1 => \result[20]_i_3__1_n_0\,
      I2 => \gtOp_carry_i_47__1_n_0\,
      I3 => \result[20]_i_18__1_n_0\,
      O => \gtOp_carry_i_63__1_n_0\
    );
\gtOp_carry_i_64__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[12]_i_2__1_n_0\,
      I1 => \gtOp_carry_i_51__1_n_0\,
      O => \gtOp_carry_i_64__1_n_0\
    );
\gtOp_carry_i_65__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[14]_i_2__1_n_0\,
      I1 => \result[13]_i_2__1_n_0\,
      O => \gtOp_carry_i_65__1_n_0\
    );
\gtOp_carry_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_24__1_n_0\,
      I1 => \result[20]_i_25__1_n_0\,
      O => \gtOp_carry_i_66__1_n_0\
    );
\gtOp_carry_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_22__1_n_0\,
      I1 => \result[20]_i_23__1_n_0\,
      O => \gtOp_carry_i_67__1_n_0\
    );
\gtOp_carry_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_90__1_n_0\,
      I1 => \gtOp_carry_i_92__1_n_0\,
      O => \gtOp_carry_i_68__1_n_0\
    );
\gtOp_carry_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_92__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      O => \gtOp_carry_i_69__1_n_0\
    );
\gtOp_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      I2 => L(4),
      I3 => \result_reg[30]_i_2__1_n_3\,
      I4 => R(4),
      I5 => \gtOp_carry_i_9__1_n_0\,
      O => \gtOp_carry_i_6__1_n_0\
    );
\gtOp_carry_i_70__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_58__1_n_0\,
      I1 => \gtOp_carry_i_67__1_n_0\,
      I2 => \gtOp_carry_i_66__1_n_0\,
      I3 => \gtOp_carry_i_49__1_n_0\,
      I4 => \gtOp_carry_i_94__1_n_0\,
      I5 => \gtOp_carry_i_95__1_n_0\,
      O => \gtOp_carry_i_70__1_n_0\
    );
\gtOp_carry_i_71__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAC0EA"
    )
        port map (
      I0 => \gtOp_carry_i_96__1_n_0\,
      I1 => \gtOp_carry_i_55__1_n_0\,
      I2 => \gtOp_carry_i_93__1_n_0\,
      I3 => \gtOp_carry_i_97__1_n_0\,
      I4 => \gtOp_carry_i_91__1_n_0\,
      I5 => \gtOp_carry_i_56__1_n_0\,
      O => \gtOp_carry_i_71__1_n_0\
    );
\gtOp_carry_i_72__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \gtOp_carry_i_52__1_n_0\,
      I1 => \gtOp_carry_i_98__1_n_0\,
      I2 => \gtOp_carry_i_64__1_n_0\,
      I3 => \gtOp_carry_i_65__1_n_0\,
      I4 => \gtOp_carry_i_99__1_n_0\,
      I5 => \gtOp_carry_i_61__1_n_0\,
      O => \gtOp_carry_i_72__1_n_0\
    );
\gtOp_carry_i_73__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \gtOp_carry_i_47__1_n_0\,
      I1 => \result[20]_i_18__1_n_0\,
      I2 => \gtOp_carry_i_43__1_n_0\,
      I3 => \gtOp_carry_i_46__1_n_0\,
      I4 => \result[20]_i_3__1_n_0\,
      I5 => \result[19]_i_2__1_n_0\,
      O => \gtOp_carry_i_73__1_n_0\
    );
\gtOp_carry_i_74__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_15__1_n_0\,
      I1 => \result[22]_i_16__1_n_0\,
      I2 => p_1_in(21),
      I3 => \result[22]_i_14__1_n_0\,
      I4 => \result[22]_i_12__1_n_0\,
      I5 => p_0_in0_in(21),
      O => \gtOp_carry_i_74__1_n_0\
    );
\gtOp_carry_i_75__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gtOp_carry_i_93__1_n_0\,
      I1 => \gtOp_carry_i_90__1_n_0\,
      I2 => \gtOp_carry_i_92__1_n_0\,
      O => \gtOp_carry_i_75__1_n_0\
    );
\gtOp_carry_i_76__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_100__1_n_0\,
      I1 => \gtOp_carry_i_101__1_n_0\,
      I2 => \result[20]_i_4__1_n_0\,
      I3 => \gtOp_carry_i_102__1_n_0\,
      I4 => \gtOp_carry_i_103__1_n_0\,
      I5 => \gtOp_carry_i_70__1_n_0\,
      O => \gtOp_carry_i_76__1_n_0\
    );
\gtOp_carry_i_77__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtOp_carry_i_58__1_n_0\,
      I1 => \gtOp_carry_i_61__1_n_0\,
      O => \gtOp_carry_i_77__1_n_0\
    );
\gtOp_carry_i_78__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(19),
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_14__1_n_0\,
      I3 => p_1_in(19),
      O => \gtOp_carry_i_78__1_n_0\
    );
\gtOp_carry_i_79__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_15__1_n_0\,
      I1 => \result[22]_i_16__1_n_0\,
      I2 => p_1_in(20),
      I3 => \result[22]_i_14__1_n_0\,
      I4 => \result[22]_i_12__1_n_0\,
      I5 => p_0_in0_in(20),
      O => \gtOp_carry_i_79__1_n_0\
    );
\gtOp_carry_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D0000"
    )
        port map (
      I0 => R(2),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(2),
      I3 => \gtOp_carry_i_14__1_n_0\,
      I4 => \gtOp_carry_i_12__1_n_0\,
      O => \gtOp_carry_i_7__1_n_0\
    );
\gtOp_carry_i_80__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_15__1_n_0\,
      I1 => \result[22]_i_16__1_n_0\,
      I2 => p_1_in(24),
      I3 => \result[22]_i_14__1_n_0\,
      I4 => \result[22]_i_12__1_n_0\,
      I5 => p_0_in0_in(24),
      O => \gtOp_carry_i_80__1_n_0\
    );
\gtOp_carry_i_81__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_15__1_n_0\,
      I1 => \result[22]_i_16__1_n_0\,
      I2 => p_1_in(11),
      I3 => \result[22]_i_14__1_n_0\,
      I4 => \result[22]_i_12__1_n_0\,
      I5 => p_0_in0_in(11),
      O => \gtOp_carry_i_81__1_n_0\
    );
\gtOp_carry_i_82__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003000300AAAA"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => p_0_in0_in(12),
      I4 => \result[22]_i_12__1_n_0\,
      I5 => \result[22]_i_14__1_n_0\,
      O => \gtOp_carry_i_82__1_n_0\
    );
\gtOp_carry_i_83__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_14__1_n_0\,
      I3 => p_1_in(14),
      O => \gtOp_carry_i_83__1_n_0\
    );
\gtOp_carry_i_84__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003000300AAAA"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => p_0_in0_in(13),
      I4 => \result[22]_i_12__1_n_0\,
      I5 => \result[22]_i_14__1_n_0\,
      O => \gtOp_carry_i_84__1_n_0\
    );
\gtOp_carry_i_85__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[20]_i_17__1_n_0\,
      I2 => \gtOp_carry_i_104__1_n_0\,
      I3 => \result[20]_i_14__1_n_0\,
      I4 => \result[20]_i_6__1_n_0\,
      I5 => \frac0__25_carry_n_5\,
      O => \gtOp_carry_i_85__1_n_0\
    );
\gtOp_carry_i_86__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[20]_i_17__1_n_0\,
      I2 => \gtOp_carry_i_104__1_n_0\,
      I3 => \result[20]_i_14__1_n_0\,
      I4 => \result[20]_i_6__1_n_0\,
      I5 => \frac0__25_carry_n_6\,
      O => \gtOp_carry_i_86__1_n_0\
    );
\gtOp_carry_i_87__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_49__1_n_0\,
      I1 => \result[20]_i_23__1_n_0\,
      I2 => \result[20]_i_22__1_n_0\,
      O => \gtOp_carry_i_87__1_n_0\
    );
\gtOp_carry_i_88__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_25__1_n_0\,
      I1 => \result[20]_i_24__1_n_0\,
      I2 => \result[20]_i_26__1_n_0\,
      O => \gtOp_carry_i_88__1_n_0\
    );
\gtOp_carry_i_89__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_45__1_n_0\,
      I1 => \result[14]_i_2__1_n_0\,
      I2 => \gtOp_carry_i_26__1_n_0\,
      O => \gtOp_carry_i_89__1_n_0\
    );
\gtOp_carry_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A60000"
    )
        port map (
      I0 => \gtOp_carry_i_15__1_n_0\,
      I1 => R(1),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => L(1),
      I4 => \gtOp_carry_i_18__1_n_0\,
      O => \gtOp_carry_i_8__1_n_0\
    );
\gtOp_carry_i_90__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \gtOp_carry_i_73__1_n_0\,
      I1 => \gtOp_carry_i_105__1_n_0\,
      I2 => \gtOp_carry_i_24__1_n_0\,
      I3 => \gtOp_carry_i_89__1_n_0\,
      O => \gtOp_carry_i_90__1_n_0\
    );
\gtOp_carry_i_91__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_9__1_n_0\,
      I1 => \result[12]_i_2__1_n_0\,
      I2 => \gtOp_carry_i_65__1_n_0\,
      I3 => \gtOp_carry_i_43__1_n_0\,
      I4 => \gtOp_carry_i_41__1_n_0\,
      I5 => \gtOp_carry_i_42__1_n_0\,
      O => \gtOp_carry_i_91__1_n_0\
    );
\gtOp_carry_i_92__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \gtOp_carry_i_26__1_n_0\,
      I1 => \gtOp_carry_i_45__1_n_0\,
      I2 => \gtOp_carry_i_73__1_n_0\,
      I3 => \gtOp_carry_i_106__1_n_0\,
      I4 => \gtOp_carry_i_64__1_n_0\,
      I5 => \gtOp_carry_i_65__1_n_0\,
      O => \gtOp_carry_i_92__1_n_0\
    );
\gtOp_carry_i_93__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_43__1_n_0\,
      I1 => \gtOp_carry_i_41__1_n_0\,
      I2 => \gtOp_carry_i_42__1_n_0\,
      I3 => \result[20]_i_9__1_n_0\,
      I4 => \gtOp_carry_i_65__1_n_0\,
      I5 => \gtOp_carry_i_64__1_n_0\,
      O => \gtOp_carry_i_93__1_n_0\
    );
\gtOp_carry_i_94__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_54__1_n_0\,
      I1 => \gtOp_carry_i_105__1_n_0\,
      O => \gtOp_carry_i_94__1_n_0\
    );
\gtOp_carry_i_95__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_21__1_n_0\,
      I1 => \gtOp_carry_i_107__1_n_0\,
      I2 => \gtOp_carry_i_108__1_n_0\,
      I3 => \gtOp_carry_i_23__1_n_0\,
      I4 => \gtOp_carry_i_65__1_n_0\,
      I5 => \gtOp_carry_i_109__1_n_0\,
      O => \gtOp_carry_i_95__1_n_0\
    );
\gtOp_carry_i_96__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[20]_i_12__1_n_0\,
      I1 => \result[20]_i_13__1_n_0\,
      I2 => \gtOp_carry_i_64__1_n_0\,
      I3 => \gtOp_carry_i_110__1_n_0\,
      I4 => \gtOp_carry_i_41__1_n_0\,
      I5 => \gtOp_carry_i_42__1_n_0\,
      O => \gtOp_carry_i_96__1_n_0\
    );
\gtOp_carry_i_97__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_110__1_n_0\,
      I1 => \gtOp_carry_i_41__1_n_0\,
      I2 => \gtOp_carry_i_42__1_n_0\,
      I3 => \gtOp_carry_i_111__1_n_0\,
      I4 => \gtOp_carry_i_109__1_n_0\,
      I5 => \gtOp_carry_i_112__1_n_0\,
      O => \gtOp_carry_i_97__1_n_0\
    );
\gtOp_carry_i_98__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_108__1_n_0\,
      I1 => \gtOp_carry_i_23__1_n_0\,
      O => \gtOp_carry_i_98__1_n_0\
    );
\gtOp_carry_i_99__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_106__1_n_0\,
      I1 => \gtOp_carry_i_87__1_n_0\,
      O => \gtOp_carry_i_99__1_n_0\
    );
\gtOp_carry_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \gtOp_carry_i_19__1_n_0\,
      I1 => \gtOp_carry_i_20__1_n_0\,
      I2 => \gtOp_carry_i_21__1_n_0\,
      I3 => \gtOp_carry_i_22__1_n_0\,
      I4 => \gtOp_carry_i_23__1_n_0\,
      I5 => \gtOp_carry_i_24__1_n_0\,
      O => \gtOp_carry_i_9__1_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in0_in(10),
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(6),
      I1 => L(6),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in0_in(9),
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in0_in(8),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in0_in(7),
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in0_in(14),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in0_in(13),
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in0_in(12),
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in0_in(11),
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in0_in(18),
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in0_in(17),
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in0_in(16),
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in0_in(15),
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in0_in(22),
      O => \i__carry__3_i_1__1_n_0\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in0_in(21),
      O => \i__carry__3_i_2__1_n_0\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in0_in(20),
      O => \i__carry__3_i_3__1_n_0\
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in0_in(19),
      O => \i__carry__3_i_4__1_n_0\
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in0_in(25),
      O => \i__carry__4_i_1__1_n_0\
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in0_in(24),
      O => \i__carry__4_i_2__1_n_0\
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in0_in(23),
      O => \i__carry__4_i_3__1_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in0_in(6),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in0_in(5),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in0_in(4),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in0_in(3),
      O => \i__carry_i_4__5_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => L(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__2_n_0\,
      S(2) => \minusOp_carry_i_2__2_n_0\,
      S(1) => \minusOp_carry_i_3__2_n_0\,
      S(0) => \minusOp_carry_i_4__2_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__2_n_0\,
      S(2) => \minusOp_carry__0_i_2__1_n_0\,
      S(1) => \minusOp_carry__0_i_3__1_n_0\,
      S(0) => \minusOp_carry__0_i_4__2_n_0\
    );
\minusOp_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \minusOp_carry__0_i_1__2_n_0\
    );
\minusOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \minusOp_carry__0_i_2__1_n_0\
    );
\minusOp_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(5),
      I1 => R(5),
      O => \minusOp_carry__0_i_3__1_n_0\
    );
\minusOp_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \minusOp_carry__0_i_4__2_n_0\
    );
\minusOp_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => \minusOp_carry_i_1__2_n_0\
    );
\minusOp_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => \minusOp_carry_i_2__2_n_0\
    );
\minusOp_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => \minusOp_carry_i_3__2_n_0\
    );
\minusOp_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => \minusOp_carry_i_4__2_n_0\
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__0/i__carry_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => R(3 downto 0),
      O(3 downto 0) => minusOp0_in(3 downto 0),
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => R(7 downto 4),
      O(3 downto 0) => minusOp0_in(7 downto 4),
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__3_n_0\,
      S(1) => \i__carry__0_i_3__4_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\minusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__1/i__carry_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(6 downto 3),
      O(3) => \minusOp_inferred__1/i__carry_n_4\,
      O(2) => \minusOp_inferred__1/i__carry_n_5\,
      O(1) => \minusOp_inferred__1/i__carry_n_6\,
      O(0) => \minusOp_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \i__carry_i_2__5_n_0\,
      S(1) => \i__carry_i_3__5_n_0\,
      S(0) => \i__carry_i_4__5_n_0\
    );
\minusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(10 downto 7),
      O(3) => \minusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__5_n_0\,
      S(2) => \i__carry__0_i_2__4_n_0\,
      S(1) => \i__carry__0_i_3__3_n_0\,
      S(0) => \i__carry__0_i_4__5_n_0\
    );
\minusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(14 downto 11),
      O(3) => \minusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__1_n_0\,
      S(2) => \i__carry__1_i_2__1_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\minusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(18 downto 15),
      O(3) => \minusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__1_n_0\,
      S(2) => \i__carry__2_i_2__1_n_0\,
      S(1) => \i__carry__2_i_3__1_n_0\,
      S(0) => \i__carry__2_i_4__1_n_0\
    );
\minusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(22 downto 19),
      O(3) => \minusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__1_n_0\,
      S(2) => \i__carry__3_i_2__1_n_0\,
      S(1) => \i__carry__3_i_3__1_n_0\,
      S(0) => \i__carry__3_i_4__1_n_0\
    );
\minusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__3_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__4_n_0\,
      CO(2) => \NLW_minusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \minusOp_inferred__1/i__carry__4_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(25 downto 23),
      O(3) => \NLW_minusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3),
      O(2) => \minusOp_inferred__1/i__carry__4_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__4_n_7\,
      S(3) => '1',
      S(2) => \i__carry__4_i_1__1_n_0\,
      S(1) => \i__carry__4_i_2__1_n_0\,
      S(0) => \i__carry__4_i_3__1_n_0\
    );
\numA[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \numA[31]_i_3__1_n_0\,
      I2 => \out\(3),
      I3 => \numA[31]_i_4__1_n_0\,
      O => \^numb_reg[0]\
    );
\numA[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0F0C0B8BBB888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(2),
      I2 => done_mul,
      I3 => \out\(1),
      I4 => control_i_1,
      I5 => \out\(0),
      O => \numA[31]_i_3__1_n_0\
    );
\numA[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(0),
      I2 => done_mul,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \numA[31]_i_4__1_n_0\
    );
\numB[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20022202"
    )
        port map (
      I0 => \^numb_reg[0]\,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(0),
      O => \numB_reg[2]\
    );
\result[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \result[0]_i_2__1_n_0\,
      I1 => \result[0]_i_3__1_n_0\,
      I2 => \result[22]_i_3__1_n_0\,
      I3 => done_i,
      I4 => \^sample_out_reg[31]\(0),
      O => \result[0]_i_1__1_n_0\
    );
\result[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC0FAC0FAC0EAC0"
    )
        port map (
      I0 => \result[22]_i_16__1_n_0\,
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_9__1_n_0\,
      I3 => \result[22]_i_8__1_n_0\,
      I4 => sign_A,
      I5 => sign_B,
      O => \result[0]_i_2__1_n_0\
    );
\result[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000DDD0DDD0DDD0D"
    )
        port map (
      I0 => plusOp(3),
      I1 => \result[22]_i_7__1_n_0\,
      I2 => p_1_in(3),
      I3 => \result[22]_i_4__1_n_0\,
      I4 => \result[10]_i_2__1_n_0\,
      I5 => p_0_in0_in(3),
      O => \result[0]_i_3__1_n_0\
    );
\result[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D580D580FFFFD580"
    )
        port map (
      I0 => \result[22]_i_4__1_n_0\,
      I1 => p_0_in0_in(13),
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_1_in(13),
      I4 => plusOp(13),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[10]_i_1__1_n_0\
    );
\result[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[22]_i_16__1_n_0\,
      I1 => \result[10]_i_3__1_n_0\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(5),
      I5 => R(2),
      O => \result[10]_i_2__1_n_0\
    );
\result[10]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => R(7),
      I1 => R(1),
      I2 => R(0),
      I3 => R(6),
      O => \result[10]_i_3__1_n_0\
    );
\result[11]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_51__1_n_0\,
      I4 => \gtOp_carry_i_52__1_n_0\,
      O => \result[11]_i_10__1_n_0\
    );
\result[11]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[11]_i_15__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[15]_i_15__1_n_0\,
      I3 => \result[11]_i_17__1_n_0\,
      I4 => \result[15]_i_17__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[11]_i_11__1_n_0\
    );
\result[11]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_52__1_n_0\,
      I4 => \gtOp_carry_i_50__1_n_0\,
      O => \result[11]_i_12__1_n_0\
    );
\result[11]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[11]_i_16__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[15]_i_16__1_n_0\,
      I3 => \result[11]_i_18__1_n_0\,
      I4 => \result[15]_i_18__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[11]_i_13__1_n_0\
    );
\result[11]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_50__1_n_0\,
      I4 => \gtOp_carry_i_49__1_n_0\,
      O => \result[11]_i_14__1_n_0\
    );
\result[11]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_25__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      O => \result[11]_i_15__1_n_0\
    );
\result[11]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_26__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      O => \result[11]_i_16__1_n_0\
    );
\result[11]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_27__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      O => \result[11]_i_17__1_n_0\
    );
\result[11]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_20__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      O => \result[11]_i_18__1_n_0\
    );
\result[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444544FFFF4544"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => p_0_in0_in(14),
      I2 => \result[22]_i_4__1_n_0\,
      I3 => p_1_in(14),
      I4 => plusOp(14),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[11]_i_1__1_n_0\
    );
\result[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_13__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[11]_i_7__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_8__1_n_0\,
      O => \L__0\(14)
    );
\result[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_7__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[11]_i_9__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_10__1_n_0\,
      O => \L__0\(13)
    );
\result[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_9__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[11]_i_11__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_12__1_n_0\,
      O => \L__0\(12)
    );
\result[11]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_11__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[11]_i_13__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_14__1_n_0\,
      O => \L__0\(11)
    );
\result[11]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_17__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[19]_i_19__1_n_0\,
      I3 => \result[11]_i_15__1_n_0\,
      I4 => \result[15]_i_15__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[11]_i_7__1_n_0\
    );
\result[11]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[12]_i_2__1_n_0\,
      I4 => \gtOp_carry_i_51__1_n_0\,
      O => \result[11]_i_8__1_n_0\
    );
\result[11]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_18__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[19]_i_20__1_n_0\,
      I3 => \result[11]_i_16__1_n_0\,
      I4 => \result[15]_i_16__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[11]_i_9__1_n_0\
    );
\result[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(15),
      I1 => \result[20]_i_2__1_n_0\,
      I2 => \result[22]_i_5_n_0\,
      I3 => \result[12]_i_2__1_n_0\,
      O => \result[12]_i_1__1_n_0\
    );
\result[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__2_n_4\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_7\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \result[12]_i_3__1_n_0\,
      O => \result[12]_i_2__1_n_0\
    );
\result[12]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_14__1_n_0\,
      I3 => p_1_in(15),
      O => \result[12]_i_3__1_n_0\
    );
\result[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[13]_i_2__1_n_0\,
      I2 => plusOp(16),
      I3 => \result[22]_i_7__1_n_0\,
      O => \result[13]_i_1__1_n_0\
    );
\result[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_7\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_6\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \result[13]_i_3__1_n_0\,
      O => \result[13]_i_2__1_n_0\
    );
\result[13]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_14__1_n_0\,
      I3 => p_1_in(16),
      O => \result[13]_i_3__1_n_0\
    );
\result[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(17),
      I1 => \result[20]_i_2__1_n_0\,
      I2 => \result[22]_i_5_n_0\,
      I3 => \result[14]_i_2__1_n_0\,
      O => \result[14]_i_1__1_n_0\
    );
\result[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_6\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_5\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \result[14]_i_3__1_n_0\,
      O => \result[14]_i_2__1_n_0\
    );
\result[14]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_14__1_n_0\,
      I3 => p_1_in(17),
      O => \result[14]_i_3__1_n_0\
    );
\result[15]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_26__1_n_0\,
      I4 => \result[14]_i_2__1_n_0\,
      O => \result[15]_i_10__1_n_0\
    );
\result[15]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_15__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[19]_i_17__1_n_0\,
      I3 => \result[15]_i_17__1_n_0\,
      I4 => \result[19]_i_19__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[15]_i_11__1_n_0\
    );
\result[15]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[14]_i_2__1_n_0\,
      I4 => \result[13]_i_2__1_n_0\,
      O => \result[15]_i_12__1_n_0\
    );
\result[15]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_16__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[19]_i_18__1_n_0\,
      I3 => \result[15]_i_18__1_n_0\,
      I4 => \result[19]_i_20__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[15]_i_13__1_n_0\
    );
\result[15]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[13]_i_2__1_n_0\,
      I4 => \result[12]_i_2__1_n_0\,
      O => \result[15]_i_14__1_n_0\
    );
\result[15]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \result[3]_i_20__1_n_0\,
      I1 => \gtOp_carry_i_10__1_n_0\,
      I2 => \gtOp_carry_i_49__1_n_0\,
      O => \result[15]_i_15__1_n_0\
    );
\result[15]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000022222222"
    )
        port map (
      I0 => \result[20]_i_22__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \frac0__25_carry_n_5\,
      I3 => \result[23]_i_5__1_n_0\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \gtOp_carry_i_10__1_n_0\,
      O => \result[15]_i_16__1_n_0\
    );
\result[15]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000022222222"
    )
        port map (
      I0 => \result[20]_i_23__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \frac0__25_carry_n_6\,
      I3 => \result[23]_i_5__1_n_0\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \gtOp_carry_i_10__1_n_0\,
      O => \result[15]_i_17__1_n_0\
    );
\result[15]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3022"
    )
        port map (
      I0 => \result[20]_i_24__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \result[22]_i_59__1_n_0\,
      I3 => \gtOp_carry_i_10__1_n_0\,
      O => \result[15]_i_18__1_n_0\
    );
\result[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444544FFFF4544"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => p_0_in0_in(18),
      I2 => \result[22]_i_4__1_n_0\,
      I3 => p_1_in(18),
      I4 => plusOp(18),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[15]_i_1__1_n_0\
    );
\result[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_15__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[15]_i_7__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_8__1_n_0\,
      O => \L__0\(18)
    );
\result[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_7__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[15]_i_9__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_10__1_n_0\,
      O => \L__0\(17)
    );
\result[15]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_9__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[15]_i_11__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_12__1_n_0\,
      O => \L__0\(16)
    );
\result[15]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_11__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[15]_i_13__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_14__1_n_0\,
      O => \L__0\(15)
    );
\result[15]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_19__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_56__1_n_0\,
      I3 => \result[15]_i_15__1_n_0\,
      I4 => \result[19]_i_17__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[15]_i_7__1_n_0\
    );
\result[15]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_45__1_n_0\,
      I4 => \gtOp_carry_i_26__1_n_0\,
      O => \result[15]_i_8__1_n_0\
    );
\result[15]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_20__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_57__1_n_0\,
      I3 => \result[15]_i_16__1_n_0\,
      I4 => \result[19]_i_18__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[15]_i_9__1_n_0\
    );
\result[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444544FFFF4544"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result[22]_i_4__1_n_0\,
      I3 => p_1_in(19),
      I4 => plusOp(19),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[16]_i_1__1_n_0\
    );
\result[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(20),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => p_1_in(20),
      I3 => \result[22]_i_5_n_0\,
      I4 => plusOp(20),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[17]_i_1__1_n_0\
    );
\result[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => p_1_in(21),
      I3 => \result[22]_i_5_n_0\,
      I4 => plusOp(21),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[18]_i_1__1_n_0\
    );
\result[19]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_3__1_n_0\,
      I4 => \result[19]_i_2__1_n_0\,
      O => \result[19]_i_10__1_n_0\
    );
\result[19]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_57__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_53__1_n_0\,
      I3 => \result[19]_i_18__1_n_0\,
      I4 => \result[22]_i_51__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[19]_i_11__1_n_0\
    );
\result[19]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[19]_i_2__1_n_0\,
      I4 => \gtOp_carry_i_43__1_n_0\,
      O => \result[19]_i_12__1_n_0\
    );
\result[19]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_17__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_47__1_n_0\,
      I3 => \result[19]_i_19__1_n_0\,
      I4 => \result[22]_i_56__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[19]_i_13__1_n_0\
    );
\result[19]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_43__1_n_0\,
      I4 => \gtOp_carry_i_46__1_n_0\,
      O => \result[19]_i_14__1_n_0\
    );
\result[19]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_18__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_51__1_n_0\,
      I3 => \result[19]_i_20__1_n_0\,
      I4 => \result[22]_i_57__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[19]_i_15__1_n_0\
    );
\result[19]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_46__1_n_0\,
      I4 => \gtOp_carry_i_45__1_n_0\,
      O => \result[19]_i_16__1_n_0\
    );
\result[19]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_25__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      I3 => \result[12]_i_2__1_n_0\,
      O => \result[19]_i_17__1_n_0\
    );
\result[19]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_26__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      I3 => \gtOp_carry_i_51__1_n_0\,
      O => \result[19]_i_18__1_n_0\
    );
\result[19]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_27__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      I3 => \gtOp_carry_i_52__1_n_0\,
      O => \result[19]_i_19__1_n_0\
    );
\result[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[19]_i_2__1_n_0\,
      I2 => plusOp(22),
      I3 => \result[22]_i_7__1_n_0\,
      O => \result[19]_i_1__1_n_0\
    );
\result[19]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_20__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      I3 => \gtOp_carry_i_50__1_n_0\,
      O => \result[19]_i_20__1_n_0\
    );
\result[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__4_n_5\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__3_n_4\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \result[19]_i_4__1_n_0\,
      O => \result[19]_i_2__1_n_0\
    );
\result[19]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(22),
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_14__1_n_0\,
      I3 => p_1_in(22),
      O => \result[19]_i_4__1_n_0\
    );
\result[19]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_43__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[19]_i_9__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_10__1_n_0\,
      O => \L__0\(22)
    );
\result[19]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_9__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[19]_i_11__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_12__1_n_0\,
      O => \L__0\(21)
    );
\result[19]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_11__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[19]_i_13__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_14__1_n_0\,
      O => \L__0\(20)
    );
\result[19]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_13__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[19]_i_15__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_16__1_n_0\,
      O => \L__0\(19)
    );
\result[19]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_56__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_49__1_n_0\,
      I3 => \result[19]_i_17__1_n_0\,
      I4 => \result[22]_i_47__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[19]_i_9__1_n_0\
    );
\result[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_0_in0_in(4),
      I4 => plusOp(4),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[1]_i_1__1_n_0\
    );
\result[20]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gtOp_carry_i_47__1_n_0\,
      I1 => \result[20]_i_18__1_n_0\,
      I2 => \result[20]_i_3__1_n_0\,
      I3 => \result[19]_i_2__1_n_0\,
      I4 => \gtOp_carry_i_43__1_n_0\,
      O => \result[20]_i_10__1_n_0\
    );
\result[20]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \result[20]_i_19__1_n_0\,
      I1 => \result[20]_i_20__1_n_0\,
      I2 => \result[22]_i_5_n_0\,
      I3 => \result[23]_i_5__1_n_0\,
      I4 => \frac0__25_carry_n_7\,
      I5 => \result[20]_i_21__1_n_0\,
      O => \result[20]_i_11__1_n_0\
    );
\result[20]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_22__1_n_0\,
      I1 => \result[20]_i_23__1_n_0\,
      I2 => \result[20]_i_24__1_n_0\,
      I3 => \gtOp_carry_i_52__1_n_0\,
      I4 => \gtOp_carry_i_50__1_n_0\,
      I5 => \gtOp_carry_i_49__1_n_0\,
      O => \result[20]_i_12__1_n_0\
    );
\result[20]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_25__1_n_0\,
      I1 => \result[20]_i_26__1_n_0\,
      I2 => \result[20]_i_27__1_n_0\,
      O => \result[20]_i_13__1_n_0\
    );
\result[20]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F66"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      I2 => R(5),
      I3 => L(5),
      O => \result[20]_i_14__1_n_0\
    );
\result[20]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R(0),
      I1 => L(0),
      O => \result[20]_i_15__1_n_0\
    );
\result[20]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \result[20]_i_16__1_n_0\
    );
\result[20]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      I2 => R(6),
      I3 => L(6),
      I4 => R(5),
      I5 => L(5),
      O => \result[20]_i_17__1_n_0\
    );
\result[20]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111F1100000000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_5\,
      I1 => \frac0__25_carry__5_n_6\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__4_n_5\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_18__1_n_0\
    );
\result[20]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_28__1_n_0\,
      I1 => \frac0__25_carry_n_4\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_7\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_19__1_n_0\
    );
\result[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(23),
      I1 => \result[20]_i_2__1_n_0\,
      I2 => \result[22]_i_5_n_0\,
      I3 => \result[20]_i_3__1_n_0\,
      O => \result[20]_i_1__1_n_0\
    );
\result[20]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_29__1_n_0\,
      I1 => \frac0__25_carry__0_n_7\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_6\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_20__1_n_0\
    );
\result[20]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE0E00000000"
    )
        port map (
      I0 => \frac0__25_carry_n_6\,
      I1 => \frac0__25_carry_n_5\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \result[20]_i_14__1_n_0\,
      I4 => \result[23]_i_9__1_n_0\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_21__1_n_0\
    );
\result[20]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_30__1_n_0\,
      I1 => \frac0__25_carry__1_n_5\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_4\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_22__1_n_0\
    );
\result[20]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_31__1_n_0\,
      I1 => \frac0__25_carry__1_n_6\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_5\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_23__1_n_0\
    );
\result[20]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_32__1_n_0\,
      I1 => \frac0__25_carry__1_n_7\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_6\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_24__1_n_0\
    );
\result[20]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A888088"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \frac0__25_carry__0_n_4\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_7\,
      I5 => \result[20]_i_33__1_n_0\,
      O => \result[20]_i_25__1_n_0\
    );
\result[20]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_34__1_n_0\,
      I1 => \frac0__25_carry__0_n_5\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_4\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_26__1_n_0\
    );
\result[20]_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_35__1_n_0\,
      I1 => \frac0__25_carry__0_n_6\,
      I2 => \result[20]_i_5__1_n_0\,
      I3 => \result[20]_i_6__1_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_5\,
      I5 => \result[22]_i_5_n_0\,
      O => \result[20]_i_27__1_n_0\
    );
\result[20]_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => \result[22]_i_12__1_n_0\,
      I4 => \result[22]_i_14__1_n_0\,
      I5 => p_1_in(3),
      O => \result[20]_i_28__1_n_0\
    );
\result[20]_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => \result[22]_i_12__1_n_0\,
      I4 => \result[22]_i_14__1_n_0\,
      I5 => p_1_in(4),
      O => \result[20]_i_29__1_n_0\
    );
\result[20]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \result[20]_i_4__1_n_0\,
      I3 => gtOp,
      O => \result[20]_i_2__1_n_0\
    );
\result[20]_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003000300AAAA"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => p_0_in0_in(10),
      I4 => \result[22]_i_12__1_n_0\,
      I5 => \result[22]_i_14__1_n_0\,
      O => \result[20]_i_30__1_n_0\
    );
\result[20]_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(9),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => \result[22]_i_12__1_n_0\,
      I4 => \result[22]_i_14__1_n_0\,
      I5 => p_1_in(9),
      O => \result[20]_i_31__1_n_0\
    );
\result[20]_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003000300AAAA"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => p_0_in0_in(8),
      I4 => \result[22]_i_12__1_n_0\,
      I5 => \result[22]_i_14__1_n_0\,
      O => \result[20]_i_32__1_n_0\
    );
\result[20]_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(7),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => \result[22]_i_12__1_n_0\,
      I4 => \result[22]_i_14__1_n_0\,
      I5 => p_1_in(7),
      O => \result[20]_i_33__1_n_0\
    );
\result[20]_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(6),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => \result[22]_i_12__1_n_0\,
      I4 => \result[22]_i_14__1_n_0\,
      I5 => p_1_in(6),
      O => \result[20]_i_34__1_n_0\
    );
\result[20]_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FF02020200"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => \result[22]_i_15__1_n_0\,
      I2 => \result[22]_i_16__1_n_0\,
      I3 => \result[22]_i_12__1_n_0\,
      I4 => \result[22]_i_14__1_n_0\,
      I5 => p_1_in(5),
      O => \result[20]_i_35__1_n_0\
    );
\result[20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__4_n_4\,
      I1 => \result[20]_i_5__1_n_0\,
      I2 => \result[20]_i_6__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_7\,
      I4 => \result[22]_i_5_n_0\,
      I5 => \result[20]_i_7__1_n_0\,
      O => \result[20]_i_3__1_n_0\
    );
\result[20]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \result[20]_i_8__1_n_0\,
      I1 => \result[20]_i_9__1_n_0\,
      I2 => \result[20]_i_10__1_n_0\,
      I3 => \result[20]_i_11__1_n_0\,
      I4 => \result[20]_i_12__1_n_0\,
      I5 => \result[20]_i_13__1_n_0\,
      O => \result[20]_i_4__1_n_0\
    );
\result[20]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \result[20]_i_14__1_n_0\,
      I1 => \result[20]_i_15__1_n_0\,
      I2 => \result[20]_i_16__1_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[20]_i_17__1_n_0\,
      O => \result[20]_i_5__1_n_0\
    );
\result[20]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      I2 => R(2),
      I3 => L(2),
      I4 => R(3),
      I5 => L(3),
      O => \result[20]_i_6__1_n_0\
    );
\result[20]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_14__1_n_0\,
      I3 => p_1_in(23),
      O => \result[20]_i_7__1_n_0\
    );
\result[20]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[13]_i_2__1_n_0\,
      I1 => \result[14]_i_2__1_n_0\,
      I2 => \gtOp_carry_i_51__1_n_0\,
      I3 => \result[12]_i_2__1_n_0\,
      O => \result[20]_i_8__1_n_0\
    );
\result[20]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_46__1_n_0\,
      I1 => \gtOp_carry_i_45__1_n_0\,
      I2 => \gtOp_carry_i_26__1_n_0\,
      O => \result[20]_i_9__1_n_0\
    );
\result[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => p_1_in(24),
      I3 => \result[22]_i_5_n_0\,
      I4 => plusOp(24),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[21]_i_1__1_n_0\
    );
\result[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \result[22]_i_3__1_n_0\,
      I1 => done_i,
      O => \result[22]_i_1_n_0\
    );
\result[22]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \result[23]_i_2__1_n_0\,
      I1 => \result[30]_i_4__1_n_0\,
      I2 => isSUB_stg2,
      I3 => \result[22]_i_22__1_n_0\,
      I4 => \result[24]_i_2__1_n_0\,
      I5 => \result[25]_i_2__1_n_0\,
      O => \result[22]_i_10__1_n_0\
    );
\result[22]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEFFE"
    )
        port map (
      I0 => \result[22]_i_23__1_n_0\,
      I1 => \result[28]_i_2__1_n_0\,
      I2 => \result[30]_i_8__1_n_0\,
      I3 => \result[22]_i_24__1_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[22]_i_25__1_n_0\,
      O => \result[22]_i_11__1_n_0\
    );
\result[22]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \result[22]_i_26__1_n_0\,
      I1 => \result[22]_i_27__1_n_0\,
      I2 => \result[22]_i_28__1_n_0\,
      I3 => \result[22]_i_29__1_n_0\,
      I4 => \result[22]_i_30__1_n_0\,
      I5 => \result[22]_i_31__1_n_0\,
      O => \result[22]_i_12__1_n_0\
    );
\result[22]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(7),
      I1 => L(0),
      I2 => L(6),
      I3 => L(1),
      O => \result[22]_i_13__1_n_0\
    );
\result[22]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(2),
      I1 => L(5),
      I2 => L(3),
      I3 => L(4),
      I4 => \result[22]_i_13__1_n_0\,
      O => \result[22]_i_14__1_n_0\
    );
\result[22]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => R(2),
      I1 => R(5),
      I2 => R(3),
      I3 => R(4),
      I4 => \result[10]_i_3__1_n_0\,
      O => \result[22]_i_15__1_n_0\
    );
\result[22]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[22]_i_32__1_n_0\,
      I1 => \result[22]_i_33__1_n_0\,
      I2 => \result[22]_i_34__1_n_0\,
      I3 => \result[22]_i_35__1_n_0\,
      I4 => \result[22]_i_36__1_n_0\,
      I5 => \result[22]_i_37__1_n_0\,
      O => \result[22]_i_16__1_n_0\
    );
\result[22]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_38__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[22]_i_39__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_40__1_n_0\,
      O => \L__0\(25)
    );
\result[22]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_39__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[22]_i_41__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_42__1_n_0\,
      O => \L__0\(24)
    );
\result[22]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_41__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[22]_i_43__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_44__1_n_0\,
      O => \L__0\(23)
    );
\result[22]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => R(5),
      I1 => R(4),
      I2 => R(7),
      I3 => R(6),
      O => \result[22]_i_20__1_n_0\
    );
\result[22]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => L(5),
      I1 => L(4),
      I2 => L(7),
      I3 => L(6),
      O => \result[22]_i_21__1_n_0\
    );
\result[22]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA9AAAAA"
    )
        port map (
      I0 => \result[30]_i_5__1_n_0\,
      I1 => \result[30]_i_6__1_n_0\,
      I2 => p_3_in(3),
      I3 => \result[28]_i_3__1_n_0\,
      I4 => p_3_in(4),
      I5 => \result[30]_i_8__1_n_0\,
      O => \result[22]_i_22__1_n_0\
    );
\result[22]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F115F4F5F1F5F11"
    )
        port map (
      I0 => \result[22]_i_45__1_n_0\,
      I1 => p_3_in(4),
      I2 => \result[22]_i_46__1_n_0\,
      I3 => isSUB_stg2,
      I4 => \result[28]_i_3__1_n_0\,
      I5 => p_3_in(3),
      O => \result[22]_i_23__1_n_0\
    );
\result[22]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => R(5),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(5),
      I3 => p_3_in(3),
      I4 => \result[28]_i_3__1_n_0\,
      I5 => p_3_in(4),
      O => \result[22]_i_24__1_n_0\
    );
\result[22]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__1_n_0\,
      I1 => \result_reg[29]_i_3__1_n_5\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_25__1_n_0\
    );
\result[22]_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in0_in(22),
      I1 => p_0_in0_in(23),
      I2 => p_0_in0_in(4),
      O => \result[22]_i_26__1_n_0\
    );
\result[22]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(10),
      I1 => p_0_in0_in(8),
      I2 => p_0_in0_in(6),
      I3 => p_0_in0_in(3),
      O => \result[22]_i_27__1_n_0\
    );
\result[22]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => p_0_in0_in(17),
      I2 => p_0_in0_in(13),
      I3 => p_0_in0_in(11),
      O => \result[22]_i_28__1_n_0\
    );
\result[22]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => p_0_in0_in(5),
      I2 => p_0_in0_in(25),
      I3 => p_0_in0_in(21),
      O => \result[22]_i_29__1_n_0\
    );
\result[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(25),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => p_1_in(25),
      I3 => \result[22]_i_5_n_0\,
      I4 => plusOp(25),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[22]_i_2__1_n_0\
    );
\result[22]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => p_0_in0_in(12),
      I2 => p_0_in0_in(20),
      I3 => p_0_in0_in(16),
      O => \result[22]_i_30__1_n_0\
    );
\result[22]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in0_in(19),
      I1 => p_0_in0_in(7),
      I2 => p_0_in0_in(18),
      I3 => p_0_in0_in(9),
      O => \result[22]_i_31__1_n_0\
    );
\result[22]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(24),
      I3 => p_1_in(5),
      O => \result[22]_i_32__1_n_0\
    );
\result[22]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_1_in(14),
      I2 => p_1_in(10),
      I3 => p_1_in(7),
      O => \result[22]_i_33__1_n_0\
    );
\result[22]_i_34__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(19),
      I2 => p_1_in(8),
      O => \result[22]_i_34__1_n_0\
    );
\result[22]_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_1_in(6),
      I2 => p_1_in(16),
      I3 => p_1_in(4),
      O => \result[22]_i_35__1_n_0\
    );
\result[22]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_1_in(13),
      I2 => p_1_in(22),
      I3 => p_1_in(12),
      O => \result[22]_i_36__1_n_0\
    );
\result[22]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_1_in(15),
      I2 => p_1_in(23),
      I3 => p_1_in(20),
      O => \result[22]_i_37__1_n_0\
    );
\result[22]_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAF008F"
    )
        port map (
      I0 => \gtOp_carry_i_14__1_n_0\,
      I1 => \result[22]_i_47__1_n_0\,
      I2 => \result[22]_i_48__1_n_0\,
      I3 => \gtOp_carry_i_15__1_n_0\,
      I4 => \result[22]_i_49__1_n_0\,
      I5 => \result[22]_i_50__1_n_0\,
      O => \result[22]_i_38__1_n_0\
    );
\result[22]_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \result[22]_i_51__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_52__1_n_0\,
      I3 => \result[22]_i_53__1_n_0\,
      I4 => \result[22]_i_54__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[22]_i_39__1_n_0\
    );
\result[22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFABFFABFFABFFB"
    )
        port map (
      I0 => \result[0]_i_2__1_n_0\,
      I1 => isSUB_stg2,
      I2 => \result[22]_i_8__1_n_0\,
      I3 => \result[22]_i_9__1_n_0\,
      I4 => \result[22]_i_10__1_n_0\,
      I5 => \result[22]_i_11__1_n_0\,
      O => \result[22]_i_3__1_n_0\
    );
\result[22]_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \frac0__25_carry__5_n_5\,
      I4 => \result[22]_i_55__1_n_0\,
      O => \result[22]_i_40__1_n_0\
    );
\result[22]_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00FFFFB8B8B8B8"
    )
        port map (
      I0 => \result[22]_i_56__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_49__1_n_0\,
      I3 => \result[22]_i_47__1_n_0\,
      I4 => \result[22]_i_48__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[22]_i_41__1_n_0\
    );
\result[22]_i_42__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF007F"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_47__1_n_0\,
      I4 => \result[22]_i_55__1_n_0\,
      O => \result[22]_i_42__1_n_0\
    );
\result[22]_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_51__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[22]_i_52__1_n_0\,
      I3 => \result[22]_i_57__1_n_0\,
      I4 => \result[22]_i_53__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[22]_i_43__1_n_0\
    );
\result[22]_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0080"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_47__1_n_0\,
      I4 => \result[20]_i_3__1_n_0\,
      O => \result[22]_i_44__1_n_0\
    );
\result[22]_i_45__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__1_n_0\,
      I1 => \result_reg[29]_i_3__1_n_7\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_45__1_n_0\
    );
\result[22]_i_46__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__1_n_0\,
      I1 => \result_reg[26]_i_3__1_n_4\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_46__1_n_0\
    );
\result[22]_i_47__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__1_n_0\,
      I1 => \result[20]_i_19__1_n_0\,
      I2 => \gtOp_carry_i_45__1_n_0\,
      I3 => \gtOp_carry_i_29__1_n_0\,
      I4 => \gtOp_carry_i_49__1_n_0\,
      O => \result[22]_i_47__1_n_0\
    );
\result[22]_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070707"
    )
        port map (
      I0 => \result[20]_i_25__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \result[20]_i_3__1_n_0\,
      I3 => \result[12]_i_2__1_n_0\,
      I4 => \gtOp_carry_i_10__1_n_0\,
      O => \result[22]_i_48__1_n_0\
    );
\result[22]_i_49__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__1_n_0\,
      I1 => \result[20]_i_27__1_n_0\,
      I2 => \gtOp_carry_i_43__1_n_0\,
      I3 => \gtOp_carry_i_29__1_n_0\,
      I4 => \gtOp_carry_i_52__1_n_0\,
      O => \result[22]_i_49__1_n_0\
    );
\result[22]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[22]_i_12__1_n_0\,
      I1 => \result[22]_i_13__1_n_0\,
      I2 => L(4),
      I3 => L(3),
      I4 => L(5),
      I5 => L(2),
      O => \result[22]_i_4__1_n_0\
    );
\result[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \result[22]_i_14__1_n_0\,
      I1 => \result[22]_i_12__1_n_0\,
      I2 => \result[22]_i_15__1_n_0\,
      I3 => \result[22]_i_16__1_n_0\,
      O => \result[22]_i_5_n_0\
    );
\result[22]_i_50__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__1_n_0\,
      I1 => \result[20]_i_23__1_n_0\,
      I2 => \result[22]_i_55__1_n_0\,
      I3 => \result[22]_i_58__1_n_0\,
      I4 => \gtOp_carry_i_10__1_n_0\,
      O => \result[22]_i_50__1_n_0\
    );
\result[22]_i_51__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF02222"
    )
        port map (
      I0 => \result[20]_i_22__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \gtOp_carry_i_26__1_n_0\,
      I3 => \gtOp_carry_i_85__1_n_0\,
      I4 => \gtOp_carry_i_29__1_n_0\,
      O => \result[22]_i_51__1_n_0\
    );
\result[22]_i_52__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__1_n_0\,
      I1 => \result[20]_i_26__1_n_0\,
      I2 => \result[19]_i_2__1_n_0\,
      I3 => \gtOp_carry_i_10__1_n_0\,
      I4 => \gtOp_carry_i_51__1_n_0\,
      O => \result[22]_i_52__1_n_0\
    );
\result[22]_i_53__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__1_n_0\,
      I1 => \result[20]_i_20__1_n_0\,
      I2 => \gtOp_carry_i_46__1_n_0\,
      I3 => \gtOp_carry_i_29__1_n_0\,
      I4 => \gtOp_carry_i_50__1_n_0\,
      O => \result[22]_i_53__1_n_0\
    );
\result[22]_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAF0EA00EAFFEAFF"
    )
        port map (
      I0 => \result[13]_i_2__1_n_0\,
      I1 => \result[22]_i_59__1_n_0\,
      I2 => \gtOp_carry_i_9__1_n_0\,
      I3 => \gtOp_carry_i_10__1_n_0\,
      I4 => \result[20]_i_24__1_n_0\,
      I5 => \gtOp_carry_i_47__1_n_0\,
      O => \result[22]_i_54__1_n_0\
    );
\result[22]_i_55__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => \frac0__25_carry__5_n_6\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \minusOp_inferred__1/i__carry__4_n_5\,
      I3 => \result[22]_i_5_n_0\,
      I4 => \result[22]_i_60__1_n_0\,
      O => \result[22]_i_55__1_n_0\
    );
\result[22]_i_56__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"220F"
    )
        port map (
      I0 => \result[20]_i_23__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \result[22]_i_58__1_n_0\,
      I3 => \gtOp_carry_i_10__1_n_0\,
      O => \result[22]_i_56__1_n_0\
    );
\result[22]_i_57__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00EAEA"
    )
        port map (
      I0 => \result[13]_i_2__1_n_0\,
      I1 => \result[22]_i_59__1_n_0\,
      I2 => \gtOp_carry_i_9__1_n_0\,
      I3 => \result[20]_i_24__1_n_0\,
      I4 => \gtOp_carry_i_10__1_n_0\,
      O => \result[22]_i_57__1_n_0\
    );
\result[22]_i_58__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \result[14]_i_2__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \result[22]_i_5_n_0\,
      I3 => \result[23]_i_5__1_n_0\,
      I4 => \frac0__25_carry_n_6\,
      O => \result[22]_i_58__1_n_0\
    );
\result[22]_i_59__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry_n_7\,
      O => \result[22]_i_59__1_n_0\
    );
\result[22]_i_60__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => p_1_in(25),
      I2 => \result[22]_i_4__1_n_0\,
      I3 => p_0_in0_in(25),
      O => \result[22]_i_60__1_n_0\
    );
\result[22]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[20]_i_2__1_n_0\,
      O => \result[22]_i_7__1_n_0\
    );
\result[22]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => R(1),
      I1 => R(0),
      I2 => R(2),
      I3 => R(3),
      I4 => \result[22]_i_20__1_n_0\,
      O => \result[22]_i_8__1_n_0\
    );
\result[22]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => L(2),
      I3 => L(3),
      I4 => \result[22]_i_21__1_n_0\,
      O => \result[22]_i_9__1_n_0\
    );
\result[23]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFF7FFF7FFF7"
    )
        port map (
      I0 => \result[19]_i_2__1_n_0\,
      I1 => \result[20]_i_3__1_n_0\,
      I2 => \gtOp_carry_i_47__1_n_0\,
      I3 => \result[22]_i_5_n_0\,
      I4 => \result[23]_i_5__1_n_0\,
      I5 => \frac0__25_carry__5_n_5\,
      O => \result[23]_i_10__1_n_0\
    );
\result[23]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \result[20]_i_19__1_n_0\,
      I1 => \result[22]_i_5_n_0\,
      I2 => \result[23]_i_5__1_n_0\,
      I3 => \frac0__25_carry_n_5\,
      I4 => \result[20]_i_20__1_n_0\,
      I5 => \result[20]_i_27__1_n_0\,
      O => \result[23]_i_11__1_n_0\
    );
\result[23]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gtOp_carry_i_51__1_n_0\,
      I1 => \result[12]_i_2__1_n_0\,
      I2 => \result[13]_i_2__1_n_0\,
      I3 => \result[14]_i_2__1_n_0\,
      O => \result[23]_i_12__1_n_0\
    );
\result[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => L(0),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => R(0),
      I4 => \result[22]_i_7__1_n_0\,
      I5 => \result[23]_i_2__1_n_0\,
      O => \result[23]_i_1__1_n_0\
    );
\result[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF99FF990099FF9"
    )
        port map (
      I0 => \result[23]_i_3__1_n_0\,
      I1 => p_3_in(0),
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__1_n_7\,
      I5 => \result[20]_i_4__1_n_0\,
      O => \result[23]_i_2__1_n_0\
    );
\result[23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080FF8080"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[23]_i_6__1_n_0\,
      I4 => \result[23]_i_7__1_n_0\,
      I5 => \result[23]_i_8__1_n_0\,
      O => \result[23]_i_3__1_n_0\
    );
\result[23]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(0),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(0),
      O => p_3_in(0)
    );
\result[23]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFBEBEFFFFFFFF"
    )
        port map (
      I0 => \result[23]_i_9__1_n_0\,
      I1 => L(4),
      I2 => R(4),
      I3 => R(5),
      I4 => L(5),
      I5 => \result[20]_i_6__1_n_0\,
      O => \result[23]_i_5__1_n_0\
    );
\result[23]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \result[23]_i_10__1_n_0\,
      I1 => \gtOp_carry_i_45__1_n_0\,
      I2 => \gtOp_carry_i_26__1_n_0\,
      I3 => \gtOp_carry_i_46__1_n_0\,
      I4 => \gtOp_carry_i_43__1_n_0\,
      I5 => \result[22]_i_55__1_n_0\,
      O => \result[23]_i_6__1_n_0\
    );
\result[23]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \result[20]_i_24__1_n_0\,
      I1 => \result[20]_i_23__1_n_0\,
      I2 => \result[20]_i_25__1_n_0\,
      I3 => \result[20]_i_26__1_n_0\,
      I4 => \result[23]_i_11__1_n_0\,
      O => \result[23]_i_7__1_n_0\
    );
\result[23]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \gtOp_carry_i_52__1_n_0\,
      I1 => \gtOp_carry_i_50__1_n_0\,
      I2 => \gtOp_carry_i_49__1_n_0\,
      I3 => \result[20]_i_22__1_n_0\,
      I4 => \result[23]_i_12__1_n_0\,
      O => \result[23]_i_8__1_n_0\
    );
\result[23]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFBFBF"
    )
        port map (
      I0 => \result[20]_i_17__1_n_0\,
      I1 => isSUB_stg2,
      I2 => \minusOp_inferred__1/i__carry__4_n_0\,
      I3 => R(6),
      I4 => L(6),
      I5 => \result[20]_i_15__1_n_0\,
      O => \result[23]_i_9__1_n_0\
    );
\result[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => L(1),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => R(1),
      I4 => \result[22]_i_7__1_n_0\,
      I5 => \result[24]_i_2__1_n_0\,
      O => \result[24]_i_1__1_n_0\
    );
\result[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF660066FF6"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \result[25]_i_3__1_n_0\,
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__1_n_6\,
      I5 => \result[20]_i_4__1_n_0\,
      O => \result[24]_i_2__1_n_0\
    );
\result[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => L(2),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => R(2),
      I4 => \result[22]_i_7__1_n_0\,
      I5 => \result[25]_i_2__1_n_0\,
      O => \result[25]_i_1__1_n_0\
    );
\result[25]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2DFF2D002DFF2D"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \result[25]_i_3__1_n_0\,
      I2 => p_3_in(2),
      I3 => isSUB_stg2,
      I4 => \result_reg[26]_i_3__1_n_5\,
      I5 => \result[20]_i_4__1_n_0\,
      O => \result[25]_i_2__1_n_0\
    );
\result[25]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(0),
      I3 => \result[23]_i_3__1_n_0\,
      O => \result[25]_i_3__1_n_0\
    );
\result[26]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(1),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(1),
      I3 => \gtOp_carry_i_15__1_n_0\,
      O => \result[26]_i_10__1_n_0\
    );
\result[26]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(0),
      I3 => \gtOp_carry_i_17__1_n_0\,
      O => \result[26]_i_11__1_n_0\
    );
\result[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => L(3),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => R(3),
      I4 => \result[22]_i_7__1_n_0\,
      I5 => \result[26]_i_2__1_n_0\,
      O => \result[26]_i_1__1_n_0\
    );
\result[26]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF660066FF6"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \result[28]_i_3__1_n_0\,
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__1_n_4\,
      I5 => \result[20]_i_4__1_n_0\,
      O => \result[26]_i_2__1_n_0\
    );
\result[26]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(3),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(3),
      O => \result[26]_i_4__1_n_0\
    );
\result[26]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(2),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(2),
      O => \result[26]_i_5__1_n_0\
    );
\result[26]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(1),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(1),
      O => \result[26]_i_6__1_n_0\
    );
\result[26]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(0),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(0),
      O => \result[26]_i_7__1_n_0\
    );
\result[26]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(3),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(3),
      I3 => \gtOp_carry_i_10__1_n_0\,
      O => \result[26]_i_8__1_n_0\
    );
\result[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(2),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(2),
      I3 => \gtOp_carry_i_14__1_n_0\,
      O => \result[26]_i_9_n_0\
    );
\result[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => L(4),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => R(4),
      I4 => \result[22]_i_7__1_n_0\,
      I5 => \result[27]_i_2__1_n_0\,
      O => \result[27]_i_1__1_n_0\
    );
\result[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2DFF2D002DFF2D"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \result[28]_i_3__1_n_0\,
      I2 => p_3_in(4),
      I3 => isSUB_stg2,
      I4 => \result_reg[29]_i_3__1_n_7\,
      I5 => \result[20]_i_4__1_n_0\,
      O => \result[27]_i_2__1_n_0\
    );
\result[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => L(5),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => R(5),
      I4 => \result[22]_i_7__1_n_0\,
      I5 => \result[28]_i_2__1_n_0\,
      O => \result[28]_i_1__1_n_0\
    );
\result[28]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA6AA"
    )
        port map (
      I0 => \result[30]_i_6__1_n_0\,
      I1 => p_3_in(3),
      I2 => \result[28]_i_3__1_n_0\,
      I3 => p_3_in(4),
      I4 => isSUB_stg2,
      I5 => \result[28]_i_5__1_n_0\,
      O => \result[28]_i_2__1_n_0\
    );
\result[28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => R(2),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(2),
      I3 => p_3_in(0),
      I4 => \result[23]_i_3__1_n_0\,
      I5 => p_3_in(1),
      O => \result[28]_i_3__1_n_0\
    );
\result[28]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(4),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(4),
      O => p_3_in(4)
    );
\result[28]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__1_n_0\,
      I1 => \result_reg[29]_i_3__1_n_6\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[28]_i_5__1_n_0\
    );
\result[29]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(4),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(4),
      I3 => \gtOp_carry_i_27__1_n_0\,
      O => \result[29]_i_10__1_n_0\
    );
\result[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => L(6),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => R(6),
      I4 => \result[22]_i_7__1_n_0\,
      I5 => \result[29]_i_2__1_n_0\,
      O => \result[29]_i_1__1_n_0\
    );
\result[29]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9FFA900A9FFA9"
    )
        port map (
      I0 => \result[30]_i_8__1_n_0\,
      I1 => \result[30]_i_7__1_n_0\,
      I2 => \result[30]_i_6__1_n_0\,
      I3 => isSUB_stg2,
      I4 => \result_reg[29]_i_3__1_n_5\,
      I5 => \result[20]_i_4__1_n_0\,
      O => \result[29]_i_2__1_n_0\
    );
\result[29]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => R(6),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(6),
      O => p_3_in(6)
    );
\result[29]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => R(5),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => L(5),
      O => p_3_in(5)
    );
\result[29]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(4),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(4),
      O => \result[29]_i_6__1_n_0\
    );
\result[29]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(7),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(7),
      O => \result[29]_i_7__1_n_0\
    );
\result[29]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(6),
      O => \result[29]_i_8__1_n_0\
    );
\result[29]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(5),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(5),
      O => \result[29]_i_9__1_n_0\
    );
\result[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_0_in0_in(5),
      I4 => plusOp(5),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[2]_i_1__1_n_0\
    );
\result[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => L(7),
      I2 => \result_reg[30]_i_2__1_n_3\,
      I3 => R(7),
      I4 => \result[22]_i_7__1_n_0\,
      I5 => \result[30]_i_3__1_n_0\,
      O => \result[30]_i_1__1_n_0\
    );
\result[30]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \result[30]_i_4__1_n_0\,
      I1 => isSUB_stg2,
      I2 => \result[30]_i_5__1_n_0\,
      I3 => \result[30]_i_6__1_n_0\,
      I4 => \result[30]_i_7__1_n_0\,
      I5 => \result[30]_i_8__1_n_0\,
      O => \result[30]_i_3__1_n_0\
    );
\result[30]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \result[20]_i_4__1_n_0\,
      I1 => \result_reg[29]_i_3__1_n_4\,
      O => \result[30]_i_4__1_n_0\
    );
\result[30]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(7),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(7),
      O => \result[30]_i_5__1_n_0\
    );
\result[30]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(5),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(5),
      O => \result[30]_i_6__1_n_0\
    );
\result[30]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => R(4),
      I1 => L(4),
      I2 => \result[28]_i_3__1_n_0\,
      I3 => L(3),
      I4 => \result_reg[30]_i_2__1_n_3\,
      I5 => R(3),
      O => \result[30]_i_7__1_n_0\
    );
\result[30]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => R(6),
      O => \result[30]_i_8__1_n_0\
    );
\result[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0FFFFF4B00000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_4\,
      I1 => \result_reg[30]_i_2__1_n_3\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => done_i,
      I5 => \^sample_out_reg[31]\(31),
      O => \result[31]_i_1__4_n_0\
    );
\result[3]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_25__1_n_0\,
      I4 => \result[20]_i_26__1_n_0\,
      O => \result[3]_i_10__1_n_0\
    );
\result[3]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => \result[7]_i_18__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[11]_i_18__1_n_0\,
      I3 => \gtOp_carry_i_15__1_n_0\,
      I4 => \result[3]_i_21__1_n_0\,
      O => \result[3]_i_11__1_n_0\
    );
\result[3]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_26__1_n_0\,
      I4 => \result[20]_i_27__1_n_0\,
      O => \result[3]_i_12__1_n_0\
    );
\result[3]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => \gtOp_carry_i_14__1_n_0\,
      I1 => \result[3]_i_20__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      I3 => \gtOp_carry_i_15__1_n_0\,
      I4 => \result[3]_i_22__1_n_0\,
      O => \result[3]_i_13__1_n_0\
    );
\result[3]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_27__1_n_0\,
      I4 => \result[20]_i_20__1_n_0\,
      O => \result[3]_i_14__1_n_0\
    );
\result[3]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600060606060"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      I2 => \gtOp_carry_i_15__1_n_0\,
      I3 => \gtOp_carry_i_17__1_n_0\,
      I4 => \result[3]_i_22__1_n_0\,
      I5 => \result[3]_i_23__1_n_0\,
      O => \result[3]_i_15__1_n_0\
    );
\result[3]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF1FFF1FFF1FFF"
    )
        port map (
      I0 => \frac0__25_carry_n_7\,
      I1 => \frac0__25_carry_n_6\,
      I2 => \result[22]_i_5_n_0\,
      I3 => \result[23]_i_5__1_n_0\,
      I4 => \frac0__25_carry_n_5\,
      I5 => \frac0__25_carry__5_n_4\,
      O => \result[3]_i_16__1_n_0\
    );
\result[3]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474FFFF44740000"
    )
        port map (
      I0 => \result[3]_i_18__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \gtOp_carry_i_15__1_n_0\,
      I3 => \result[3]_i_22__1_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[3]_i_24__1_n_0\,
      O => \result[3]_i_17__1_n_0\
    );
\result[3]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \gtOp_carry_i_85__1_n_0\,
      I1 => \gtOp_carry_i_15__1_n_0\,
      I2 => \gtOp_carry_i_14__1_n_0\,
      I3 => \result[22]_i_59__1_n_0\,
      I4 => \gtOp_carry_i_9__1_n_0\,
      I5 => \gtOp_carry_i_10__1_n_0\,
      O => \result[3]_i_18__1_n_0\
    );
\result[3]_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00807FFF"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_20__1_n_0\,
      I4 => \result[20]_i_19__1_n_0\,
      O => \result[3]_i_19__1_n_0\
    );
\result[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_0_in0_in(6),
      I4 => plusOp(6),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[3]_i_1__1_n_0\
    );
\result[3]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \result[20]_i_19__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      O => \result[3]_i_20__1_n_0\
    );
\result[3]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \gtOp_carry_i_14__1_n_0\,
      I1 => \frac0__25_carry_n_5\,
      I2 => \result[23]_i_5__1_n_0\,
      I3 => \result[22]_i_5_n_0\,
      I4 => \gtOp_carry_i_9__1_n_0\,
      I5 => \gtOp_carry_i_10__1_n_0\,
      O => \result[3]_i_21__1_n_0\
    );
\result[3]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \gtOp_carry_i_14__1_n_0\,
      I1 => \frac0__25_carry_n_6\,
      I2 => \result[23]_i_5__1_n_0\,
      I3 => \result[22]_i_5_n_0\,
      I4 => \gtOp_carry_i_9__1_n_0\,
      I5 => \gtOp_carry_i_10__1_n_0\,
      O => \result[3]_i_22__1_n_0\
    );
\result[3]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \gtOp_carry_i_14__1_n_0\,
      I1 => \result[22]_i_59__1_n_0\,
      I2 => \gtOp_carry_i_9__1_n_0\,
      I3 => \gtOp_carry_i_10__1_n_0\,
      O => \result[3]_i_23__1_n_0\
    );
\result[3]_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80C08000"
    )
        port map (
      I0 => \result[20]_i_19__1_n_0\,
      I1 => \result[22]_i_5_n_0\,
      I2 => \result[23]_i_5__1_n_0\,
      I3 => \frac0__25_carry__5_n_4\,
      I4 => \frac0__25_carry_n_5\,
      O => \result[3]_i_24__1_n_0\
    );
\result[3]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \result[3]_i_8__1_n_0\,
      O => \L__0\(3)
    );
\result[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_13__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[3]_i_9__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_10__1_n_0\,
      O => \L__0\(6)
    );
\result[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[3]_i_9__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[3]_i_11__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_12__1_n_0\,
      O => \L__0\(5)
    );
\result[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA3A3FF00A3A300"
    )
        port map (
      I0 => \result[3]_i_11__1_n_0\,
      I1 => \result[3]_i_13__1_n_0\,
      I2 => \gtOp_carry_i_17__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_14__1_n_0\,
      O => \L__0\(4)
    );
\result[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88A55555555"
    )
        port map (
      I0 => \result[3]_i_8__1_n_0\,
      I1 => \result[3]_i_15__1_n_0\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => \result[3]_i_16__1_n_0\,
      I5 => \result[3]_i_17__1_n_0\,
      O => \result[3]_i_7__1_n_0\
    );
\result[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[3]_i_13__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[3]_i_18__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_19__1_n_0\,
      O => \result[3]_i_8__1_n_0\
    );
\result[3]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF00AA04040404"
    )
        port map (
      I0 => \gtOp_carry_i_14__1_n_0\,
      I1 => \result[3]_i_20__1_n_0\,
      I2 => \gtOp_carry_i_10__1_n_0\,
      I3 => \result[7]_i_17__1_n_0\,
      I4 => \result[11]_i_17__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[3]_i_9__1_n_0\
    );
\result[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_0_in0_in(7),
      I4 => plusOp(7),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[4]_i_1__1_n_0\
    );
\result[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D580D580FFFFD580"
    )
        port map (
      I0 => \result[22]_i_4__1_n_0\,
      I1 => p_0_in0_in(8),
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_1_in(8),
      I4 => plusOp(8),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[5]_i_1__1_n_0\
    );
\result[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222FFFFE222"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_0_in0_in(9),
      I4 => plusOp(9),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[6]_i_1__1_n_0\
    );
\result[7]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_22__1_n_0\,
      I4 => \result[20]_i_23__1_n_0\,
      O => \result[7]_i_10__1_n_0\
    );
\result[7]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747433FF00CC"
    )
        port map (
      I0 => \result[7]_i_15__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[11]_i_15__1_n_0\,
      I3 => \result[7]_i_17__1_n_0\,
      I4 => \result[11]_i_17__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[7]_i_11__1_n_0\
    );
\result[7]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_23__1_n_0\,
      I4 => \result[20]_i_24__1_n_0\,
      O => \result[7]_i_12__1_n_0\
    );
\result[7]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747433FF00CC"
    )
        port map (
      I0 => \result[7]_i_16__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[11]_i_16__1_n_0\,
      I3 => \result[7]_i_18__1_n_0\,
      I4 => \result[11]_i_18__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[7]_i_13__1_n_0\
    );
\result[7]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_24__1_n_0\,
      I4 => \result[20]_i_25__1_n_0\,
      O => \result[7]_i_14__1_n_0\
    );
\result[7]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gtOp_carry_i_10__1_n_0\,
      I1 => \result[3]_i_20__1_n_0\,
      O => \result[7]_i_15__1_n_0\
    );
\result[7]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \gtOp_carry_i_10__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \result[22]_i_5_n_0\,
      I3 => \result[23]_i_5__1_n_0\,
      I4 => \frac0__25_carry_n_5\,
      O => \result[7]_i_16__1_n_0\
    );
\result[7]_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \gtOp_carry_i_10__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \result[22]_i_5_n_0\,
      I3 => \result[23]_i_5__1_n_0\,
      I4 => \frac0__25_carry_n_6\,
      O => \result[7]_i_17__1_n_0\
    );
\result[7]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \gtOp_carry_i_10__1_n_0\,
      I1 => \gtOp_carry_i_9__1_n_0\,
      I2 => \result[22]_i_59__1_n_0\,
      O => \result[7]_i_18__1_n_0\
    );
\result[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D580D580FFFFD580"
    )
        port map (
      I0 => \result[22]_i_4__1_n_0\,
      I1 => p_0_in0_in(10),
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_1_in(10),
      I4 => plusOp(10),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[7]_i_1__1_n_0\
    );
\result[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_13__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[7]_i_7__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_8__1_n_0\,
      O => \L__0\(10)
    );
\result[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_7__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[7]_i_9__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_10__1_n_0\,
      O => \L__0\(9)
    );
\result[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_9__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[7]_i_11__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_12__1_n_0\,
      O => \L__0\(8)
    );
\result[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_11__1_n_0\,
      I1 => \gtOp_carry_i_17__1_n_0\,
      I2 => \result[7]_i_13__1_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_14__1_n_0\,
      O => \L__0\(7)
    );
\result[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \result[11]_i_17__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[15]_i_17__1_n_0\,
      I3 => \result[7]_i_15__1_n_0\,
      I4 => \result[11]_i_15__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[7]_i_7__1_n_0\
    );
\result[7]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5_n_0\,
      I1 => \result[23]_i_5__1_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_49__1_n_0\,
      I4 => \result[20]_i_22__1_n_0\,
      O => \result[7]_i_8__1_n_0\
    );
\result[7]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \result[11]_i_18__1_n_0\,
      I1 => \gtOp_carry_i_14__1_n_0\,
      I2 => \result[15]_i_18__1_n_0\,
      I3 => \result[7]_i_16__1_n_0\,
      I4 => \result[11]_i_16__1_n_0\,
      I5 => \gtOp_carry_i_15__1_n_0\,
      O => \result[7]_i_9__1_n_0\
    );
\result[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFFF00BA"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result[22]_i_4__1_n_0\,
      I2 => p_1_in(11),
      I3 => \result[22]_i_5_n_0\,
      I4 => plusOp(11),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[8]_i_1__1_n_0\
    );
\result[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D580D580FFFFD580"
    )
        port map (
      I0 => \result[22]_i_4__1_n_0\,
      I1 => p_0_in0_in(12),
      I2 => \result[10]_i_2__1_n_0\,
      I3 => p_1_in(12),
      I4 => plusOp(12),
      I5 => \result[22]_i_7__1_n_0\,
      O => \result[9]_i_1__1_n_0\
    );
\result_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[0]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(0),
      R => '0'
    );
\result_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[10]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(10),
      R => \result[22]_i_1_n_0\
    );
\result_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[11]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(11),
      R => \result[22]_i_1_n_0\
    );
\result_reg[11]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[7]_i_2__1_n_0\,
      CO(3) => \result_reg[11]_i_2__1_n_0\,
      CO(2) => \result_reg[11]_i_2__1_n_1\,
      CO(1) => \result_reg[11]_i_2__1_n_2\,
      CO(0) => \result_reg[11]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(14 downto 11),
      S(3 downto 0) => \L__0\(14 downto 11)
    );
\result_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[12]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(12),
      R => \result[22]_i_1_n_0\
    );
\result_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[13]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(13),
      R => \result[22]_i_1_n_0\
    );
\result_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[14]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(14),
      R => \result[22]_i_1_n_0\
    );
\result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[15]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(15),
      R => \result[22]_i_1_n_0\
    );
\result_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[11]_i_2__1_n_0\,
      CO(3) => \result_reg[15]_i_2__1_n_0\,
      CO(2) => \result_reg[15]_i_2__1_n_1\,
      CO(1) => \result_reg[15]_i_2__1_n_2\,
      CO(0) => \result_reg[15]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(18 downto 15),
      S(3 downto 0) => \L__0\(18 downto 15)
    );
\result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[16]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(16),
      R => \result[22]_i_1_n_0\
    );
\result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[17]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(17),
      R => \result[22]_i_1_n_0\
    );
\result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[18]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(18),
      R => \result[22]_i_1_n_0\
    );
\result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[19]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(19),
      R => \result[22]_i_1_n_0\
    );
\result_reg[19]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[15]_i_2__1_n_0\,
      CO(3) => \result_reg[19]_i_3__1_n_0\,
      CO(2) => \result_reg[19]_i_3__1_n_1\,
      CO(1) => \result_reg[19]_i_3__1_n_2\,
      CO(0) => \result_reg[19]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(22 downto 19),
      S(3 downto 0) => \L__0\(22 downto 19)
    );
\result_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[1]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(1),
      R => \result[22]_i_1_n_0\
    );
\result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[20]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(20),
      R => \result[22]_i_1_n_0\
    );
\result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[21]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(21),
      R => \result[22]_i_1_n_0\
    );
\result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[22]_i_2__1_n_0\,
      Q => \^sample_out_reg[31]\(22),
      R => \result[22]_i_1_n_0\
    );
\result_reg[22]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[19]_i_3__1_n_0\,
      CO(3 downto 2) => \NLW_result_reg[22]_i_6__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \result_reg[22]_i_6__1_n_2\,
      CO(0) => \result_reg[22]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_result_reg[22]_i_6__1_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(25 downto 23),
      S(3) => '0',
      S(2 downto 0) => \L__0\(25 downto 23)
    );
\result_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[23]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(23),
      S => \result[22]_i_1_n_0\
    );
\result_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[24]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(24),
      S => \result[22]_i_1_n_0\
    );
\result_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[25]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(25),
      S => \result[22]_i_1_n_0\
    );
\result_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[26]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(26),
      S => \result[22]_i_1_n_0\
    );
\result_reg[26]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_reg[26]_i_3__1_n_0\,
      CO(2) => \result_reg[26]_i_3__1_n_1\,
      CO(1) => \result_reg[26]_i_3__1_n_2\,
      CO(0) => \result_reg[26]_i_3__1_n_3\,
      CYINIT => '1',
      DI(3) => \result[26]_i_4__1_n_0\,
      DI(2) => \result[26]_i_5__1_n_0\,
      DI(1) => \result[26]_i_6__1_n_0\,
      DI(0) => \result[26]_i_7__1_n_0\,
      O(3) => \result_reg[26]_i_3__1_n_4\,
      O(2) => \result_reg[26]_i_3__1_n_5\,
      O(1) => \result_reg[26]_i_3__1_n_6\,
      O(0) => \result_reg[26]_i_3__1_n_7\,
      S(3) => \result[26]_i_8__1_n_0\,
      S(2) => \result[26]_i_9_n_0\,
      S(1) => \result[26]_i_10__1_n_0\,
      S(0) => \result[26]_i_11__1_n_0\
    );
\result_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[27]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(27),
      S => \result[22]_i_1_n_0\
    );
\result_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[28]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(28),
      S => \result[22]_i_1_n_0\
    );
\result_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[29]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(29),
      S => \result[22]_i_1_n_0\
    );
\result_reg[29]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[26]_i_3__1_n_0\,
      CO(3) => \NLW_result_reg[29]_i_3__1_CO_UNCONNECTED\(3),
      CO(2) => \result_reg[29]_i_3__1_n_1\,
      CO(1) => \result_reg[29]_i_3__1_n_2\,
      CO(0) => \result_reg[29]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => p_3_in(6 downto 5),
      DI(0) => \result[29]_i_6__1_n_0\,
      O(3) => \result_reg[29]_i_3__1_n_4\,
      O(2) => \result_reg[29]_i_3__1_n_5\,
      O(1) => \result_reg[29]_i_3__1_n_6\,
      O(0) => \result_reg[29]_i_3__1_n_7\,
      S(3) => \result[29]_i_7__1_n_0\,
      S(2) => \result[29]_i_8__1_n_0\,
      S(1) => \result[29]_i_9__1_n_0\,
      S(0) => \result[29]_i_10__1_n_0\
    );
\result_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[2]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(2),
      R => \result[22]_i_1_n_0\
    );
\result_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[30]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(30),
      S => \result[22]_i_1_n_0\
    );
\result_reg[30]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 1) => \NLW_result_reg[30]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \result_reg[30]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_result_reg[30]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1__4_n_0\,
      Q => \^sample_out_reg[31]\(31),
      R => '0'
    );
\result_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[3]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(3),
      R => \result[22]_i_1_n_0\
    );
\result_reg[3]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_reg[3]_i_2__1_n_0\,
      CO(2) => \result_reg[3]_i_2__1_n_1\,
      CO(1) => \result_reg[3]_i_2__1_n_2\,
      CO(0) => \result_reg[3]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \L__0\(3),
      O(3 downto 0) => plusOp(6 downto 3),
      S(3 downto 1) => \L__0\(6 downto 4),
      S(0) => \result[3]_i_7__1_n_0\
    );
\result_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[4]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(4),
      R => \result[22]_i_1_n_0\
    );
\result_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[5]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(5),
      R => \result[22]_i_1_n_0\
    );
\result_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[6]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(6),
      R => \result[22]_i_1_n_0\
    );
\result_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[7]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(7),
      R => \result[22]_i_1_n_0\
    );
\result_reg[7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[3]_i_2__1_n_0\,
      CO(3) => \result_reg[7]_i_2__1_n_0\,
      CO(2) => \result_reg[7]_i_2__1_n_1\,
      CO(1) => \result_reg[7]_i_2__1_n_2\,
      CO(0) => \result_reg[7]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(10 downto 7),
      S(3 downto 0) => \L__0\(10 downto 7)
    );
\result_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[8]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(8),
      R => \result[22]_i_1_n_0\
    );
\result_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[9]_i_1__1_n_0\,
      Q => \^sample_out_reg[31]\(9),
      R => \result[22]_i_1_n_0\
    );
\sample_out[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \^done\,
      I4 => \out\(1),
      I5 => \out\(2),
      O => E(0)
    );
subtraction_norm: entity work.design_1_b_filter_0_1_fp_leading_zeros_and_shift_6
     port map (
      CO(0) => gtOp,
      DI(3) => \gtOp_carry_i_1__1_n_0\,
      DI(2) => \gtOp_carry_i_2__1_n_0\,
      DI(1) => \gtOp_carry_i_3__1_n_0\,
      DI(0) => \gtOp_carry_i_4__1_n_0\,
      S(3) => \gtOp_carry_i_5__1_n_0\,
      S(2) => \gtOp_carry_i_6__1_n_0\,
      S(1) => \gtOp_carry_i_7__1_n_0\,
      S(0) => \gtOp_carry_i_8__1_n_0\
    );
\y0[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(0),
      I1 => mul_result(0),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(0)
    );
\y0[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(10),
      I1 => mul_result(10),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(10)
    );
\y0[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(11),
      I1 => mul_result(11),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(11)
    );
\y0[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(12),
      I1 => mul_result(12),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(12)
    );
\y0[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(13),
      I1 => mul_result(13),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(13)
    );
\y0[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(14),
      I1 => mul_result(14),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(14)
    );
\y0[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(15),
      I1 => mul_result(15),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(15)
    );
\y0[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(16),
      I1 => mul_result(16),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(16)
    );
\y0[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(17),
      I1 => mul_result(17),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(17)
    );
\y0[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(18),
      I1 => mul_result(18),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(18)
    );
\y0[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(19),
      I1 => mul_result(19),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(19)
    );
\y0[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(1),
      I1 => mul_result(1),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(1)
    );
\y0[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(20),
      I1 => mul_result(20),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(20)
    );
\y0[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(21),
      I1 => mul_result(21),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(21)
    );
\y0[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(22),
      I1 => mul_result(22),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(22)
    );
\y0[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(23),
      I1 => mul_result(23),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(23)
    );
\y0[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(24),
      I1 => mul_result(24),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(24)
    );
\y0[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(25),
      I1 => mul_result(25),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(25)
    );
\y0[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(26),
      I1 => mul_result(26),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(26)
    );
\y0[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(27),
      I1 => mul_result(27),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(27)
    );
\y0[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(28),
      I1 => mul_result(28),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(28)
    );
\y0[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(29),
      I1 => mul_result(29),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(29)
    );
\y0[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(2),
      I1 => mul_result(2),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(2)
    );
\y0[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(30),
      I1 => mul_result(30),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(30)
    );
\y0[31]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(31),
      I1 => mul_result(31),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(31)
    );
\y0[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(3),
      I1 => mul_result(3),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(3)
    );
\y0[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(4),
      I1 => mul_result(4),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(4)
    );
\y0[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(5),
      I1 => mul_result(5),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(5)
    );
\y0[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(6),
      I1 => mul_result(6),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(6)
    );
\y0[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(7),
      I1 => mul_result(7),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(7)
    );
\y0[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(8),
      I1 => mul_result(8),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(8)
    );
\y0[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[31]\(9),
      I1 => mul_result(9),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_FPP_ADD_SUB_7 is
  port (
    \numB_reg[30]\ : out STD_LOGIC;
    \numB_reg[5]\ : out STD_LOGIC;
    done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    go_add_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sample_out_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    go_mul_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    done_mul : in STD_LOGIC;
    go_add_reg_0 : in STD_LOGIC;
    control_i_0 : in STD_LOGIC;
    mul_result : in STD_LOGIC_VECTOR ( 31 downto 0 );
    done_reg_0 : in STD_LOGIC;
    go : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_FPP_ADD_SUB_7 : entity is "FPP_ADD_SUB";
end design_1_b_filter_0_1_FPP_ADD_SUB_7;

architecture STRUCTURE of design_1_b_filter_0_1_FPP_ADD_SUB_7 is
  signal \B_int[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_4__0_n_0\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \L__0\ : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal R : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_result : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \^done\ : STD_LOGIC;
  signal done_i : STD_LOGIC;
  signal \frac0__25_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_13__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_14__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_15__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_16__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_17__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_18__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_19__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_20__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_21__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__0_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_12__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_13__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_14__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_15__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_16__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_17__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_18__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_19__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_20__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_21__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__1_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_10__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_11__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_12__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_13__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_14__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_15__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_16__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_17__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_i_9__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__2_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_10__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_11__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_12__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_13__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_14__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_15__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_16__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_17__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_18__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_19__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_20__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_8__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_i_9__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__3_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_10__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_11__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_12__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_13__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_14__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_15__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_16__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_17__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_5__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_6__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_7__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_8__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_i_9__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__4_n_7\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_10__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_11__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_5__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_6__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_8__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_i_9__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_1\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_2\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_3\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_4\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_5\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_6\ : STD_LOGIC;
  signal \frac0__25_carry__5_n_7\ : STD_LOGIC;
  signal \frac0__25_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_16__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_17__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_18__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_19__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_20__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_21__0_n_3\ : STD_LOGIC;
  signal \frac0__25_carry_i_22__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_23__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_24__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_25__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_26__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_27__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_28__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_29__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_30__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_31__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_32__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_33__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_34__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_35__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_36__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_37__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_38__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_39__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_40__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_41__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_42__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_43__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_44__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_45__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_46__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_47__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_48__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_49__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_50__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_51__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_52__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_i_9__0_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_n_0\ : STD_LOGIC;
  signal \frac0__25_carry_n_1\ : STD_LOGIC;
  signal \frac0__25_carry_n_2\ : STD_LOGIC;
  signal \frac0__25_carry_n_3\ : STD_LOGIC;
  signal \frac0__25_carry_n_4\ : STD_LOGIC;
  signal \frac0__25_carry_n_5\ : STD_LOGIC;
  signal \frac0__25_carry_n_6\ : STD_LOGIC;
  signal \frac0__25_carry_n_7\ : STD_LOGIC;
  signal go_del : STD_LOGIC;
  signal \go_mul_i_2__0_n_0\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal \gtOp_carry_i_100__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_101__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_102__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_103__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_104__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_105__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_106__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_107__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_108__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_109__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_110__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_111__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_112__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_113__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_114__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_115__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_116__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_117__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_17__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_18__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_19__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_20__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_21__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_22__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_23__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_24__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_25__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_26__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_27__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_28__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_29__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_30__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_31__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_32__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_33__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_34__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_35__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_36__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_37__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_38__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_39__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_40__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_41__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_42__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_43__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_44__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_45__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_46__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_47__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_48__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_49__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_50__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_51__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_52__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_53__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_54__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_55__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_56__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_57__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_58__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_59__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_60__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_61__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_62__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_63__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_64__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_65__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_66__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_67__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_68__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_69__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_70__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_71__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_72__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_73__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_74__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_75__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_76__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_77__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_78__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_79__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_80__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_81__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_82__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_83__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_84__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_85__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_86__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_87__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_88__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_89__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_90__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_91__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_92__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_93__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_94__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_95__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_96__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_97__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_98__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_99__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal isSUB_stg2 : STD_LOGIC;
  signal minusOp0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \minusOp_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \minusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \numA[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \numA[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \^numb_reg[5]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal p_3_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 25 downto 3 );
  signal \result[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_14__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_15__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_16__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_17__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_18__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_12__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_13__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_14__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_15__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_16__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_17__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_18__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_19__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_20__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \result[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_12__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_13__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_14__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_15__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_16__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_17__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_18__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_19__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_20__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_21__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_22__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_23__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_24__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_25__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_26__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_27__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_28__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_29__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_30__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_31__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_32__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_33__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_34__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_35__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[20]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_12__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_13__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_14__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_15__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_16__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_20__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_21__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_22__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_23__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_24__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_25__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_26__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_27__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_28__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_29__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_30__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_31__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_32__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_33__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_34__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_35__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_36__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_37__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_38__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_39__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_40__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_41__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_42__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_43__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_44__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_45__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_46__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_47__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_48__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_49__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_50__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_51__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_52__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_53__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_54__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_55__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_56__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_57__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_58__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_59__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_5__2_n_0\ : STD_LOGIC;
  signal \result[22]_i_60__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_6__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[26]_i_9__2_n_0\ : STD_LOGIC;
  signal \result[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \result[29]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \result[29]_i_6__0_n_0\ : STD_LOGIC;
  signal \result[29]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[29]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[29]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \result[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \result[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \result[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \result[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[30]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \result[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_17__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_18__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_19__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_20__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_21__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_22__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_23__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_24__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \result[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \result[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \result[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \result_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \result_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \result_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \result_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \result_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \result_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \result_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \result_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \result_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \result_reg[19]_i_3__0_n_1\ : STD_LOGIC;
  signal \result_reg[19]_i_3__0_n_2\ : STD_LOGIC;
  signal \result_reg[19]_i_3__0_n_3\ : STD_LOGIC;
  signal \result_reg[22]_i_6__0_n_2\ : STD_LOGIC;
  signal \result_reg[22]_i_6__0_n_3\ : STD_LOGIC;
  signal \result_reg[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \result_reg[26]_i_3__0_n_1\ : STD_LOGIC;
  signal \result_reg[26]_i_3__0_n_2\ : STD_LOGIC;
  signal \result_reg[26]_i_3__0_n_3\ : STD_LOGIC;
  signal \result_reg[26]_i_3__0_n_4\ : STD_LOGIC;
  signal \result_reg[26]_i_3__0_n_5\ : STD_LOGIC;
  signal \result_reg[26]_i_3__0_n_6\ : STD_LOGIC;
  signal \result_reg[26]_i_3__0_n_7\ : STD_LOGIC;
  signal \result_reg[29]_i_3__0_n_1\ : STD_LOGIC;
  signal \result_reg[29]_i_3__0_n_2\ : STD_LOGIC;
  signal \result_reg[29]_i_3__0_n_3\ : STD_LOGIC;
  signal \result_reg[29]_i_3__0_n_4\ : STD_LOGIC;
  signal \result_reg[29]_i_3__0_n_5\ : STD_LOGIC;
  signal \result_reg[29]_i_3__0_n_6\ : STD_LOGIC;
  signal \result_reg[29]_i_3__0_n_7\ : STD_LOGIC;
  signal \result_reg[30]_i_2__0_n_3\ : STD_LOGIC;
  signal \result_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \result_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \result_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \result_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \result_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \result_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \result_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \result_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \^sample_out_reg[30]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sign_A : STD_LOGIC;
  signal sign_B : STD_LOGIC;
  signal \NLW_frac0__25_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_frac0__25_carry_i_21__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_frac0__25_carry_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_minusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[22]_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_result_reg[22]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[29]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_reg[30]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_reg[30]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[3]_i_1__0\ : label is "soft_lutpair129";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__0_i_16__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \frac0__25_carry__0_i_21__0\ : label is "soft_lutpair124";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__1_i_12__0\ : label is "soft_lutpair100";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__2_i_17__0\ : label is "soft_lutpair101";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_13__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_15__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \frac0__25_carry__3_i_20__0\ : label is "soft_lutpair114";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_15__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_16__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \frac0__25_carry__4_i_17__0\ : label is "soft_lutpair112";
  attribute METHODOLOGY_DRC_VIOS of \frac0__25_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_10__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_11__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_7__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \frac0__25_carry__5_i_9__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_15__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_37__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_45__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \frac0__25_carry_i_8__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \go_mul_i_2__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gtOp_carry_i_105__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gtOp_carry_i_106__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gtOp_carry_i_107__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gtOp_carry_i_108__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gtOp_carry_i_109__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gtOp_carry_i_112__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gtOp_carry_i_114__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gtOp_carry_i_115__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gtOp_carry_i_11__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gtOp_carry_i_12__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gtOp_carry_i_13__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gtOp_carry_i_16__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gtOp_carry_i_19__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gtOp_carry_i_20__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gtOp_carry_i_22__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gtOp_carry_i_23__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gtOp_carry_i_24__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gtOp_carry_i_25__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gtOp_carry_i_27__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gtOp_carry_i_33__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gtOp_carry_i_35__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gtOp_carry_i_36__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gtOp_carry_i_38__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gtOp_carry_i_41__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gtOp_carry_i_58__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gtOp_carry_i_60__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gtOp_carry_i_61__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gtOp_carry_i_62__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gtOp_carry_i_63__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gtOp_carry_i_64__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gtOp_carry_i_65__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gtOp_carry_i_66__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gtOp_carry_i_67__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gtOp_carry_i_68__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gtOp_carry_i_69__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gtOp_carry_i_75__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gtOp_carry_i_77__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gtOp_carry_i_78__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gtOp_carry_i_87__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gtOp_carry_i_88__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gtOp_carry_i_90__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gtOp_carry_i_94__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gtOp_carry_i_99__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \result[11]_i_10__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \result[11]_i_12__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \result[11]_i_14__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \result[11]_i_15__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \result[11]_i_16__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \result[11]_i_17__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \result[11]_i_18__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \result[11]_i_8__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \result[14]_i_3__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \result[15]_i_10__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \result[15]_i_12__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \result[15]_i_14__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \result[15]_i_15__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \result[15]_i_18__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \result[19]_i_10__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \result[19]_i_12__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \result[19]_i_16__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \result[19]_i_17__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \result[19]_i_18__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \result[19]_i_19__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \result[19]_i_20__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \result[19]_i_4__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \result[20]_i_10__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \result[20]_i_13__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \result[20]_i_14__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \result[20]_i_15__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \result[20]_i_16__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \result[20]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \result[20]_i_2__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \result[20]_i_7__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \result[20]_i_8__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \result[20]_i_9__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \result[22]_i_13__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \result[22]_i_21__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \result[22]_i_25__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \result[22]_i_45__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \result[22]_i_46__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \result[22]_i_47__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \result[22]_i_48__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \result[22]_i_50__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \result[22]_i_52__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \result[22]_i_56__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \result[22]_i_57__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \result[22]_i_7__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \result[23]_i_12__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \result[23]_i_4__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \result[23]_i_7__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \result[23]_i_8__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \result[25]_i_3__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \result[28]_i_4__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \result[28]_i_5__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \result[30]_i_5__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \result[30]_i_6__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \result[30]_i_8__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \result[3]_i_13__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \result[3]_i_20__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \result[3]_i_23__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \result[7]_i_10__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \result[7]_i_14__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \result[7]_i_15__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \result[7]_i_18__0\ : label is "soft_lutpair104";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[11]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[15]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[19]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[22]_i_6__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[26]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[29]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[3]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \result_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  done <= \^done\;
  \numB_reg[5]\ <= \^numb_reg[5]\;
  \sample_out_reg[30]\(30 downto 0) <= \^sample_out_reg[30]\(30 downto 0);
\A_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(0),
      Q => p_0_in0_in(3),
      R => '0'
    );
\A_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(10),
      Q => p_0_in0_in(13),
      R => '0'
    );
\A_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(11),
      Q => p_0_in0_in(14),
      R => '0'
    );
\A_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(12),
      Q => p_0_in0_in(15),
      R => '0'
    );
\A_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(13),
      Q => p_0_in0_in(16),
      R => '0'
    );
\A_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(14),
      Q => p_0_in0_in(17),
      R => '0'
    );
\A_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(15),
      Q => p_0_in0_in(18),
      R => '0'
    );
\A_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(16),
      Q => p_0_in0_in(19),
      R => '0'
    );
\A_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(17),
      Q => p_0_in0_in(20),
      R => '0'
    );
\A_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(18),
      Q => p_0_in0_in(21),
      R => '0'
    );
\A_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(19),
      Q => p_0_in0_in(22),
      R => '0'
    );
\A_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(1),
      Q => p_0_in0_in(4),
      R => '0'
    );
\A_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(20),
      Q => p_0_in0_in(23),
      R => '0'
    );
\A_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(21),
      Q => p_0_in0_in(24),
      R => '0'
    );
\A_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(22),
      Q => p_0_in0_in(25),
      R => '0'
    );
\A_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(23),
      Q => L(0),
      R => '0'
    );
\A_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(24),
      Q => L(1),
      R => '0'
    );
\A_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(25),
      Q => L(2),
      R => '0'
    );
\A_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(26),
      Q => L(3),
      R => '0'
    );
\A_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(27),
      Q => L(4),
      R => '0'
    );
\A_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(28),
      Q => L(5),
      R => '0'
    );
\A_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(29),
      Q => L(6),
      R => '0'
    );
\A_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(2),
      Q => p_0_in0_in(5),
      R => '0'
    );
\A_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(30),
      Q => L(7),
      R => '0'
    );
\A_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(31),
      Q => sign_A,
      R => '0'
    );
\A_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(3),
      Q => p_0_in0_in(6),
      R => '0'
    );
\A_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(4),
      Q => p_0_in0_in(7),
      R => '0'
    );
\A_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(5),
      Q => p_0_in0_in(8),
      R => '0'
    );
\A_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(6),
      Q => p_0_in0_in(9),
      R => '0'
    );
\A_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(7),
      Q => p_0_in0_in(10),
      R => '0'
    );
\A_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(8),
      Q => p_0_in0_in(11),
      R => '0'
    );
\A_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => Q(9),
      Q => p_0_in0_in(12),
      R => '0'
    );
\B_int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => go_add_reg_0,
      I1 => go_del,
      O => \B_int[31]_i_1__0_n_0\
    );
\B_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(0),
      Q => p_1_in(3),
      R => '0'
    );
\B_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(10),
      Q => p_1_in(13),
      R => '0'
    );
\B_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(11),
      Q => p_1_in(14),
      R => '0'
    );
\B_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(12),
      Q => p_1_in(15),
      R => '0'
    );
\B_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(13),
      Q => p_1_in(16),
      R => '0'
    );
\B_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(14),
      Q => p_1_in(17),
      R => '0'
    );
\B_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(15),
      Q => p_1_in(18),
      R => '0'
    );
\B_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(16),
      Q => p_1_in(19),
      R => '0'
    );
\B_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(17),
      Q => p_1_in(20),
      R => '0'
    );
\B_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(18),
      Q => p_1_in(21),
      R => '0'
    );
\B_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(19),
      Q => p_1_in(22),
      R => '0'
    );
\B_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(1),
      Q => p_1_in(4),
      R => '0'
    );
\B_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(20),
      Q => p_1_in(23),
      R => '0'
    );
\B_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(21),
      Q => p_1_in(24),
      R => '0'
    );
\B_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(22),
      Q => p_1_in(25),
      R => '0'
    );
\B_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(23),
      Q => R(0),
      R => '0'
    );
\B_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(24),
      Q => R(1),
      R => '0'
    );
\B_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(25),
      Q => R(2),
      R => '0'
    );
\B_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(26),
      Q => R(3),
      R => '0'
    );
\B_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(27),
      Q => R(4),
      R => '0'
    );
\B_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(28),
      Q => R(5),
      R => '0'
    );
\B_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(29),
      Q => R(6),
      R => '0'
    );
\B_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(2),
      Q => p_1_in(5),
      R => '0'
    );
\B_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(30),
      Q => R(7),
      R => '0'
    );
\B_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(31),
      Q => sign_B,
      R => '0'
    );
\B_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(3),
      Q => p_1_in(6),
      R => '0'
    );
\B_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(4),
      Q => p_1_in(7),
      R => '0'
    );
\B_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(5),
      Q => p_1_in(8),
      R => '0'
    );
\B_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(6),
      Q => p_1_in(9),
      R => '0'
    );
\B_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(7),
      Q => p_1_in(10),
      R => '0'
    );
\B_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(8),
      Q => p_1_in(11),
      R => '0'
    );
\B_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \B_int[31]_i_1__0_n_0\,
      D => B(9),
      Q => p_1_in(12),
      R => '0'
    );
\FSM_sequential_state[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_state[3]_i_3__0_n_0\,
      I1 => \out\(3),
      I2 => \FSM_sequential_state[3]_i_4__0_n_0\,
      O => \FSM_sequential_state_reg[0]\(0)
    );
\FSM_sequential_state[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFEAEFEFEFEAE"
    )
        port map (
      I0 => \out\(2),
      I1 => \^done\,
      I2 => \out\(0),
      I3 => done_mul,
      I4 => \out\(1),
      I5 => control_i_0,
      O => \FSM_sequential_state[3]_i_3__0_n_0\
    );
\FSM_sequential_state[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BB8BFF00B888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => done_mul,
      I4 => \out\(0),
      I5 => control_i_0,
      O => \FSM_sequential_state[3]_i_4__0_n_0\
    );
done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \B_int[31]_i_1__0_n_0\,
      Q => done_i,
      R => '0'
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => done_i,
      Q => \^done\,
      R => '0'
    );
\frac0__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frac0__25_carry_n_0\,
      CO(2) => \frac0__25_carry_n_1\,
      CO(1) => \frac0__25_carry_n_2\,
      CO(0) => \frac0__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry_i_1__0_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \frac0__25_carry_i_2__0_n_0\,
      O(3) => \frac0__25_carry_n_4\,
      O(2) => \frac0__25_carry_n_5\,
      O(1) => \frac0__25_carry_n_6\,
      O(0) => \frac0__25_carry_n_7\,
      S(3) => \frac0__25_carry_i_3__0_n_0\,
      S(2) => \frac0__25_carry_i_4__0_n_0\,
      S(1) => \frac0__25_carry_i_5__0_n_0\,
      S(0) => \frac0__25_carry_i_6__0_n_0\
    );
\frac0__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry_n_0\,
      CO(3) => \frac0__25_carry__0_n_0\,
      CO(2) => \frac0__25_carry__0_n_1\,
      CO(1) => \frac0__25_carry__0_n_2\,
      CO(0) => \frac0__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__0_i_1__0_n_0\,
      DI(2) => \frac0__25_carry__0_i_2__0_n_0\,
      DI(1) => \frac0__25_carry__0_i_3__0_n_0\,
      DI(0) => \frac0__25_carry__0_i_4__0_n_0\,
      O(3) => \frac0__25_carry__0_n_4\,
      O(2) => \frac0__25_carry__0_n_5\,
      O(1) => \frac0__25_carry__0_n_6\,
      O(0) => \frac0__25_carry__0_n_7\,
      S(3) => \frac0__25_carry__0_i_5__0_n_0\,
      S(2) => \frac0__25_carry__0_i_6__0_n_0\,
      S(1) => \frac0__25_carry__0_i_7__0_n_0\,
      S(0) => \frac0__25_carry__0_i_8__0_n_0\
    );
\frac0__25_carry__0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_15__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_16__0_n_0\,
      O => \frac0__25_carry__0_i_10__0_n_0\
    );
\frac0__25_carry__0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_14__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_18__0_n_0\,
      O => \frac0__25_carry__0_i_11__0_n_0\
    );
\frac0__25_carry__0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_16__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_20__0_n_0\,
      O => \frac0__25_carry__0_i_12__0_n_0\
    );
\frac0__25_carry__0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_17__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_31__0_n_0\,
      O => \frac0__25_carry__0_i_13__0_n_0\
    );
\frac0__25_carry__0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_18__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_32__0_n_0\,
      O => \frac0__25_carry__0_i_14__0_n_0\
    );
\frac0__25_carry__0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_19__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_33__0_n_0\,
      O => \frac0__25_carry__0_i_15__0_n_0\
    );
\frac0__25_carry__0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_20__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_23__0_n_0\,
      O => \frac0__25_carry__0_i_16__0_n_0\
    );
\frac0__25_carry__0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__0_n_0\,
      I1 => \frac0__25_carry__4_i_15__0_n_0\,
      I2 => p_0_in0_in(14),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(14),
      I5 => \frac0__25_carry__4_i_13__0_n_0\,
      O => \frac0__25_carry__0_i_17__0_n_0\
    );
\frac0__25_carry__0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_15__0_n_0\,
      I1 => \frac0__25_carry__4_i_15__0_n_0\,
      I2 => p_0_in0_in(12),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(12),
      I5 => \frac0__25_carry__4_i_13__0_n_0\,
      O => \frac0__25_carry__0_i_18__0_n_0\
    );
\frac0__25_carry__0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__0_i_21__0_n_0\,
      I1 => \frac0__25_carry__4_i_15__0_n_0\,
      I2 => p_0_in0_in(13),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(13),
      I5 => \frac0__25_carry__4_i_13__0_n_0\,
      O => \frac0__25_carry__0_i_19__0_n_0\
    );
\frac0__25_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_9__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__0_i_10__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__0_i_1__0_n_0\
    );
\frac0__25_carry__0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__3_i_20__0_n_0\,
      I1 => \frac0__25_carry__4_i_15__0_n_0\,
      I2 => p_0_in0_in(11),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(11),
      I5 => \frac0__25_carry__4_i_13__0_n_0\,
      O => \frac0__25_carry__0_i_20__0_n_0\
    );
\frac0__25_carry__0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(21),
      O => \frac0__25_carry__0_i_21__0_n_0\
    );
\frac0__25_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_10__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__0_i_11__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__0_i_2__0_n_0\
    );
\frac0__25_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_11__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__0_i_12__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__0_i_3__0_n_0\
    );
\frac0__25_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__0_i_12__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry_i_7__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__0_i_4__0_n_0\
    );
\frac0__25_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_1__0_n_0\,
      I1 => p_1_in(7),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(7),
      O => \frac0__25_carry__0_i_5__0_n_0\
    );
\frac0__25_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_2__0_n_0\,
      I1 => p_1_in(6),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(6),
      O => \frac0__25_carry__0_i_6__0_n_0\
    );
\frac0__25_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_3__0_n_0\,
      I1 => p_1_in(5),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(5),
      O => \frac0__25_carry__0_i_7__0_n_0\
    );
\frac0__25_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__0_i_4__0_n_0\,
      I1 => p_1_in(4),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(4),
      O => \frac0__25_carry__0_i_8__0_n_0\
    );
\frac0__25_carry__0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__0_i_13__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_14__0_n_0\,
      O => \frac0__25_carry__0_i_9__0_n_0\
    );
\frac0__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__0_n_0\,
      CO(3) => \frac0__25_carry__1_n_0\,
      CO(2) => \frac0__25_carry__1_n_1\,
      CO(1) => \frac0__25_carry__1_n_2\,
      CO(0) => \frac0__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__1_i_1__0_n_0\,
      DI(2) => \frac0__25_carry__1_i_2__0_n_0\,
      DI(1) => \frac0__25_carry__1_i_3__0_n_0\,
      DI(0) => \frac0__25_carry__1_i_4__0_n_0\,
      O(3) => \frac0__25_carry__1_n_4\,
      O(2) => \frac0__25_carry__1_n_5\,
      O(1) => \frac0__25_carry__1_n_6\,
      O(0) => \frac0__25_carry__1_n_7\,
      S(3) => \frac0__25_carry__1_i_5__0_n_0\,
      S(2) => \frac0__25_carry__1_i_6__0_n_0\,
      S(1) => \frac0__25_carry__1_i_7__0_n_0\,
      S(0) => \frac0__25_carry__1_i_8__0_n_0\
    );
\frac0__25_carry__1_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_15__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_16__0_n_0\,
      O => \frac0__25_carry__1_i_10__0_n_0\
    );
\frac0__25_carry__1_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_14__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_13__0_n_0\,
      O => \frac0__25_carry__1_i_11__0_n_0\
    );
\frac0__25_carry__1_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_16__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__0_i_15__0_n_0\,
      O => \frac0__25_carry__1_i_12__0_n_0\
    );
\frac0__25_carry__1_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_17__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_17__0_n_0\,
      O => \frac0__25_carry__1_i_13__0_n_0\
    );
\frac0__25_carry__1_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_18__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_18__0_n_0\,
      O => \frac0__25_carry__1_i_14__0_n_0\
    );
\frac0__25_carry__1_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_19__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_19__0_n_0\,
      O => \frac0__25_carry__1_i_15__0_n_0\
    );
\frac0__25_carry__1_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__1_i_20__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry__0_i_20__0_n_0\,
      O => \frac0__25_carry__1_i_16__0_n_0\
    );
\frac0__25_carry__1_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp0_in(3),
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_1_in(18),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(18),
      O => \frac0__25_carry__1_i_17__0_n_0\
    );
\frac0__25_carry__1_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(24),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry__1_i_21__0_n_0\,
      O => \frac0__25_carry__1_i_18__0_n_0\
    );
\frac0__25_carry__1_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF47FF47"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(17),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_16__0_n_0\,
      I5 => \frac0__25_carry__4_i_15__0_n_0\,
      O => \frac0__25_carry__1_i_19__0_n_0\
    );
\frac0__25_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_9__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__1_i_10__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__1_i_1__0_n_0\
    );
\frac0__25_carry__1_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \frac0__25_carry__4_i_17__0_n_0\,
      I1 => \frac0__25_carry__4_i_15__0_n_0\,
      I2 => p_0_in0_in(15),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(15),
      I5 => \frac0__25_carry__4_i_13__0_n_0\,
      O => \frac0__25_carry__1_i_20__0_n_0\
    );
\frac0__25_carry__1_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => p_1_in(16),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__1_i_21__0_n_0\
    );
\frac0__25_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666999696"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_11__0_n_0\,
      I3 => \frac0__25_carry__1_i_10__0_n_0\,
      I4 => \frac0__25_carry_i_8__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__1_i_2__0_n_0\
    );
\frac0__25_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_11__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__1_i_12__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__1_i_3__0_n_0\
    );
\frac0__25_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__1_i_12__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__0_i_9__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__1_i_4__0_n_0\
    );
\frac0__25_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_1__0_n_0\,
      I1 => p_1_in(11),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(11),
      O => \frac0__25_carry__1_i_5__0_n_0\
    );
\frac0__25_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_2__0_n_0\,
      I1 => p_1_in(10),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(10),
      O => \frac0__25_carry__1_i_6__0_n_0\
    );
\frac0__25_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_3__0_n_0\,
      I1 => p_1_in(9),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(9),
      O => \frac0__25_carry__1_i_7__0_n_0\
    );
\frac0__25_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__1_i_4__0_n_0\,
      I1 => p_1_in(8),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(8),
      O => \frac0__25_carry__1_i_8__0_n_0\
    );
\frac0__25_carry__1_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80BABF"
    )
        port map (
      I0 => \frac0__25_carry__1_i_13__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_14__0_n_0\,
      O => \frac0__25_carry__1_i_9__0_n_0\
    );
\frac0__25_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__1_n_0\,
      CO(3) => \frac0__25_carry__2_n_0\,
      CO(2) => \frac0__25_carry__2_n_1\,
      CO(1) => \frac0__25_carry__2_n_2\,
      CO(0) => \frac0__25_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__2_i_1__0_n_0\,
      DI(2) => \frac0__25_carry__2_i_2__0_n_0\,
      DI(1) => \frac0__25_carry__2_i_3__0_n_0\,
      DI(0) => \frac0__25_carry__2_i_4__0_n_0\,
      O(3) => \frac0__25_carry__2_n_4\,
      O(2) => \frac0__25_carry__2_n_5\,
      O(1) => \frac0__25_carry__2_n_6\,
      O(0) => \frac0__25_carry__2_n_7\,
      S(3) => \frac0__25_carry__2_i_5__0_n_0\,
      S(2) => \frac0__25_carry__2_i_6__0_n_0\,
      S(1) => \frac0__25_carry__2_i_7__0_n_0\,
      S(0) => \frac0__25_carry__2_i_8__0_n_0\
    );
\frac0__25_carry__2_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_15__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_16__0_n_0\,
      O => \frac0__25_carry__2_i_10__0_n_0\
    );
\frac0__25_carry__2_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_14__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_13__0_n_0\,
      O => \frac0__25_carry__2_i_11__0_n_0\
    );
\frac0__25_carry__2_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_16__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__1_i_15__0_n_0\,
      O => \frac0__25_carry__2_i_12__0_n_0\
    );
\frac0__25_carry__2_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFC7"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__0_n_0\,
      I1 => \frac0__25_carry__5_i_11__0_n_0\,
      I2 => \frac0__25_carry__4_i_15__0_n_0\,
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__2_i_17__0_n_0\,
      O => \frac0__25_carry__2_i_13__0_n_0\
    );
\frac0__25_carry__2_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0__25_carry__1_i_18__0_n_0\,
      I1 => p_0_in0_in(20),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_1_in(20),
      I4 => \frac0__25_carry__5_i_10__0_n_0\,
      I5 => \frac0__25_carry__5_i_11__0_n_0\,
      O => \frac0__25_carry__2_i_14__0_n_0\
    );
\frac0__25_carry__2_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFF1DFF0000"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(21),
      I3 => \frac0__25_carry__5_i_10__0_n_0\,
      I4 => \frac0__25_carry__5_i_11__0_n_0\,
      I5 => \frac0__25_carry__1_i_19__0_n_0\,
      O => \frac0__25_carry__2_i_15__0_n_0\
    );
\frac0__25_carry__2_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF55555555"
    )
        port map (
      I0 => \frac0__25_carry__1_i_20__0_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_1_in(19),
      I4 => \frac0__25_carry__5_i_10__0_n_0\,
      I5 => \frac0__25_carry__5_i_11__0_n_0\,
      O => \frac0__25_carry__2_i_16__0_n_0\
    );
\frac0__25_carry__2_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => p_1_in(18),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__2_i_17__0_n_0\
    );
\frac0__25_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_9__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__2_i_10__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__2_i_1__0_n_0\
    );
\frac0__25_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_10__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__2_i_11__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__2_i_2__0_n_0\
    );
\frac0__25_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_11__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__2_i_12__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__2_i_3__0_n_0\
    );
\frac0__25_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__2_i_12__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__1_i_9__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__2_i_4__0_n_0\
    );
\frac0__25_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_1__0_n_0\,
      I1 => p_1_in(15),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(15),
      O => \frac0__25_carry__2_i_5__0_n_0\
    );
\frac0__25_carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_2__0_n_0\,
      I1 => p_1_in(14),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(14),
      O => \frac0__25_carry__2_i_6__0_n_0\
    );
\frac0__25_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_3__0_n_0\,
      I1 => p_1_in(13),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(13),
      O => \frac0__25_carry__2_i_7__0_n_0\
    );
\frac0__25_carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__2_i_4__0_n_0\,
      I1 => p_1_in(12),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(12),
      O => \frac0__25_carry__2_i_8__0_n_0\
    );
\frac0__25_carry__2_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__2_i_13__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_14__0_n_0\,
      O => \frac0__25_carry__2_i_9__0_n_0\
    );
\frac0__25_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__2_n_0\,
      CO(3) => \frac0__25_carry__3_n_0\,
      CO(2) => \frac0__25_carry__3_n_1\,
      CO(1) => \frac0__25_carry__3_n_2\,
      CO(0) => \frac0__25_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__3_i_1__0_n_0\,
      DI(2) => \frac0__25_carry__3_i_2__0_n_0\,
      DI(1) => \frac0__25_carry__3_i_3__0_n_0\,
      DI(0) => \frac0__25_carry__3_i_4__0_n_0\,
      O(3) => \frac0__25_carry__3_n_4\,
      O(2) => \frac0__25_carry__3_n_5\,
      O(1) => \frac0__25_carry__3_n_6\,
      O(0) => \frac0__25_carry__3_n_7\,
      S(3) => \frac0__25_carry__3_i_5__0_n_0\,
      S(2) => \frac0__25_carry__3_i_6__0_n_0\,
      S(1) => \frac0__25_carry__3_i_7__0_n_0\,
      S(0) => \frac0__25_carry__3_i_8__0_n_0\
    );
\frac0__25_carry__3_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_16__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__3_i_17__0_n_0\,
      O => \frac0__25_carry__3_i_10__0_n_0\
    );
\frac0__25_carry__3_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_18__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_13__0_n_0\,
      O => \frac0__25_carry__3_i_11__0_n_0\
    );
\frac0__25_carry__3_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry__3_i_17__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry__2_i_15__0_n_0\,
      O => \frac0__25_carry__3_i_12__0_n_0\
    );
\frac0__25_carry__3_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(22),
      O => \frac0__25_carry__3_i_13__0_n_0\
    );
\frac0__25_carry__3_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005044440050"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__0_n_0\,
      I1 => p_1_in(24),
      I2 => p_0_in0_in(24),
      I3 => minusOp0_in(3),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => minusOp_carry_n_4,
      O => \frac0__25_carry__3_i_14__0_n_0\
    );
\frac0__25_carry__3_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(20),
      O => \frac0__25_carry__3_i_15__0_n_0\
    );
\frac0__25_carry__3_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBBBBBBB"
    )
        port map (
      I0 => \frac0__25_carry__3_i_19__0_n_0\,
      I1 => \frac0__25_carry__5_i_11__0_n_0\,
      I2 => p_0_in0_in(21),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(21),
      I5 => \frac0__25_carry__5_i_10__0_n_0\,
      O => \frac0__25_carry__3_i_16__0_n_0\
    );
\frac0__25_carry__3_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001DFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(23),
      I3 => \frac0__25_carry__5_i_11__0_n_0\,
      I4 => \frac0__25_carry__3_i_20__0_n_0\,
      I5 => \frac0__25_carry__5_i_10__0_n_0\,
      O => \frac0__25_carry__3_i_17__0_n_0\
    );
\frac0__25_carry__3_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535F5353535F5F5F"
    )
        port map (
      I0 => \frac0__25_carry__3_i_14__0_n_0\,
      I1 => \frac0__25_carry__5_i_10__0_n_0\,
      I2 => \frac0__25_carry__5_i_11__0_n_0\,
      I3 => p_1_in(20),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(20),
      O => \frac0__25_carry__3_i_18__0_n_0\
    );
\frac0__25_carry__3_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFAACFFF"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => p_1_in(25),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_0_in0_in(25),
      I5 => \frac0__25_carry__4_i_13__0_n_0\,
      O => \frac0__25_carry__3_i_19__0_n_0\
    );
\frac0__25_carry__3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_9__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__3_i_10__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__3_i_1__0_n_0\
    );
\frac0__25_carry__3_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(19),
      O => \frac0__25_carry__3_i_20__0_n_0\
    );
\frac0__25_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_10__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__3_i_11__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__3_i_2__0_n_0\
    );
\frac0__25_carry__3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_11__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__3_i_12__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__3_i_3__0_n_0\
    );
\frac0__25_carry__3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__3_i_12__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__2_i_9__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__3_i_4__0_n_0\
    );
\frac0__25_carry__3_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_1__0_n_0\,
      I1 => p_1_in(19),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(19),
      O => \frac0__25_carry__3_i_5__0_n_0\
    );
\frac0__25_carry__3_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_2__0_n_0\,
      I1 => p_1_in(18),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(18),
      O => \frac0__25_carry__3_i_6__0_n_0\
    );
\frac0__25_carry__3_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_3__0_n_0\,
      I1 => p_1_in(17),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(17),
      O => \frac0__25_carry__3_i_7__0_n_0\
    );
\frac0__25_carry__3_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__3_i_4__0_n_0\,
      I1 => p_1_in(16),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(16),
      O => \frac0__25_carry__3_i_8__0_n_0\
    );
\frac0__25_carry__3_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03CF44FF03CF77FF"
    )
        port map (
      I0 => \frac0__25_carry__3_i_13__0_n_0\,
      I1 => \frac0__25_carry_i_15__0_n_0\,
      I2 => \frac0__25_carry__3_i_14__0_n_0\,
      I3 => \frac0__25_carry__5_i_10__0_n_0\,
      I4 => \frac0__25_carry__5_i_11__0_n_0\,
      I5 => \frac0__25_carry__3_i_15__0_n_0\,
      O => \frac0__25_carry__3_i_9__0_n_0\
    );
\frac0__25_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__3_n_0\,
      CO(3) => \frac0__25_carry__4_n_0\,
      CO(2) => \frac0__25_carry__4_n_1\,
      CO(1) => \frac0__25_carry__4_n_2\,
      CO(0) => \frac0__25_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \frac0__25_carry__4_i_1__0_n_0\,
      DI(2) => \frac0__25_carry__4_i_2__0_n_0\,
      DI(1) => \frac0__25_carry__4_i_3__0_n_0\,
      DI(0) => \frac0__25_carry__4_i_4__0_n_0\,
      O(3) => \frac0__25_carry__4_n_4\,
      O(2) => \frac0__25_carry__4_n_5\,
      O(1) => \frac0__25_carry__4_n_6\,
      O(0) => \frac0__25_carry__4_n_7\,
      S(3) => \frac0__25_carry__4_i_5__0_n_0\,
      S(2) => \frac0__25_carry__4_i_6__0_n_0\,
      S(1) => \frac0__25_carry__4_i_7__0_n_0\,
      S(0) => \frac0__25_carry__4_i_8__0_n_0\
    );
\frac0__25_carry__4_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFF7"
    )
        port map (
      I0 => \frac0__25_carry__4_i_16__0_n_0\,
      I1 => \frac0__25_carry_i_15__0_n_0\,
      I2 => \frac0__25_carry__5_i_11__0_n_0\,
      I3 => \frac0__25_carry__4_i_15__0_n_0\,
      I4 => \frac0__25_carry__4_i_13__0_n_0\,
      I5 => \frac0__25_carry__4_i_17__0_n_0\,
      O => \frac0__25_carry__4_i_10__0_n_0\
    );
\frac0__25_carry__4_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0FFFAFAFBFB"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__0_n_0\,
      I1 => \frac0__25_carry__3_i_13__0_n_0\,
      I2 => \frac0__25_carry__4_i_15__0_n_0\,
      I3 => \frac0__25_carry__4_i_14__0_n_0\,
      I4 => \frac0__25_carry__5_i_11__0_n_0\,
      I5 => \frac0__25_carry_i_15__0_n_0\,
      O => \frac0__25_carry__4_i_11__0_n_0\
    );
\frac0__25_carry__4_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \frac0__25_carry__5_i_11__0_n_0\,
      I1 => \frac0__25_carry__4_i_15__0_n_0\,
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => \frac0__25_carry__4_i_17__0_n_0\,
      I4 => \frac0__25_carry_i_15__0_n_0\,
      I5 => \frac0__25_carry__3_i_16__0_n_0\,
      O => \frac0__25_carry__4_i_12__0_n_0\
    );
\frac0__25_carry__4_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => minusOp0_in(4),
      O => \frac0__25_carry__4_i_13__0_n_0\
    );
\frac0__25_carry__4_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => p_1_in(24),
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__4_i_14__0_n_0\
    );
\frac0__25_carry__4_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => minusOp0_in(3),
      O => \frac0__25_carry__4_i_15__0_n_0\
    );
\frac0__25_carry__4_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(25),
      O => \frac0__25_carry__4_i_16__0_n_0\
    );
\frac0__25_carry__4_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(23),
      O => \frac0__25_carry__4_i_17__0_n_0\
    );
\frac0__25_carry__4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_9__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__4_i_10__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__4_i_1__0_n_0\
    );
\frac0__25_carry__4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_10__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__4_i_11__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__4_i_2__0_n_0\
    );
\frac0__25_carry__4_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_11__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__4_i_12__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__4_i_3__0_n_0\
    );
\frac0__25_carry__4_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669666999"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry__4_i_12__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__3_i_9__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry__4_i_4__0_n_0\
    );
\frac0__25_carry__4_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_1__0_n_0\,
      I1 => p_1_in(23),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(23),
      O => \frac0__25_carry__4_i_5__0_n_0\
    );
\frac0__25_carry__4_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_2__0_n_0\,
      I1 => p_1_in(22),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(22),
      O => \frac0__25_carry__4_i_6__0_n_0\
    );
\frac0__25_carry__4_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_3__0_n_0\,
      I1 => p_1_in(21),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(21),
      O => \frac0__25_carry__4_i_7__0_n_0\
    );
\frac0__25_carry__4_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__4_i_4__0_n_0\,
      I1 => p_1_in(20),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(20),
      O => \frac0__25_carry__4_i_8__0_n_0\
    );
\frac0__25_carry__4_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0FB"
    )
        port map (
      I0 => \frac0__25_carry__4_i_13__0_n_0\,
      I1 => \frac0__25_carry_i_15__0_n_0\,
      I2 => \frac0__25_carry__5_i_11__0_n_0\,
      I3 => \frac0__25_carry__4_i_14__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      O => \frac0__25_carry__4_i_9__0_n_0\
    );
\frac0__25_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \frac0__25_carry__4_n_0\,
      CO(3) => \NLW_frac0__25_carry__5_CO_UNCONNECTED\(3),
      CO(2) => \frac0__25_carry__5_n_1\,
      CO(1) => \frac0__25_carry__5_n_2\,
      CO(0) => \frac0__25_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => \frac0__25_carry__5_i_1__0_n_0\,
      DI(0) => \frac0__25_carry__5_i_2__0_n_0\,
      O(3) => \frac0__25_carry__5_n_4\,
      O(2) => \frac0__25_carry__5_n_5\,
      O(1) => \frac0__25_carry__5_n_6\,
      O(0) => \frac0__25_carry__5_n_7\,
      S(3) => \frac0__25_carry__5_i_3__0_n_0\,
      S(2) => \frac0__25_carry__5_i_4__0_n_0\,
      S(1) => \frac0__25_carry__5_i_5__0_n_0\,
      S(0) => \frac0__25_carry__5_i_6__0_n_0\
    );
\frac0__25_carry__5_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(3),
      I1 => minusOp_carry_n_4,
      I2 => minusOp0_in(4),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => \minusOp_carry__0_n_7\,
      O => \frac0__25_carry__5_i_10__0_n_0\
    );
\frac0__25_carry__5_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => minusOp0_in(2),
      O => \frac0__25_carry__5_i_11__0_n_0\
    );
\frac0__25_carry__5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAA56A6AAAA"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => p_0_in0_in(25),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_1_in(25),
      I4 => \frac0__25_carry__5_i_8__0_n_0\,
      I5 => \frac0__25_carry_i_8__0_n_0\,
      O => \frac0__25_carry__5_i_1__0_n_0\
    );
\frac0__25_carry__5_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966996966666669"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_10__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry__4_i_9__0_n_0\,
      I5 => \frac0__25_carry__5_i_9__0_n_0\,
      O => \frac0__25_carry__5_i_2__0_n_0\
    );
\frac0__25_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0__25_carry__5_i_3__0_n_0\
    );
\frac0__25_carry__5_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555565"
    )
        port map (
      I0 => isSUB_stg2,
      I1 => \frac0__25_carry_i_10__0_n_0\,
      I2 => \frac0__25_carry__5_i_10__0_n_0\,
      I3 => \frac0__25_carry__5_i_11__0_n_0\,
      I4 => \frac0__25_carry_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_8__0_n_0\,
      O => \frac0__25_carry__5_i_4__0_n_0\
    );
\frac0__25_carry__5_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C387C33C3C788778"
    )
        port map (
      I0 => \frac0__25_carry_i_8__0_n_0\,
      I1 => \frac0__25_carry__5_i_8__0_n_0\,
      I2 => isSUB_stg2,
      I3 => p_1_in(25),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(25),
      O => \frac0__25_carry__5_i_5__0_n_0\
    );
\frac0__25_carry__5_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry__5_i_2__0_n_0\,
      I1 => p_1_in(24),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(24),
      O => \frac0__25_carry__5_i_6__0_n_0\
    );
\frac0__25_carry__5_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => isSUB_stg2
    );
\frac0__25_carry__5_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frac0__25_carry_i_10__0_n_0\,
      I1 => \frac0__25_carry__4_i_13__0_n_0\,
      I2 => \frac0__25_carry__4_i_15__0_n_0\,
      I3 => \frac0__25_carry__5_i_11__0_n_0\,
      I4 => \frac0__25_carry_i_15__0_n_0\,
      O => \frac0__25_carry__5_i_8__0_n_0\
    );
\frac0__25_carry__5_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => p_0_in0_in(25),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(25),
      I3 => \frac0__25_carry__5_i_8__0_n_0\,
      O => \frac0__25_carry__5_i_9__0_n_0\
    );
\frac0__25_carry_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5B1FFFF"
    )
        port map (
      I0 => \result_reg[30]_i_2__0_n_3\,
      I1 => \frac0__25_carry_i_21__0_n_3\,
      I2 => \minusOp_carry__0_n_4\,
      I3 => minusOp0_in(7),
      I4 => \frac0__25_carry_i_22__0_n_0\,
      O => \frac0__25_carry_i_10__0_n_0\
    );
\frac0__25_carry_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_19__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_16__0_n_0\,
      O => \frac0__25_carry_i_11__0_n_0\
    );
\frac0__25_carry_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_13__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_17__0_n_0\,
      O => \frac0__25_carry_i_12__0_n_0\
    );
\frac0__25_carry_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_23__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_24__0_n_0\,
      O => \frac0__25_carry_i_13__0_n_0\
    );
\frac0__25_carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \frac0__25_carry_i_25__0_n_0\,
      I1 => \frac0__25_carry_i_26__0_n_0\,
      I2 => \frac0__25_carry_i_24__0_n_0\,
      I3 => \frac0__25_carry_i_27__0_n_0\,
      I4 => \frac0__25_carry__5_i_11__0_n_0\,
      I5 => \frac0__25_carry_i_28__0_n_0\,
      O => \frac0__25_carry_i_14__0_n_0\
    );
\frac0__25_carry_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => minusOp0_in(1),
      O => \frac0__25_carry_i_15__0_n_0\
    );
\frac0__25_carry_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_29__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_26__0_n_0\,
      O => \frac0__25_carry_i_16__0_n_0\
    );
\frac0__25_carry_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_30__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_27__0_n_0\,
      O => \frac0__25_carry_i_17__0_n_0\
    );
\frac0__25_carry_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_31__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_29__0_n_0\,
      O => \frac0__25_carry_i_18__0_n_0\
    );
\frac0__25_carry_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_32__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_25__0_n_0\,
      O => \frac0__25_carry_i_19__0_n_0\
    );
\frac0__25_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_7__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry_i_9__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry_i_1__0_n_0\
    );
\frac0__25_carry_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_33__0_n_0\,
      I1 => minusOp_carry_n_5,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(2),
      I4 => \frac0__25_carry_i_30__0_n_0\,
      O => \frac0__25_carry_i_20__0_n_0\
    );
\frac0__25_carry_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_frac0__25_carry_i_21__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \frac0__25_carry_i_21__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_frac0__25_carry_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\frac0__25_carry_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(6),
      I1 => \minusOp_carry__0_n_5\,
      I2 => minusOp0_in(5),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => \minusOp_carry__0_n_6\,
      O => \frac0__25_carry_i_22__0_n_0\
    );
\frac0__25_carry_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(15),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_34__0_n_0\,
      O => \frac0__25_carry_i_23__0_n_0\
    );
\frac0__25_carry_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(11),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_35__0_n_0\,
      O => \frac0__25_carry_i_24__0_n_0\
    );
\frac0__25_carry_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(12),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_36__0_n_0\,
      O => \frac0__25_carry_i_25__0_n_0\
    );
\frac0__25_carry_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(10),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry_i_37__0_n_0\,
      I5 => \frac0__25_carry__4_i_15__0_n_0\,
      O => \frac0__25_carry_i_26__0_n_0\
    );
\frac0__25_carry_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \frac0__25_carry_i_38__0_n_0\,
      I1 => \frac0__25_carry__4_i_15__0_n_0\,
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_0_in0_in(17),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_1_in(17),
      O => \frac0__25_carry_i_27__0_n_0\
    );
\frac0__25_carry_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \frac0__25_carry_i_35__0_n_0\,
      I1 => \frac0__25_carry_i_36__0_n_0\,
      I2 => \frac0__25_carry_i_39__0_n_0\,
      I3 => \frac0__25_carry_i_40__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_41__0_n_0\,
      O => \frac0__25_carry_i_28__0_n_0\
    );
\frac0__25_carry_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(14),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_42__0_n_0\,
      O => \frac0__25_carry_i_29__0_n_0\
    );
\frac0__25_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      O => \frac0__25_carry_i_2__0_n_0\
    );
\frac0__25_carry_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(13),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(13),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_43__0_n_0\,
      O => \frac0__25_carry_i_30__0_n_0\
    );
\frac0__25_carry_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000E2FFFF"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(18),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_44__0_n_0\,
      O => \frac0__25_carry_i_31__0_n_0\
    );
\frac0__25_carry_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(16),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_39__0_n_0\,
      O => \frac0__25_carry_i_32__0_n_0\
    );
\frac0__25_carry_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_1_in(17),
      I3 => \frac0__25_carry__4_i_13__0_n_0\,
      I4 => \frac0__25_carry__4_i_15__0_n_0\,
      I5 => \frac0__25_carry_i_38__0_n_0\,
      O => \frac0__25_carry_i_33__0_n_0\
    );
\frac0__25_carry_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in0_in(23),
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_1_in(7),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(7),
      O => \frac0__25_carry_i_34__0_n_0\
    );
\frac0__25_carry_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in0_in(19),
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_1_in(3),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(3),
      O => \frac0__25_carry_i_35__0_n_0\
    );
\frac0__25_carry_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in0_in(20),
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_1_in(4),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(4),
      O => \frac0__25_carry_i_36__0_n_0\
    );
\frac0__25_carry_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(18),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(18),
      O => \frac0__25_carry_i_37__0_n_0\
    );
\frac0__25_carry_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in0_in(25),
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_1_in(9),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(9),
      O => \frac0__25_carry_i_38__0_n_0\
    );
\frac0__25_carry_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in0_in(24),
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_1_in(8),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(8),
      O => \frac0__25_carry_i_39__0_n_0\
    );
\frac0__25_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \frac0__25_carry_i_1__0_n_0\,
      I1 => p_1_in(3),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => p_0_in0_in(3),
      O => \frac0__25_carry_i_3__0_n_0\
    );
\frac0__25_carry_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \frac0__25_carry_i_45__0_n_0\,
      I1 => \frac0__25_carry__4_i_13__0_n_0\,
      I2 => \frac0__25_carry_i_37__0_n_0\,
      I3 => \frac0__25_carry_i_42__0_n_0\,
      I4 => \frac0__25_carry_i_34__0_n_0\,
      I5 => \frac0__25_carry_i_43__0_n_0\,
      O => \frac0__25_carry_i_40__0_n_0\
    );
\frac0__25_carry_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => \frac0__25_carry_i_10__0_n_0\,
      I1 => \frac0__25_carry_i_46__0_n_0\,
      I2 => \frac0__25_carry_i_47__0_n_0\,
      I3 => \frac0__25_carry_i_48__0_n_0\,
      I4 => \frac0__25_carry_i_49__0_n_0\,
      I5 => \frac0__25_carry__4_i_13__0_n_0\,
      O => \frac0__25_carry_i_41__0_n_0\
    );
\frac0__25_carry_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in0_in(22),
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_1_in(6),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(6),
      O => \frac0__25_carry_i_42__0_n_0\
    );
\frac0__25_carry_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in0_in(21),
      I2 => \frac0__25_carry__4_i_13__0_n_0\,
      I3 => p_1_in(5),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => p_0_in0_in(5),
      O => \frac0__25_carry_i_43__0_n_0\
    );
\frac0__25_carry_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => minusOp0_in(4),
      I1 => \minusOp_carry__0_n_7\,
      I2 => p_0_in0_in(10),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(10),
      O => \frac0__25_carry_i_44__0_n_0\
    );
\frac0__25_carry_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(17),
      O => \frac0__25_carry_i_45__0_n_0\
    );
\frac0__25_carry_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(7),
      I3 => p_1_in(9),
      I4 => p_0_in0_in(9),
      I5 => \frac0__25_carry_i_50__0_n_0\,
      O => \frac0__25_carry_i_46__0_n_0\
    );
\frac0__25_carry_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => p_1_in(14),
      I2 => p_0_in0_in(16),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(16),
      O => \frac0__25_carry_i_47__0_n_0\
    );
\frac0__25_carry_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(11),
      I3 => p_1_in(15),
      I4 => p_0_in0_in(15),
      I5 => \frac0__25_carry_i_51__0_n_0\,
      O => \frac0__25_carry_i_48__0_n_0\
    );
\frac0__25_carry_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => p_0_in0_in(10),
      I3 => p_1_in(13),
      I4 => p_0_in0_in(13),
      I5 => \frac0__25_carry_i_52__0_n_0\,
      O => \frac0__25_carry_i_49__0_n_0\
    );
\frac0__25_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_9__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry_i_11__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry_i_4__0_n_0\
    );
\frac0__25_carry_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_1_in(5),
      I2 => p_0_in0_in(12),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(12),
      O => \frac0__25_carry_i_50__0_n_0\
    );
\frac0__25_carry_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => p_1_in(3),
      I2 => p_0_in0_in(6),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(6),
      O => \frac0__25_carry_i_51__0_n_0\
    );
\frac0__25_carry_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => p_1_in(4),
      I2 => p_0_in0_in(8),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => p_1_in(8),
      O => \frac0__25_carry_i_52__0_n_0\
    );
\frac0__25_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666696999666"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \frac0__25_carry_i_11__0_n_0\,
      I3 => \frac0__25_carry_i_8__0_n_0\,
      I4 => \frac0__25_carry_i_12__0_n_0\,
      I5 => \frac0__25_carry_i_10__0_n_0\,
      O => \frac0__25_carry_i_5__0_n_0\
    );
\frac0__25_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF0F8F0"
    )
        port map (
      I0 => \frac0__25_carry_i_13__0_n_0\,
      I1 => \frac0__25_carry_i_8__0_n_0\,
      I2 => \frac0__25_carry_i_14__0_n_0\,
      I3 => \frac0__25_carry_i_15__0_n_0\,
      I4 => \frac0__25_carry_i_16__0_n_0\,
      I5 => \frac0__25_carry_i_17__0_n_0\,
      O => \frac0__25_carry_i_6__0_n_0\
    );
\frac0__25_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_18__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_19__0_n_0\,
      O => \frac0__25_carry_i_7__0_n_0\
    );
\frac0__25_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp_carry_n_7,
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => minusOp0_in(0),
      O => \frac0__25_carry_i_8__0_n_0\
    );
\frac0__25_carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \frac0__25_carry_i_20__0_n_0\,
      I1 => minusOp_carry_n_6,
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => minusOp0_in(1),
      I4 => \frac0__25_carry_i_13__0_n_0\,
      O => \frac0__25_carry_i_9__0_n_0\
    );
\go_add_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555A484800004848"
    )
        port map (
      I0 => \out\(3),
      I1 => \^done\,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => done_mul,
      O => go_add_reg
    );
go_del_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => go_add_reg_0,
      Q => go_del,
      R => '0'
    );
\go_mul_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF80888000"
    )
        port map (
      I0 => \go_mul_i_2__0_n_0\,
      I1 => done_reg_0,
      I2 => \numA[31]_i_4__0_n_0\,
      I3 => \out\(3),
      I4 => \FSM_sequential_state[3]_i_4__0_n_0\,
      I5 => go,
      O => go_mul_reg
    );
\go_mul_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \^done\,
      O => \go_mul_i_2__0_n_0\
    );
\gtOp_carry_i_100__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \gtOp_carry_i_113__0_n_0\,
      I1 => \gtOp_carry_i_62__0_n_0\,
      I2 => \gtOp_carry_i_114__0_n_0\,
      I3 => \gtOp_carry_i_105__0_n_0\,
      I4 => \gtOp_carry_i_112__0_n_0\,
      I5 => \gtOp_carry_i_24__0_n_0\,
      O => \gtOp_carry_i_100__0_n_0\
    );
\gtOp_carry_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010100010"
    )
        port map (
      I0 => \gtOp_carry_i_94__0_n_0\,
      I1 => \gtOp_carry_i_115__0_n_0\,
      I2 => \gtOp_carry_i_58__0_n_0\,
      I3 => \gtOp_carry_i_57__0_n_0\,
      I4 => \gtOp_carry_i_64__0_n_0\,
      I5 => \gtOp_carry_i_116__0_n_0\,
      O => \gtOp_carry_i_101__0_n_0\
    );
\gtOp_carry_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => \gtOp_carry_i_93__0_n_0\,
      I1 => \gtOp_carry_i_55__0_n_0\,
      I2 => \gtOp_carry_i_87__0_n_0\,
      I3 => \gtOp_carry_i_54__0_n_0\,
      I4 => \gtOp_carry_i_117__0_n_0\,
      I5 => \gtOp_carry_i_91__0_n_0\,
      O => \gtOp_carry_i_102__0_n_0\
    );
\gtOp_carry_i_103__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gtOp_carry_i_97__0_n_0\,
      I1 => \gtOp_carry_i_91__0_n_0\,
      I2 => \gtOp_carry_i_56__0_n_0\,
      O => \gtOp_carry_i_103__0_n_0\
    );
\gtOp_carry_i_104__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6FFFFFFFFFFFF"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      I2 => L(6),
      I3 => R(6),
      I4 => \minusOp_inferred__1/i__carry__4_n_0\,
      I5 => isSUB_stg2,
      O => \gtOp_carry_i_104__0_n_0\
    );
\gtOp_carry_i_105__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[12]_i_2__0_n_0\,
      I1 => \result[13]_i_2__0_n_0\,
      O => \gtOp_carry_i_105__0_n_0\
    );
\gtOp_carry_i_106__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_52__0_n_0\,
      I1 => \gtOp_carry_i_50__0_n_0\,
      O => \gtOp_carry_i_106__0_n_0\
    );
\gtOp_carry_i_107__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \result[19]_i_2__0_n_0\,
      I1 => \gtOp_carry_i_43__0_n_0\,
      I2 => \gtOp_carry_i_26__0_n_0\,
      I3 => \gtOp_carry_i_45__0_n_0\,
      I4 => \gtOp_carry_i_46__0_n_0\,
      O => \gtOp_carry_i_107__0_n_0\
    );
\gtOp_carry_i_108__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_24__0_n_0\,
      I1 => \result[20]_i_23__0_n_0\,
      I2 => \result[20]_i_22__0_n_0\,
      O => \gtOp_carry_i_108__0_n_0\
    );
\gtOp_carry_i_109__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_52__0_n_0\,
      I1 => \gtOp_carry_i_51__0_n_0\,
      I2 => \result[12]_i_2__0_n_0\,
      O => \gtOp_carry_i_109__0_n_0\
    );
\gtOp_carry_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \gtOp_carry_i_25__0_n_0\,
      I1 => \gtOp_carry_i_26__0_n_0\,
      I2 => \gtOp_carry_i_27__0_n_0\,
      I3 => \gtOp_carry_i_28__0_n_0\,
      O => \gtOp_carry_i_10__0_n_0\
    );
\gtOp_carry_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_45__0_n_0\,
      I1 => \gtOp_carry_i_46__0_n_0\,
      I2 => \gtOp_carry_i_43__0_n_0\,
      I3 => \result[14]_i_2__0_n_0\,
      I4 => \result[13]_i_2__0_n_0\,
      I5 => \gtOp_carry_i_26__0_n_0\,
      O => \gtOp_carry_i_110__0_n_0\
    );
\gtOp_carry_i_111__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_24__0_n_0\,
      I1 => \result[20]_i_25__0_n_0\,
      I2 => \result[20]_i_23__0_n_0\,
      I3 => \result[20]_i_20__0_n_0\,
      I4 => \result[20]_i_27__0_n_0\,
      I5 => \result[20]_i_26__0_n_0\,
      O => \gtOp_carry_i_111__0_n_0\
    );
\gtOp_carry_i_112__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_22__0_n_0\,
      I1 => \gtOp_carry_i_50__0_n_0\,
      I2 => \gtOp_carry_i_49__0_n_0\,
      O => \gtOp_carry_i_112__0_n_0\
    );
\gtOp_carry_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_21__0_n_0\,
      I1 => \gtOp_carry_i_20__0_n_0\,
      I2 => \result[20]_i_9__0_n_0\,
      I3 => \gtOp_carry_i_106__0_n_0\,
      I4 => \gtOp_carry_i_87__0_n_0\,
      I5 => \result[20]_i_8__0_n_0\,
      O => \gtOp_carry_i_113__0_n_0\
    );
\gtOp_carry_i_114__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_26__0_n_0\,
      I1 => \result[14]_i_2__0_n_0\,
      O => \gtOp_carry_i_114__0_n_0\
    );
\gtOp_carry_i_115__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_87__0_n_0\,
      I1 => \gtOp_carry_i_88__0_n_0\,
      O => \gtOp_carry_i_115__0_n_0\
    );
\gtOp_carry_i_116__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_12__0_n_0\,
      I1 => \result[20]_i_13__0_n_0\,
      O => \gtOp_carry_i_116__0_n_0\
    );
\gtOp_carry_i_117__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_88__0_n_0\,
      I1 => \gtOp_carry_i_85__0_n_0\,
      I2 => \result[20]_i_19__0_n_0\,
      I3 => \result[20]_i_27__0_n_0\,
      I4 => \result[20]_i_20__0_n_0\,
      O => \gtOp_carry_i_117__0_n_0\
    );
\gtOp_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(3),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(3),
      O => p_3_in(3)
    );
\gtOp_carry_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(3),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(3),
      I3 => \gtOp_carry_i_29__0_n_0\,
      O => \gtOp_carry_i_12__0_n_0\
    );
\gtOp_carry_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(2),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(2),
      O => p_3_in(2)
    );
\gtOp_carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F554F44"
    )
        port map (
      I0 => \gtOp_carry_i_27__0_n_0\,
      I1 => \gtOp_carry_i_30__0_n_0\,
      I2 => \gtOp_carry_i_31__0_n_0\,
      I3 => \gtOp_carry_i_28__0_n_0\,
      I4 => \gtOp_carry_i_32__0_n_0\,
      I5 => \gtOp_carry_i_33__0_n_0\,
      O => \gtOp_carry_i_14__0_n_0\
    );
\gtOp_carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_34__0_n_0\,
      I1 => \gtOp_carry_i_35__0_n_0\,
      I2 => \gtOp_carry_i_36__0_n_0\,
      I3 => \gtOp_carry_i_37__0_n_0\,
      I4 => \gtOp_carry_i_38__0_n_0\,
      I5 => \gtOp_carry_i_39__0_n_0\,
      O => \gtOp_carry_i_15__0_n_0\
    );
\gtOp_carry_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(1),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(1),
      O => p_3_in(1)
    );
\gtOp_carry_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505000005455"
    )
        port map (
      I0 => \gtOp_carry_i_40__0_n_0\,
      I1 => \gtOp_carry_i_41__0_n_0\,
      I2 => \gtOp_carry_i_42__0_n_0\,
      I3 => \gtOp_carry_i_43__0_n_0\,
      I4 => \gtOp_carry_i_44__0_n_0\,
      I5 => \result[20]_i_3__0_n_0\,
      O => \gtOp_carry_i_17__0_n_0\
    );
\gtOp_carry_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(0),
      I3 => \gtOp_carry_i_17__0_n_0\,
      O => \gtOp_carry_i_18__0_n_0\
    );
\gtOp_carry_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_45__0_n_0\,
      I1 => \gtOp_carry_i_46__0_n_0\,
      O => \gtOp_carry_i_19__0_n_0\
    );
\gtOp_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFCB8"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(6),
      I3 => L(7),
      I4 => R(7),
      O => \gtOp_carry_i_1__0_n_0\
    );
\gtOp_carry_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_43__0_n_0\,
      I1 => \result[19]_i_2__0_n_0\,
      O => \gtOp_carry_i_20__0_n_0\
    );
\gtOp_carry_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440000"
    )
        port map (
      I0 => \result[20]_i_3__0_n_0\,
      I1 => \gtOp_carry_i_47__0_n_0\,
      I2 => \frac0__25_carry__5_n_5\,
      I3 => \result[23]_i_5__0_n_0\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \gtOp_carry_i_48__0_n_0\,
      O => \gtOp_carry_i_21__0_n_0\
    );
\gtOp_carry_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[13]_i_2__0_n_0\,
      I1 => \result[12]_i_2__0_n_0\,
      I2 => \result[14]_i_2__0_n_0\,
      I3 => \gtOp_carry_i_26__0_n_0\,
      O => \gtOp_carry_i_22__0_n_0\
    );
\gtOp_carry_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_49__0_n_0\,
      I1 => \gtOp_carry_i_50__0_n_0\,
      O => \gtOp_carry_i_23__0_n_0\
    );
\gtOp_carry_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_51__0_n_0\,
      I1 => \gtOp_carry_i_52__0_n_0\,
      O => \gtOp_carry_i_24__0_n_0\
    );
\gtOp_carry_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gtOp_carry_i_41__0_n_0\,
      I1 => \gtOp_carry_i_42__0_n_0\,
      I2 => \gtOp_carry_i_43__0_n_0\,
      I3 => \gtOp_carry_i_19__0_n_0\,
      O => \gtOp_carry_i_25__0_n_0\
    );
\gtOp_carry_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_5\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_4\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \gtOp_carry_i_53__0_n_0\,
      O => \gtOp_carry_i_26__0_n_0\
    );
\gtOp_carry_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gtOp_carry_i_49__0_n_0\,
      I1 => \gtOp_carry_i_32__0_n_0\,
      I2 => \gtOp_carry_i_54__0_n_0\,
      O => \gtOp_carry_i_27__0_n_0\
    );
\gtOp_carry_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \gtOp_carry_i_55__0_n_0\,
      I1 => \gtOp_carry_i_30__0_n_0\,
      I2 => \gtOp_carry_i_56__0_n_0\,
      I3 => \gtOp_carry_i_32__0_n_0\,
      O => \gtOp_carry_i_28__0_n_0\
    );
\gtOp_carry_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008000B0008"
    )
        port map (
      I0 => \gtOp_carry_i_57__0_n_0\,
      I1 => \gtOp_carry_i_58__0_n_0\,
      I2 => \gtOp_carry_i_59__0_n_0\,
      I3 => \gtOp_carry_i_60__0_n_0\,
      I4 => \gtOp_carry_i_61__0_n_0\,
      I5 => \gtOp_carry_i_62__0_n_0\,
      O => \gtOp_carry_i_29__0_n_0\
    );
\gtOp_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF504444FF50"
    )
        port map (
      I0 => \gtOp_carry_i_9__0_n_0\,
      I1 => L(4),
      I2 => R(4),
      I3 => R(5),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => L(5),
      O => \gtOp_carry_i_2__0_n_0\
    );
\gtOp_carry_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_63__0_n_0\,
      I1 => \gtOp_carry_i_43__0_n_0\,
      I2 => \gtOp_carry_i_19__0_n_0\,
      I3 => \gtOp_carry_i_26__0_n_0\,
      I4 => \gtOp_carry_i_64__0_n_0\,
      I5 => \gtOp_carry_i_65__0_n_0\,
      O => \gtOp_carry_i_30__0_n_0\
    );
\gtOp_carry_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_30__0_n_0\,
      I1 => \gtOp_carry_i_52__0_n_0\,
      I2 => \gtOp_carry_i_49__0_n_0\,
      I3 => \gtOp_carry_i_66__0_n_0\,
      I4 => \gtOp_carry_i_67__0_n_0\,
      I5 => \gtOp_carry_i_50__0_n_0\,
      O => \gtOp_carry_i_31__0_n_0\
    );
\gtOp_carry_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[12]_i_2__0_n_0\,
      I1 => \gtOp_carry_i_65__0_n_0\,
      I2 => \gtOp_carry_i_26__0_n_0\,
      I3 => \gtOp_carry_i_19__0_n_0\,
      I4 => \gtOp_carry_i_43__0_n_0\,
      I5 => \gtOp_carry_i_63__0_n_0\,
      O => \gtOp_carry_i_32__0_n_0\
    );
\gtOp_carry_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01330032"
    )
        port map (
      I0 => \gtOp_carry_i_43__0_n_0\,
      I1 => \gtOp_carry_i_42__0_n_0\,
      I2 => \gtOp_carry_i_41__0_n_0\,
      I3 => \result[20]_i_3__0_n_0\,
      I4 => \gtOp_carry_i_19__0_n_0\,
      O => \gtOp_carry_i_33__0_n_0\
    );
\gtOp_carry_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020202A2"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[23]_i_5__0_n_0\,
      I3 => \frac0__25_carry__5_n_6\,
      I4 => \frac0__25_carry__5_n_5\,
      I5 => \gtOp_carry_i_47__0_n_0\,
      O => \gtOp_carry_i_34__0_n_0\
    );
\gtOp_carry_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gtOp_carry_i_41__0_n_0\,
      I1 => \gtOp_carry_i_46__0_n_0\,
      I2 => \gtOp_carry_i_43__0_n_0\,
      I3 => \gtOp_carry_i_42__0_n_0\,
      O => \gtOp_carry_i_35__0_n_0\
    );
\gtOp_carry_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_58__0_n_0\,
      I1 => \gtOp_carry_i_57__0_n_0\,
      O => \gtOp_carry_i_36__0_n_0\
    );
\gtOp_carry_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_60__0_n_0\,
      I1 => \gtOp_carry_i_68__0_n_0\,
      I2 => \gtOp_carry_i_69__0_n_0\,
      I3 => \gtOp_carry_i_70__0_n_0\,
      I4 => \gtOp_carry_i_71__0_n_0\,
      I5 => \gtOp_carry_i_72__0_n_0\,
      O => \gtOp_carry_i_37__0_n_0\
    );
\gtOp_carry_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_73__0_n_0\,
      I1 => \gtOp_carry_i_62__0_n_0\,
      O => \gtOp_carry_i_38__0_n_0\
    );
\gtOp_carry_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \result[20]_i_3__0_n_0\,
      I1 => \gtOp_carry_i_42__0_n_0\,
      O => \gtOp_carry_i_39__0_n_0\
    );
\gtOp_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => \gtOp_carry_i_10__0_n_0\,
      I1 => p_3_in(3),
      I2 => \gtOp_carry_i_12__0_n_0\,
      I3 => p_3_in(2),
      I4 => \gtOp_carry_i_14__0_n_0\,
      O => \gtOp_carry_i_3__0_n_0\
    );
\gtOp_carry_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_5\,
      I1 => \frac0__25_carry__5_n_6\,
      I2 => \result[23]_i_5__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_5\,
      I4 => \result[22]_i_5__2_n_0\,
      O => \gtOp_carry_i_40__0_n_0\
    );
\gtOp_carry_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_3__0_n_0\,
      I1 => \result[19]_i_2__0_n_0\,
      O => \gtOp_carry_i_41__0_n_0\
    );
\gtOp_carry_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD5DFFFFFFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[23]_i_5__0_n_0\,
      I3 => \frac0__25_carry__5_n_6\,
      I4 => \frac0__25_carry__5_n_5\,
      I5 => \gtOp_carry_i_47__0_n_0\,
      O => \gtOp_carry_i_42__0_n_0\
    );
\gtOp_carry_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_74__0_n_0\,
      I1 => \frac0__25_carry__4_n_6\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__3_n_5\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \gtOp_carry_i_43__0_n_0\
    );
\gtOp_carry_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_38__0_n_0\,
      I1 => \gtOp_carry_i_60__0_n_0\,
      I2 => \gtOp_carry_i_75__0_n_0\,
      I3 => \gtOp_carry_i_69__0_n_0\,
      I4 => \gtOp_carry_i_76__0_n_0\,
      I5 => \gtOp_carry_i_77__0_n_0\,
      O => \gtOp_carry_i_44__0_n_0\
    );
\gtOp_carry_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_4\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__3_n_7\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \gtOp_carry_i_78__0_n_0\,
      O => \gtOp_carry_i_45__0_n_0\
    );
\gtOp_carry_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_79__0_n_0\,
      I1 => \frac0__25_carry__4_n_7\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__3_n_6\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \gtOp_carry_i_46__0_n_0\
    );
\gtOp_carry_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004575FFFF"
    )
        port map (
      I0 => \frac0__25_carry__5_n_7\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_6\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \gtOp_carry_i_80__0_n_0\,
      O => \gtOp_carry_i_47__0_n_0\
    );
\gtOp_carry_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000080"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \minusOp_inferred__1/i__carry__4_n_5\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \result[20]_i_14__0_n_0\,
      I4 => \result[23]_i_9__0_n_0\,
      I5 => \frac0__25_carry__5_n_6\,
      O => \gtOp_carry_i_48__0_n_0\
    );
\gtOp_carry_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_81__0_n_0\,
      I1 => \frac0__25_carry__1_n_4\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_7\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \gtOp_carry_i_49__0_n_0\
    );
\gtOp_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => \gtOp_carry_i_15__0_n_0\,
      I1 => p_3_in(1),
      I2 => R(0),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => L(0),
      I5 => \gtOp_carry_i_17__0_n_0\,
      O => \gtOp_carry_i_4__0_n_0\
    );
\gtOp_carry_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_82__0_n_0\,
      I1 => \frac0__25_carry__2_n_7\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_6\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \gtOp_carry_i_50__0_n_0\
    );
\gtOp_carry_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__2_n_5\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__1_n_4\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \gtOp_carry_i_83__0_n_0\,
      O => \gtOp_carry_i_51__0_n_0\
    );
\gtOp_carry_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \gtOp_carry_i_84__0_n_0\,
      I1 => \frac0__25_carry__2_n_6\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__1_n_5\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \gtOp_carry_i_52__0_n_0\
    );
\gtOp_carry_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(18),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_1_in(18),
      O => \gtOp_carry_i_53__0_n_0\
    );
\gtOp_carry_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_51__0_n_0\,
      I1 => \gtOp_carry_i_50__0_n_0\,
      I2 => \gtOp_carry_i_52__0_n_0\,
      O => \gtOp_carry_i_54__0_n_0\
    );
\gtOp_carry_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[20]_i_20__0_n_0\,
      I1 => \result[20]_i_19__0_n_0\,
      I2 => \result[20]_i_12__0_n_0\,
      I3 => \gtOp_carry_i_85__0_n_0\,
      I4 => \gtOp_carry_i_86__0_n_0\,
      I5 => \result[20]_i_13__0_n_0\,
      O => \gtOp_carry_i_55__0_n_0\
    );
\gtOp_carry_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_20__0_n_0\,
      I1 => \result[20]_i_19__0_n_0\,
      I2 => \gtOp_carry_i_87__0_n_0\,
      I3 => \gtOp_carry_i_54__0_n_0\,
      I4 => \result[20]_i_27__0_n_0\,
      I5 => \gtOp_carry_i_88__0_n_0\,
      O => \gtOp_carry_i_56__0_n_0\
    );
\gtOp_carry_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_42__0_n_0\,
      I1 => \gtOp_carry_i_41__0_n_0\,
      I2 => \gtOp_carry_i_26__0_n_0\,
      I3 => \gtOp_carry_i_65__0_n_0\,
      I4 => \gtOp_carry_i_43__0_n_0\,
      I5 => \gtOp_carry_i_19__0_n_0\,
      O => \gtOp_carry_i_57__0_n_0\
    );
\gtOp_carry_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \gtOp_carry_i_43__0_n_0\,
      I1 => \gtOp_carry_i_46__0_n_0\,
      I2 => \gtOp_carry_i_42__0_n_0\,
      I3 => \gtOp_carry_i_41__0_n_0\,
      I4 => \gtOp_carry_i_89__0_n_0\,
      O => \gtOp_carry_i_58__0_n_0\
    );
\gtOp_carry_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF03AFFFAF"
    )
        port map (
      I0 => \gtOp_carry_i_90__0_n_0\,
      I1 => \gtOp_carry_i_56__0_n_0\,
      I2 => \gtOp_carry_i_91__0_n_0\,
      I3 => \gtOp_carry_i_92__0_n_0\,
      I4 => \gtOp_carry_i_9__0_n_0\,
      I5 => \gtOp_carry_i_93__0_n_0\,
      O => \gtOp_carry_i_59__0_n_0\
    );
\gtOp_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => R(7),
      I1 => L(7),
      I2 => R(6),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => L(6),
      O => \gtOp_carry_i_5__0_n_0\
    );
\gtOp_carry_i_60__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gtOp_carry_i_57__0_n_0\,
      I1 => \gtOp_carry_i_91__0_n_0\,
      I2 => \gtOp_carry_i_93__0_n_0\,
      I3 => \gtOp_carry_i_90__0_n_0\,
      I4 => \gtOp_carry_i_92__0_n_0\,
      O => \gtOp_carry_i_60__0_n_0\
    );
\gtOp_carry_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[20]_i_9__0_n_0\,
      I1 => \gtOp_carry_i_20__0_n_0\,
      I2 => \gtOp_carry_i_42__0_n_0\,
      I3 => \result[20]_i_3__0_n_0\,
      O => \gtOp_carry_i_61__0_n_0\
    );
\gtOp_carry_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \gtOp_carry_i_42__0_n_0\,
      I1 => \result[20]_i_3__0_n_0\,
      I2 => \gtOp_carry_i_20__0_n_0\,
      I3 => \gtOp_carry_i_19__0_n_0\,
      O => \gtOp_carry_i_62__0_n_0\
    );
\gtOp_carry_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \result[19]_i_2__0_n_0\,
      I1 => \result[20]_i_3__0_n_0\,
      I2 => \gtOp_carry_i_47__0_n_0\,
      I3 => \result[20]_i_18__0_n_0\,
      O => \gtOp_carry_i_63__0_n_0\
    );
\gtOp_carry_i_64__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[12]_i_2__0_n_0\,
      I1 => \gtOp_carry_i_51__0_n_0\,
      O => \gtOp_carry_i_64__0_n_0\
    );
\gtOp_carry_i_65__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[14]_i_2__0_n_0\,
      I1 => \result[13]_i_2__0_n_0\,
      O => \gtOp_carry_i_65__0_n_0\
    );
\gtOp_carry_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_24__0_n_0\,
      I1 => \result[20]_i_25__0_n_0\,
      O => \gtOp_carry_i_66__0_n_0\
    );
\gtOp_carry_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \result[20]_i_22__0_n_0\,
      I1 => \result[20]_i_23__0_n_0\,
      O => \gtOp_carry_i_67__0_n_0\
    );
\gtOp_carry_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_90__0_n_0\,
      I1 => \gtOp_carry_i_92__0_n_0\,
      O => \gtOp_carry_i_68__0_n_0\
    );
\gtOp_carry_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtOp_carry_i_92__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      O => \gtOp_carry_i_69__0_n_0\
    );
\gtOp_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      I2 => L(4),
      I3 => \result_reg[30]_i_2__0_n_3\,
      I4 => R(4),
      I5 => \gtOp_carry_i_9__0_n_0\,
      O => \gtOp_carry_i_6__0_n_0\
    );
\gtOp_carry_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_58__0_n_0\,
      I1 => \gtOp_carry_i_67__0_n_0\,
      I2 => \gtOp_carry_i_66__0_n_0\,
      I3 => \gtOp_carry_i_49__0_n_0\,
      I4 => \gtOp_carry_i_94__0_n_0\,
      I5 => \gtOp_carry_i_95__0_n_0\,
      O => \gtOp_carry_i_70__0_n_0\
    );
\gtOp_carry_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAC0EA"
    )
        port map (
      I0 => \gtOp_carry_i_96__0_n_0\,
      I1 => \gtOp_carry_i_55__0_n_0\,
      I2 => \gtOp_carry_i_93__0_n_0\,
      I3 => \gtOp_carry_i_97__0_n_0\,
      I4 => \gtOp_carry_i_91__0_n_0\,
      I5 => \gtOp_carry_i_56__0_n_0\,
      O => \gtOp_carry_i_71__0_n_0\
    );
\gtOp_carry_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \gtOp_carry_i_52__0_n_0\,
      I1 => \gtOp_carry_i_98__0_n_0\,
      I2 => \gtOp_carry_i_64__0_n_0\,
      I3 => \gtOp_carry_i_65__0_n_0\,
      I4 => \gtOp_carry_i_99__0_n_0\,
      I5 => \gtOp_carry_i_61__0_n_0\,
      O => \gtOp_carry_i_72__0_n_0\
    );
\gtOp_carry_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \gtOp_carry_i_47__0_n_0\,
      I1 => \result[20]_i_18__0_n_0\,
      I2 => \gtOp_carry_i_43__0_n_0\,
      I3 => \gtOp_carry_i_46__0_n_0\,
      I4 => \result[20]_i_3__0_n_0\,
      I5 => \result[19]_i_2__0_n_0\,
      O => \gtOp_carry_i_73__0_n_0\
    );
\gtOp_carry_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_14__0_n_0\,
      I1 => \result[22]_i_15__0_n_0\,
      I2 => p_1_in(21),
      I3 => \result[22]_i_16__0_n_0\,
      I4 => \result[22]_i_12__0_n_0\,
      I5 => p_0_in0_in(21),
      O => \gtOp_carry_i_74__0_n_0\
    );
\gtOp_carry_i_75__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gtOp_carry_i_93__0_n_0\,
      I1 => \gtOp_carry_i_90__0_n_0\,
      I2 => \gtOp_carry_i_92__0_n_0\,
      O => \gtOp_carry_i_75__0_n_0\
    );
\gtOp_carry_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gtOp_carry_i_100__0_n_0\,
      I1 => \gtOp_carry_i_101__0_n_0\,
      I2 => \result[20]_i_4__0_n_0\,
      I3 => \gtOp_carry_i_102__0_n_0\,
      I4 => \gtOp_carry_i_103__0_n_0\,
      I5 => \gtOp_carry_i_70__0_n_0\,
      O => \gtOp_carry_i_76__0_n_0\
    );
\gtOp_carry_i_77__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtOp_carry_i_58__0_n_0\,
      I1 => \gtOp_carry_i_61__0_n_0\,
      O => \gtOp_carry_i_77__0_n_0\
    );
\gtOp_carry_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(19),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_1_in(19),
      O => \gtOp_carry_i_78__0_n_0\
    );
\gtOp_carry_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_14__0_n_0\,
      I1 => \result[22]_i_15__0_n_0\,
      I2 => p_1_in(20),
      I3 => \result[22]_i_16__0_n_0\,
      I4 => \result[22]_i_12__0_n_0\,
      I5 => p_0_in0_in(20),
      O => \gtOp_carry_i_79__0_n_0\
    );
\gtOp_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9590000"
    )
        port map (
      I0 => \gtOp_carry_i_14__0_n_0\,
      I1 => R(2),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => L(2),
      I4 => \gtOp_carry_i_12__0_n_0\,
      O => \gtOp_carry_i_7__0_n_0\
    );
\gtOp_carry_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_14__0_n_0\,
      I1 => \result[22]_i_15__0_n_0\,
      I2 => p_1_in(24),
      I3 => \result[22]_i_16__0_n_0\,
      I4 => \result[22]_i_12__0_n_0\,
      I5 => p_0_in0_in(24),
      O => \gtOp_carry_i_80__0_n_0\
    );
\gtOp_carry_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111FF000000F0"
    )
        port map (
      I0 => \result[22]_i_14__0_n_0\,
      I1 => \result[22]_i_15__0_n_0\,
      I2 => p_1_in(11),
      I3 => \result[22]_i_16__0_n_0\,
      I4 => \result[22]_i_12__0_n_0\,
      I5 => p_0_in0_in(11),
      O => \gtOp_carry_i_81__0_n_0\
    );
\gtOp_carry_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F0000000F0"
    )
        port map (
      I0 => \result[22]_i_15__0_n_0\,
      I1 => \result[22]_i_14__0_n_0\,
      I2 => p_1_in(12),
      I3 => \result[22]_i_12__0_n_0\,
      I4 => \result[22]_i_16__0_n_0\,
      I5 => p_0_in0_in(12),
      O => \gtOp_carry_i_82__0_n_0\
    );
\gtOp_carry_i_83__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_1_in(14),
      O => \gtOp_carry_i_83__0_n_0\
    );
\gtOp_carry_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F0000000F0"
    )
        port map (
      I0 => \result[22]_i_15__0_n_0\,
      I1 => \result[22]_i_14__0_n_0\,
      I2 => p_1_in(13),
      I3 => \result[22]_i_12__0_n_0\,
      I4 => \result[22]_i_16__0_n_0\,
      I5 => p_0_in0_in(13),
      O => \gtOp_carry_i_84__0_n_0\
    );
\gtOp_carry_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[20]_i_17__0_n_0\,
      I2 => \gtOp_carry_i_104__0_n_0\,
      I3 => \result[20]_i_14__0_n_0\,
      I4 => \result[20]_i_6__0_n_0\,
      I5 => \frac0__25_carry_n_5\,
      O => \gtOp_carry_i_85__0_n_0\
    );
\gtOp_carry_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[20]_i_17__0_n_0\,
      I2 => \gtOp_carry_i_104__0_n_0\,
      I3 => \result[20]_i_14__0_n_0\,
      I4 => \result[20]_i_6__0_n_0\,
      I5 => \frac0__25_carry_n_6\,
      O => \gtOp_carry_i_86__0_n_0\
    );
\gtOp_carry_i_87__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_49__0_n_0\,
      I1 => \result[20]_i_23__0_n_0\,
      I2 => \result[20]_i_22__0_n_0\,
      O => \gtOp_carry_i_87__0_n_0\
    );
\gtOp_carry_i_88__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_25__0_n_0\,
      I1 => \result[20]_i_24__0_n_0\,
      I2 => \result[20]_i_26__0_n_0\,
      O => \gtOp_carry_i_88__0_n_0\
    );
\gtOp_carry_i_89__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_45__0_n_0\,
      I1 => \result[14]_i_2__0_n_0\,
      I2 => \gtOp_carry_i_26__0_n_0\,
      O => \gtOp_carry_i_89__0_n_0\
    );
\gtOp_carry_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A60000"
    )
        port map (
      I0 => \gtOp_carry_i_15__0_n_0\,
      I1 => R(1),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => L(1),
      I4 => \gtOp_carry_i_18__0_n_0\,
      O => \gtOp_carry_i_8__0_n_0\
    );
\gtOp_carry_i_90__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \gtOp_carry_i_73__0_n_0\,
      I1 => \gtOp_carry_i_105__0_n_0\,
      I2 => \gtOp_carry_i_24__0_n_0\,
      I3 => \gtOp_carry_i_89__0_n_0\,
      O => \gtOp_carry_i_90__0_n_0\
    );
\gtOp_carry_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_9__0_n_0\,
      I1 => \result[12]_i_2__0_n_0\,
      I2 => \gtOp_carry_i_65__0_n_0\,
      I3 => \gtOp_carry_i_43__0_n_0\,
      I4 => \gtOp_carry_i_41__0_n_0\,
      I5 => \gtOp_carry_i_42__0_n_0\,
      O => \gtOp_carry_i_91__0_n_0\
    );
\gtOp_carry_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \gtOp_carry_i_26__0_n_0\,
      I1 => \gtOp_carry_i_45__0_n_0\,
      I2 => \gtOp_carry_i_73__0_n_0\,
      I3 => \gtOp_carry_i_106__0_n_0\,
      I4 => \gtOp_carry_i_64__0_n_0\,
      I5 => \gtOp_carry_i_65__0_n_0\,
      O => \gtOp_carry_i_92__0_n_0\
    );
\gtOp_carry_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_43__0_n_0\,
      I1 => \gtOp_carry_i_41__0_n_0\,
      I2 => \gtOp_carry_i_42__0_n_0\,
      I3 => \result[20]_i_9__0_n_0\,
      I4 => \gtOp_carry_i_65__0_n_0\,
      I5 => \gtOp_carry_i_64__0_n_0\,
      O => \gtOp_carry_i_93__0_n_0\
    );
\gtOp_carry_i_94__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_54__0_n_0\,
      I1 => \gtOp_carry_i_105__0_n_0\,
      O => \gtOp_carry_i_94__0_n_0\
    );
\gtOp_carry_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gtOp_carry_i_21__0_n_0\,
      I1 => \gtOp_carry_i_107__0_n_0\,
      I2 => \gtOp_carry_i_108__0_n_0\,
      I3 => \gtOp_carry_i_23__0_n_0\,
      I4 => \gtOp_carry_i_65__0_n_0\,
      I5 => \gtOp_carry_i_109__0_n_0\,
      O => \gtOp_carry_i_95__0_n_0\
    );
\gtOp_carry_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[20]_i_12__0_n_0\,
      I1 => \result[20]_i_13__0_n_0\,
      I2 => \gtOp_carry_i_64__0_n_0\,
      I3 => \gtOp_carry_i_110__0_n_0\,
      I4 => \gtOp_carry_i_41__0_n_0\,
      I5 => \gtOp_carry_i_42__0_n_0\,
      O => \gtOp_carry_i_96__0_n_0\
    );
\gtOp_carry_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gtOp_carry_i_110__0_n_0\,
      I1 => \gtOp_carry_i_41__0_n_0\,
      I2 => \gtOp_carry_i_42__0_n_0\,
      I3 => \gtOp_carry_i_111__0_n_0\,
      I4 => \gtOp_carry_i_109__0_n_0\,
      I5 => \gtOp_carry_i_112__0_n_0\,
      O => \gtOp_carry_i_97__0_n_0\
    );
\gtOp_carry_i_98__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_108__0_n_0\,
      I1 => \gtOp_carry_i_23__0_n_0\,
      O => \gtOp_carry_i_98__0_n_0\
    );
\gtOp_carry_i_99__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gtOp_carry_i_106__0_n_0\,
      I1 => \gtOp_carry_i_87__0_n_0\,
      O => \gtOp_carry_i_99__0_n_0\
    );
\gtOp_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \gtOp_carry_i_19__0_n_0\,
      I1 => \gtOp_carry_i_20__0_n_0\,
      I2 => \gtOp_carry_i_21__0_n_0\,
      I3 => \gtOp_carry_i_22__0_n_0\,
      I4 => \gtOp_carry_i_23__0_n_0\,
      I5 => \gtOp_carry_i_24__0_n_0\,
      O => \gtOp_carry_i_9__0_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_0_in0_in(10),
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(6),
      I1 => L(6),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in0_in(9),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in0_in(8),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => R(5),
      I1 => L(5),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in0_in(7),
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(14),
      I1 => p_0_in0_in(14),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_0_in0_in(13),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_0_in0_in(12),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_0_in0_in(11),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in0_in(18),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in0_in(17),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(16),
      I1 => p_0_in0_in(16),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_0_in0_in(15),
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in0_in(22),
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in0_in(21),
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in0_in(20),
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in0_in(19),
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in0_in(25),
      O => \i__carry__4_i_1__0_n_0\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in0_in(24),
      O => \i__carry__4_i_2__0_n_0\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in0_in(23),
      O => \i__carry__4_i_3__0_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in0_in(6),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in0_in(5),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in0_in(4),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in0_in(3),
      O => \i__carry_i_4__4_n_0\
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => L(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3) => \minusOp_carry_i_1__1_n_0\,
      S(2) => \minusOp_carry_i_2__1_n_0\,
      S(1) => \minusOp_carry_i_3__1_n_0\,
      S(0) => \minusOp_carry_i_4__1_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => L(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3) => \minusOp_carry__0_i_1__1_n_0\,
      S(2) => \minusOp_carry__0_i_2__0_n_0\,
      S(1) => \minusOp_carry__0_i_3__0_n_0\,
      S(0) => \minusOp_carry__0_i_4__1_n_0\
    );
\minusOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      O => \minusOp_carry__0_i_1__1_n_0\
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \minusOp_carry__0_i_2__0_n_0\
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(5),
      I1 => R(5),
      O => \minusOp_carry__0_i_3__0_n_0\
    );
\minusOp_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      O => \minusOp_carry__0_i_4__1_n_0\
    );
\minusOp_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(3),
      I1 => R(3),
      O => \minusOp_carry_i_1__1_n_0\
    );
\minusOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(2),
      I1 => R(2),
      O => \minusOp_carry_i_2__1_n_0\
    );
\minusOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      O => \minusOp_carry_i_3__1_n_0\
    );
\minusOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L(0),
      I1 => R(0),
      O => \minusOp_carry_i_4__1_n_0\
    );
\minusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__0/i__carry_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => R(3 downto 0),
      O(3 downto 0) => minusOp0_in(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\minusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__0/i__carry_n_0\,
      CO(3) => \minusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => R(7 downto 4),
      O(3 downto 0) => minusOp0_in(7 downto 4),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\minusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp_inferred__1/i__carry_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_1_in(6 downto 3),
      O(3) => \minusOp_inferred__1/i__carry_n_4\,
      O(2) => \minusOp_inferred__1/i__carry_n_5\,
      O(1) => \minusOp_inferred__1/i__carry_n_6\,
      O(0) => \minusOp_inferred__1/i__carry_n_7\,
      S(3) => \i__carry_i_1__4_n_0\,
      S(2) => \i__carry_i_2__4_n_0\,
      S(1) => \i__carry_i_3__4_n_0\,
      S(0) => \i__carry_i_4__4_n_0\
    );
\minusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(10 downto 7),
      O(3) => \minusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__4_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__4_n_0\
    );
\minusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(14 downto 11),
      O(3) => \minusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\minusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(18 downto 15),
      O(3) => \minusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__2_n_7\,
      S(3) => \i__carry__2_i_1__0_n_0\,
      S(2) => \i__carry__2_i_2__0_n_0\,
      S(1) => \i__carry__2_i_3__0_n_0\,
      S(0) => \i__carry__2_i_4__0_n_0\
    );
\minusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \minusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \minusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(22 downto 19),
      O(3) => \minusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \minusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__3_n_7\,
      S(3) => \i__carry__3_i_1__0_n_0\,
      S(2) => \i__carry__3_i_2__0_n_0\,
      S(1) => \i__carry__3_i_3__0_n_0\,
      S(0) => \i__carry__3_i_4__0_n_0\
    );
\minusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_inferred__1/i__carry__3_n_0\,
      CO(3) => \minusOp_inferred__1/i__carry__4_n_0\,
      CO(2) => \NLW_minusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \minusOp_inferred__1/i__carry__4_n_2\,
      CO(0) => \minusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(25 downto 23),
      O(3) => \NLW_minusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3),
      O(2) => \minusOp_inferred__1/i__carry__4_n_5\,
      O(1) => \minusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \minusOp_inferred__1/i__carry__4_n_7\,
      S(3) => '1',
      S(2) => \i__carry__4_i_1__0_n_0\,
      S(1) => \i__carry__4_i_2__0_n_0\,
      S(0) => \i__carry__4_i_3__0_n_0\
    );
\numA[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \numA[31]_i_3__0_n_0\,
      I2 => \out\(3),
      I3 => \numA[31]_i_4__0_n_0\,
      O => \^numb_reg[5]\
    );
\numA[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0F0C0B8BBB888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(2),
      I2 => done_mul,
      I3 => \out\(1),
      I4 => control_i_0,
      I5 => \out\(0),
      O => \numA[31]_i_3__0_n_0\
    );
\numA[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(0),
      I2 => done_mul,
      I3 => \out\(2),
      I4 => \out\(1),
      O => \numA[31]_i_4__0_n_0\
    );
\numB[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20022202"
    )
        port map (
      I0 => \^numb_reg[5]\,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(0),
      O => \numB_reg[30]\
    );
\result[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => \result[0]_i_2__0_n_0\,
      I1 => \result[0]_i_3__0_n_0\,
      I2 => \result[22]_i_3__0_n_0\,
      I3 => done_i,
      I4 => \^sample_out_reg[30]\(0),
      O => \result[0]_i_1__0_n_0\
    );
\result[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC0FAC0FAC0EAC0"
    )
        port map (
      I0 => \result[22]_i_15__0_n_0\,
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_9__0_n_0\,
      I3 => \result[22]_i_8__0_n_0\,
      I4 => sign_A,
      I5 => sign_B,
      O => \result[0]_i_2__0_n_0\
    );
\result[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0DDDDDDD0DD"
    )
        port map (
      I0 => plusOp(3),
      I1 => \result[22]_i_7__0_n_0\,
      I2 => \result[10]_i_2__0_n_0\,
      I3 => p_0_in0_in(3),
      I4 => \result[22]_i_4__0_n_0\,
      I5 => p_1_in(3),
      O => \result[0]_i_3__0_n_0\
    );
\result[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E2C0E2FFFFC0E2"
    )
        port map (
      I0 => p_0_in0_in(13),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(13),
      I3 => \result[10]_i_2__0_n_0\,
      I4 => plusOp(13),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[10]_i_1__0_n_0\
    );
\result[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[22]_i_15__0_n_0\,
      I1 => \result[10]_i_3__0_n_0\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(5),
      I5 => R(2),
      O => \result[10]_i_2__0_n_0\
    );
\result[10]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => R(7),
      I1 => R(1),
      I2 => R(0),
      I3 => R(6),
      O => \result[10]_i_3__0_n_0\
    );
\result[11]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_51__0_n_0\,
      I4 => \gtOp_carry_i_52__0_n_0\,
      O => \result[11]_i_10__0_n_0\
    );
\result[11]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[11]_i_15__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[15]_i_15__0_n_0\,
      I3 => \result[11]_i_17__0_n_0\,
      I4 => \result[15]_i_17__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[11]_i_11__0_n_0\
    );
\result[11]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_52__0_n_0\,
      I4 => \gtOp_carry_i_50__0_n_0\,
      O => \result[11]_i_12__0_n_0\
    );
\result[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[11]_i_16__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[15]_i_16__0_n_0\,
      I3 => \result[11]_i_18__0_n_0\,
      I4 => \result[15]_i_18__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[11]_i_13__0_n_0\
    );
\result[11]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_50__0_n_0\,
      I4 => \gtOp_carry_i_49__0_n_0\,
      O => \result[11]_i_14__0_n_0\
    );
\result[11]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_25__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      O => \result[11]_i_15__0_n_0\
    );
\result[11]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_26__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      O => \result[11]_i_16__0_n_0\
    );
\result[11]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_27__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      O => \result[11]_i_17__0_n_0\
    );
\result[11]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \result[20]_i_20__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      O => \result[11]_i_18__0_n_0\
    );
\result[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54445444FFFF5444"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => p_0_in0_in(14),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_1_in(14),
      I4 => plusOp(14),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[11]_i_1__0_n_0\
    );
\result[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_13__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[11]_i_7__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_8__0_n_0\,
      O => \L__0\(14)
    );
\result[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_7__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[11]_i_9__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_10__0_n_0\,
      O => \L__0\(13)
    );
\result[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_9__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[11]_i_11__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_12__0_n_0\,
      O => \L__0\(12)
    );
\result[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_11__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[11]_i_13__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[11]_i_14__0_n_0\,
      O => \L__0\(11)
    );
\result[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_17__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[19]_i_19__0_n_0\,
      I3 => \result[11]_i_15__0_n_0\,
      I4 => \result[15]_i_15__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[11]_i_7__0_n_0\
    );
\result[11]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[12]_i_2__0_n_0\,
      I4 => \gtOp_carry_i_51__0_n_0\,
      O => \result[11]_i_8__0_n_0\
    );
\result[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_18__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[19]_i_20__0_n_0\,
      I3 => \result[11]_i_16__0_n_0\,
      I4 => \result[15]_i_16__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[11]_i_9__0_n_0\
    );
\result[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(15),
      I1 => \result[20]_i_2__0_n_0\,
      I2 => \result[22]_i_5__2_n_0\,
      I3 => \result[12]_i_2__0_n_0\,
      O => \result[12]_i_1__0_n_0\
    );
\result[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__2_n_4\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_7\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \result[12]_i_3__0_n_0\,
      O => \result[12]_i_2__0_n_0\
    );
\result[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_1_in(15),
      O => \result[12]_i_3__0_n_0\
    );
\result[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[13]_i_2__0_n_0\,
      I2 => plusOp(16),
      I3 => \result[22]_i_7__0_n_0\,
      O => \result[13]_i_1__0_n_0\
    );
\result[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_7\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_6\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \result[13]_i_3__0_n_0\,
      O => \result[13]_i_2__0_n_0\
    );
\result[13]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(16),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_1_in(16),
      O => \result[13]_i_3__0_n_0\
    );
\result[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(17),
      I1 => \result[20]_i_2__0_n_0\,
      I2 => \result[22]_i_5__2_n_0\,
      I3 => \result[14]_i_2__0_n_0\,
      O => \result[14]_i_1__0_n_0\
    );
\result[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__3_n_6\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__2_n_5\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \result[14]_i_3__0_n_0\,
      O => \result[14]_i_2__0_n_0\
    );
\result[14]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(17),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_1_in(17),
      O => \result[14]_i_3__0_n_0\
    );
\result[15]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_26__0_n_0\,
      I4 => \result[14]_i_2__0_n_0\,
      O => \result[15]_i_10__0_n_0\
    );
\result[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_15__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[19]_i_17__0_n_0\,
      I3 => \result[15]_i_17__0_n_0\,
      I4 => \result[19]_i_19__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[15]_i_11__0_n_0\
    );
\result[15]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[14]_i_2__0_n_0\,
      I4 => \result[13]_i_2__0_n_0\,
      O => \result[15]_i_12__0_n_0\
    );
\result[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[15]_i_16__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[19]_i_18__0_n_0\,
      I3 => \result[15]_i_18__0_n_0\,
      I4 => \result[19]_i_20__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[15]_i_13__0_n_0\
    );
\result[15]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[13]_i_2__0_n_0\,
      I4 => \result[12]_i_2__0_n_0\,
      O => \result[15]_i_14__0_n_0\
    );
\result[15]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \result[3]_i_20__0_n_0\,
      I1 => \gtOp_carry_i_10__0_n_0\,
      I2 => \gtOp_carry_i_49__0_n_0\,
      O => \result[15]_i_15__0_n_0\
    );
\result[15]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000022222222"
    )
        port map (
      I0 => \result[20]_i_22__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \frac0__25_carry_n_5\,
      I3 => \result[23]_i_5__0_n_0\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \gtOp_carry_i_10__0_n_0\,
      O => \result[15]_i_16__0_n_0\
    );
\result[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000022222222"
    )
        port map (
      I0 => \result[20]_i_23__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \frac0__25_carry_n_6\,
      I3 => \result[23]_i_5__0_n_0\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \gtOp_carry_i_10__0_n_0\,
      O => \result[15]_i_17__0_n_0\
    );
\result[15]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3022"
    )
        port map (
      I0 => \result[20]_i_24__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \result[22]_i_59__0_n_0\,
      I3 => \gtOp_carry_i_10__0_n_0\,
      O => \result[15]_i_18__0_n_0\
    );
\result[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54445444FFFF5444"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => p_0_in0_in(18),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_1_in(18),
      I4 => plusOp(18),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[15]_i_1__0_n_0\
    );
\result[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_15__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[15]_i_7__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_8__0_n_0\,
      O => \L__0\(18)
    );
\result[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_7__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[15]_i_9__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_10__0_n_0\,
      O => \L__0\(17)
    );
\result[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_9__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[15]_i_11__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_12__0_n_0\,
      O => \L__0\(16)
    );
\result[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[15]_i_11__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[15]_i_13__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[15]_i_14__0_n_0\,
      O => \L__0\(15)
    );
\result[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_19__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_56__0_n_0\,
      I3 => \result[15]_i_15__0_n_0\,
      I4 => \result[19]_i_17__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[15]_i_7__0_n_0\
    );
\result[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_45__0_n_0\,
      I4 => \gtOp_carry_i_26__0_n_0\,
      O => \result[15]_i_8__0_n_0\
    );
\result[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_20__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_57__0_n_0\,
      I3 => \result[15]_i_16__0_n_0\,
      I4 => \result[19]_i_18__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[15]_i_9__0_n_0\
    );
\result[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54445444FFFF5444"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => p_0_in0_in(19),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_1_in(19),
      I4 => plusOp(19),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[16]_i_1__0_n_0\
    );
\result[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(20),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(20),
      I3 => \result[22]_i_5__2_n_0\,
      I4 => plusOp(20),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[17]_i_1__0_n_0\
    );
\result[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(21),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(21),
      I3 => \result[22]_i_5__2_n_0\,
      I4 => plusOp(21),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[18]_i_1__0_n_0\
    );
\result[19]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_3__0_n_0\,
      I4 => \result[19]_i_2__0_n_0\,
      O => \result[19]_i_10__0_n_0\
    );
\result[19]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_57__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_53__0_n_0\,
      I3 => \result[19]_i_18__0_n_0\,
      I4 => \result[22]_i_51__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[19]_i_11__0_n_0\
    );
\result[19]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[19]_i_2__0_n_0\,
      I4 => \gtOp_carry_i_43__0_n_0\,
      O => \result[19]_i_12__0_n_0\
    );
\result[19]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_17__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_47__0_n_0\,
      I3 => \result[19]_i_19__0_n_0\,
      I4 => \result[22]_i_56__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[19]_i_13__0_n_0\
    );
\result[19]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_43__0_n_0\,
      I4 => \gtOp_carry_i_46__0_n_0\,
      O => \result[19]_i_14__0_n_0\
    );
\result[19]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[19]_i_18__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_51__0_n_0\,
      I3 => \result[19]_i_20__0_n_0\,
      I4 => \result[22]_i_57__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[19]_i_15__0_n_0\
    );
\result[19]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_46__0_n_0\,
      I4 => \gtOp_carry_i_45__0_n_0\,
      O => \result[19]_i_16__0_n_0\
    );
\result[19]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_25__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      I3 => \result[12]_i_2__0_n_0\,
      O => \result[19]_i_17__0_n_0\
    );
\result[19]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_26__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      I3 => \gtOp_carry_i_51__0_n_0\,
      O => \result[19]_i_18__0_n_0\
    );
\result[19]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_27__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      I3 => \gtOp_carry_i_52__0_n_0\,
      O => \result[19]_i_19__0_n_0\
    );
\result[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[19]_i_2__0_n_0\,
      I2 => plusOp(22),
      I3 => \result[22]_i_7__0_n_0\,
      O => \result[19]_i_1__0_n_0\
    );
\result[19]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \result[20]_i_20__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      I3 => \gtOp_carry_i_50__0_n_0\,
      O => \result[19]_i_20__0_n_0\
    );
\result[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__4_n_5\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__3_n_4\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \result[19]_i_4__0_n_0\,
      O => \result[19]_i_2__0_n_0\
    );
\result[19]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(22),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_1_in(22),
      O => \result[19]_i_4__0_n_0\
    );
\result[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_43__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[19]_i_9__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_10__0_n_0\,
      O => \L__0\(22)
    );
\result[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_9__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[19]_i_11__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_12__0_n_0\,
      O => \L__0\(21)
    );
\result[19]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_11__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[19]_i_13__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_14__0_n_0\,
      O => \L__0\(20)
    );
\result[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[19]_i_13__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[19]_i_15__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[19]_i_16__0_n_0\,
      O => \L__0\(19)
    );
\result[19]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_56__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_49__0_n_0\,
      I3 => \result[19]_i_17__0_n_0\,
      I4 => \result[22]_i_47__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[19]_i_9__0_n_0\
    );
\result[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2__0_n_0\,
      I1 => p_0_in0_in(4),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_1_in(4),
      I4 => plusOp(4),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[1]_i_1__0_n_0\
    );
\result[20]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gtOp_carry_i_47__0_n_0\,
      I1 => \result[20]_i_18__0_n_0\,
      I2 => \result[20]_i_3__0_n_0\,
      I3 => \result[19]_i_2__0_n_0\,
      I4 => \gtOp_carry_i_43__0_n_0\,
      O => \result[20]_i_10__0_n_0\
    );
\result[20]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \result[20]_i_19__0_n_0\,
      I1 => \result[20]_i_20__0_n_0\,
      I2 => \result[22]_i_5__2_n_0\,
      I3 => \result[23]_i_5__0_n_0\,
      I4 => \frac0__25_carry_n_7\,
      I5 => \result[20]_i_21__0_n_0\,
      O => \result[20]_i_11__0_n_0\
    );
\result[20]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[20]_i_22__0_n_0\,
      I1 => \result[20]_i_23__0_n_0\,
      I2 => \result[20]_i_24__0_n_0\,
      I3 => \gtOp_carry_i_52__0_n_0\,
      I4 => \gtOp_carry_i_50__0_n_0\,
      I5 => \gtOp_carry_i_49__0_n_0\,
      O => \result[20]_i_12__0_n_0\
    );
\result[20]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \result[20]_i_25__0_n_0\,
      I1 => \result[20]_i_26__0_n_0\,
      I2 => \result[20]_i_27__0_n_0\,
      O => \result[20]_i_13__0_n_0\
    );
\result[20]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F66"
    )
        port map (
      I0 => L(4),
      I1 => R(4),
      I2 => R(5),
      I3 => L(5),
      O => \result[20]_i_14__0_n_0\
    );
\result[20]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => R(0),
      I1 => L(0),
      O => \result[20]_i_15__0_n_0\
    );
\result[20]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(6),
      I1 => R(6),
      O => \result[20]_i_16__0_n_0\
    );
\result[20]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => L(1),
      I1 => R(1),
      I2 => R(6),
      I3 => L(6),
      I4 => R(5),
      I5 => L(5),
      O => \result[20]_i_17__0_n_0\
    );
\result[20]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111F1100000000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_5\,
      I1 => \frac0__25_carry__5_n_6\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__4_n_5\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_18__0_n_0\
    );
\result[20]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_28__0_n_0\,
      I1 => \frac0__25_carry_n_4\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_7\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_19__0_n_0\
    );
\result[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => plusOp(23),
      I1 => \result[20]_i_2__0_n_0\,
      I2 => \result[22]_i_5__2_n_0\,
      I3 => \result[20]_i_3__0_n_0\,
      O => \result[20]_i_1__0_n_0\
    );
\result[20]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_29__0_n_0\,
      I1 => \frac0__25_carry__0_n_7\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_6\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_20__0_n_0\
    );
\result[20]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE0E00000000"
    )
        port map (
      I0 => \frac0__25_carry_n_6\,
      I1 => \frac0__25_carry_n_5\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \result[20]_i_14__0_n_0\,
      I4 => \result[23]_i_9__0_n_0\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_21__0_n_0\
    );
\result[20]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_30__0_n_0\,
      I1 => \frac0__25_carry__1_n_5\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_4\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_22__0_n_0\
    );
\result[20]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_31__0_n_0\,
      I1 => \frac0__25_carry__1_n_6\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_5\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_23__0_n_0\
    );
\result[20]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_32__0_n_0\,
      I1 => \frac0__25_carry__1_n_7\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_6\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_24__0_n_0\
    );
\result[20]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A888088"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \frac0__25_carry__0_n_4\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry__0_n_7\,
      I5 => \result[20]_i_33__0_n_0\,
      O => \result[20]_i_25__0_n_0\
    );
\result[20]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_34__0_n_0\,
      I1 => \frac0__25_carry__0_n_5\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_4\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_26__0_n_0\
    );
\result[20]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEAEEAAAAAAAA"
    )
        port map (
      I0 => \result[20]_i_35__0_n_0\,
      I1 => \frac0__25_carry__0_n_6\,
      I2 => \result[20]_i_5__0_n_0\,
      I3 => \result[20]_i_6__0_n_0\,
      I4 => \minusOp_inferred__1/i__carry_n_5\,
      I5 => \result[22]_i_5__2_n_0\,
      O => \result[20]_i_27__0_n_0\
    );
\result[20]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_0_in0_in(3),
      I4 => \result[22]_i_14__0_n_0\,
      I5 => \result[22]_i_15__0_n_0\,
      O => \result[20]_i_28__0_n_0\
    );
\result[20]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_0_in0_in(4),
      I4 => \result[22]_i_14__0_n_0\,
      I5 => \result[22]_i_15__0_n_0\,
      O => \result[20]_i_29__0_n_0\
    );
\result[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => sign_B,
      I1 => sign_A,
      I2 => \result[20]_i_4__0_n_0\,
      I3 => gtOp,
      O => \result[20]_i_2__0_n_0\
    );
\result[20]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F0000000F0"
    )
        port map (
      I0 => \result[22]_i_15__0_n_0\,
      I1 => \result[22]_i_14__0_n_0\,
      I2 => p_1_in(10),
      I3 => \result[22]_i_12__0_n_0\,
      I4 => \result[22]_i_16__0_n_0\,
      I5 => p_0_in0_in(10),
      O => \result[20]_i_30__0_n_0\
    );
\result[20]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_0_in0_in(9),
      I4 => \result[22]_i_14__0_n_0\,
      I5 => \result[22]_i_15__0_n_0\,
      O => \result[20]_i_31__0_n_0\
    );
\result[20]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F0000000F0"
    )
        port map (
      I0 => \result[22]_i_15__0_n_0\,
      I1 => \result[22]_i_14__0_n_0\,
      I2 => p_1_in(8),
      I3 => \result[22]_i_12__0_n_0\,
      I4 => \result[22]_i_16__0_n_0\,
      I5 => p_0_in0_in(8),
      O => \result[20]_i_32__0_n_0\
    );
\result[20]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_0_in0_in(7),
      I4 => \result[22]_i_14__0_n_0\,
      I5 => \result[22]_i_15__0_n_0\,
      O => \result[20]_i_33__0_n_0\
    );
\result[20]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_0_in0_in(6),
      I4 => \result[22]_i_14__0_n_0\,
      I5 => \result[22]_i_15__0_n_0\,
      O => \result[20]_i_34__0_n_0\
    );
\result[20]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020202FE02"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_0_in0_in(5),
      I4 => \result[22]_i_14__0_n_0\,
      I5 => \result[22]_i_15__0_n_0\,
      O => \result[20]_i_35__0_n_0\
    );
\result[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \frac0__25_carry__4_n_4\,
      I1 => \result[20]_i_5__0_n_0\,
      I2 => \result[20]_i_6__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_7\,
      I4 => \result[22]_i_5__2_n_0\,
      I5 => \result[20]_i_7__0_n_0\,
      O => \result[20]_i_3__0_n_0\
    );
\result[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \result[20]_i_8__0_n_0\,
      I1 => \result[20]_i_9__0_n_0\,
      I2 => \result[20]_i_10__0_n_0\,
      I3 => \result[20]_i_11__0_n_0\,
      I4 => \result[20]_i_12__0_n_0\,
      I5 => \result[20]_i_13__0_n_0\,
      O => \result[20]_i_4__0_n_0\
    );
\result[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \result[20]_i_14__0_n_0\,
      I1 => \result[20]_i_15__0_n_0\,
      I2 => \result[20]_i_16__0_n_0\,
      I3 => \minusOp_inferred__1/i__carry__4_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[20]_i_17__0_n_0\,
      O => \result[20]_i_5__0_n_0\
    );
\result[20]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => L(7),
      I1 => R(7),
      I2 => R(2),
      I3 => L(2),
      I4 => R(3),
      I5 => L(3),
      O => \result[20]_i_6__0_n_0\
    );
\result[20]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => p_0_in0_in(23),
      I1 => \result[22]_i_12__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => p_1_in(23),
      O => \result[20]_i_7__0_n_0\
    );
\result[20]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \result[13]_i_2__0_n_0\,
      I1 => \result[14]_i_2__0_n_0\,
      I2 => \gtOp_carry_i_51__0_n_0\,
      I3 => \result[12]_i_2__0_n_0\,
      O => \result[20]_i_8__0_n_0\
    );
\result[20]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gtOp_carry_i_46__0_n_0\,
      I1 => \gtOp_carry_i_45__0_n_0\,
      I2 => \gtOp_carry_i_26__0_n_0\,
      O => \result[20]_i_9__0_n_0\
    );
\result[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(24),
      I3 => \result[22]_i_5__2_n_0\,
      I4 => plusOp(24),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[21]_i_1__0_n_0\
    );
\result[22]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \result[23]_i_2__0_n_0\,
      I1 => \result[30]_i_4__0_n_0\,
      I2 => isSUB_stg2,
      I3 => \result[22]_i_22__0_n_0\,
      I4 => \result[24]_i_2__0_n_0\,
      I5 => \result[25]_i_2__0_n_0\,
      O => \result[22]_i_10__0_n_0\
    );
\result[22]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFEFFE"
    )
        port map (
      I0 => \result[22]_i_23__0_n_0\,
      I1 => \result[28]_i_2__0_n_0\,
      I2 => \result[30]_i_8__0_n_0\,
      I3 => \result[22]_i_24__0_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[22]_i_25__0_n_0\,
      O => \result[22]_i_11__0_n_0\
    );
\result[22]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \result[22]_i_26__0_n_0\,
      I1 => \result[22]_i_27__0_n_0\,
      I2 => \result[22]_i_28__0_n_0\,
      I3 => \result[22]_i_29__0_n_0\,
      I4 => \result[22]_i_30__0_n_0\,
      I5 => \result[22]_i_31__0_n_0\,
      O => \result[22]_i_12__0_n_0\
    );
\result[22]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(7),
      I1 => L(0),
      I2 => L(6),
      I3 => L(1),
      O => \result[22]_i_13__0_n_0\
    );
\result[22]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => R(2),
      I1 => R(5),
      I2 => R(3),
      I3 => R(4),
      I4 => \result[10]_i_3__0_n_0\,
      O => \result[22]_i_14__0_n_0\
    );
\result[22]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \result[22]_i_32__0_n_0\,
      I1 => \result[22]_i_33__0_n_0\,
      I2 => \result[22]_i_34__0_n_0\,
      I3 => \result[22]_i_35__0_n_0\,
      I4 => \result[22]_i_36__0_n_0\,
      I5 => \result[22]_i_37__0_n_0\,
      O => \result[22]_i_15__0_n_0\
    );
\result[22]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(2),
      I1 => L(5),
      I2 => L(3),
      I3 => L(4),
      I4 => \result[22]_i_13__0_n_0\,
      O => \result[22]_i_16__0_n_0\
    );
\result[22]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_38__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[22]_i_39__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_40__0_n_0\,
      O => \L__0\(25)
    );
\result[22]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_39__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[22]_i_41__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_42__0_n_0\,
      O => \L__0\(24)
    );
\result[22]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[22]_i_41__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[22]_i_43__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[22]_i_44__0_n_0\,
      O => \L__0\(23)
    );
\result[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => done_i,
      I1 => \result[22]_i_3__0_n_0\,
      O => \result[22]_i_1__2_n_0\
    );
\result[22]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => R(5),
      I1 => R(4),
      I2 => R(7),
      I3 => R(6),
      O => \result[22]_i_20__0_n_0\
    );
\result[22]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => L(5),
      I1 => L(4),
      I2 => L(7),
      I3 => L(6),
      O => \result[22]_i_21__0_n_0\
    );
\result[22]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA9AAAAA"
    )
        port map (
      I0 => \result[30]_i_5__0_n_0\,
      I1 => \result[30]_i_6__0_n_0\,
      I2 => p_3_in(3),
      I3 => \result[28]_i_3__0_n_0\,
      I4 => p_3_in(4),
      I5 => \result[30]_i_8__0_n_0\,
      O => \result[22]_i_22__0_n_0\
    );
\result[22]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F115F4F5F1F5F11"
    )
        port map (
      I0 => \result[22]_i_45__0_n_0\,
      I1 => p_3_in(4),
      I2 => \result[22]_i_46__0_n_0\,
      I3 => isSUB_stg2,
      I4 => \result[28]_i_3__0_n_0\,
      I5 => p_3_in(3),
      O => \result[22]_i_23__0_n_0\
    );
\result[22]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => R(5),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(5),
      I3 => p_3_in(3),
      I4 => \result[28]_i_3__0_n_0\,
      I5 => p_3_in(4),
      O => \result[22]_i_24__0_n_0\
    );
\result[22]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__0_n_0\,
      I1 => \result_reg[29]_i_3__0_n_5\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_25__0_n_0\
    );
\result[22]_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in0_in(22),
      I1 => p_0_in0_in(23),
      I2 => p_0_in0_in(4),
      O => \result[22]_i_26__0_n_0\
    );
\result[22]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(10),
      I1 => p_0_in0_in(8),
      I2 => p_0_in0_in(6),
      I3 => p_0_in0_in(3),
      O => \result[22]_i_27__0_n_0\
    );
\result[22]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(24),
      I1 => p_0_in0_in(17),
      I2 => p_0_in0_in(13),
      I3 => p_0_in0_in(11),
      O => \result[22]_i_28__0_n_0\
    );
\result[22]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(15),
      I1 => p_0_in0_in(5),
      I2 => p_0_in0_in(25),
      I3 => p_0_in0_in(21),
      O => \result[22]_i_29__0_n_0\
    );
\result[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(25),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(25),
      I3 => \result[22]_i_5__2_n_0\,
      I4 => plusOp(25),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[22]_i_2__0_n_0\
    );
\result[22]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in0_in(14),
      I1 => p_0_in0_in(12),
      I2 => p_0_in0_in(20),
      I3 => p_0_in0_in(16),
      O => \result[22]_i_30__0_n_0\
    );
\result[22]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in0_in(19),
      I1 => p_0_in0_in(7),
      I2 => p_0_in0_in(18),
      I3 => p_0_in0_in(9),
      O => \result[22]_i_31__0_n_0\
    );
\result[22]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(24),
      I3 => p_1_in(5),
      O => \result[22]_i_32__0_n_0\
    );
\result[22]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_1_in(14),
      I2 => p_1_in(10),
      I3 => p_1_in(7),
      O => \result[22]_i_33__0_n_0\
    );
\result[22]_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(19),
      I2 => p_1_in(8),
      O => \result[22]_i_34__0_n_0\
    );
\result[22]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_1_in(6),
      I2 => p_1_in(16),
      I3 => p_1_in(4),
      O => \result[22]_i_35__0_n_0\
    );
\result[22]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_1_in(13),
      I2 => p_1_in(22),
      I3 => p_1_in(12),
      O => \result[22]_i_36__0_n_0\
    );
\result[22]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_1_in(15),
      I2 => p_1_in(23),
      I3 => p_1_in(20),
      O => \result[22]_i_37__0_n_0\
    );
\result[22]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAF008F"
    )
        port map (
      I0 => \gtOp_carry_i_14__0_n_0\,
      I1 => \result[22]_i_47__0_n_0\,
      I2 => \result[22]_i_48__0_n_0\,
      I3 => \gtOp_carry_i_15__0_n_0\,
      I4 => \result[22]_i_49__0_n_0\,
      I5 => \result[22]_i_50__0_n_0\,
      O => \result[22]_i_38__0_n_0\
    );
\result[22]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \result[22]_i_51__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_52__0_n_0\,
      I3 => \result[22]_i_53__0_n_0\,
      I4 => \result[22]_i_54__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[22]_i_39__0_n_0\
    );
\result[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4005400540054004"
    )
        port map (
      I0 => \result[0]_i_2__0_n_0\,
      I1 => isSUB_stg2,
      I2 => \result[22]_i_8__0_n_0\,
      I3 => \result[22]_i_9__0_n_0\,
      I4 => \result[22]_i_10__0_n_0\,
      I5 => \result[22]_i_11__0_n_0\,
      O => \result[22]_i_3__0_n_0\
    );
\result[22]_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \frac0__25_carry__5_n_5\,
      I4 => \result[22]_i_55__0_n_0\,
      O => \result[22]_i_40__0_n_0\
    );
\result[22]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00FFFFB8B8B8B8"
    )
        port map (
      I0 => \result[22]_i_56__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_49__0_n_0\,
      I3 => \result[22]_i_47__0_n_0\,
      I4 => \result[22]_i_48__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[22]_i_41__0_n_0\
    );
\result[22]_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF007F"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_47__0_n_0\,
      I4 => \result[22]_i_55__0_n_0\,
      O => \result[22]_i_42__0_n_0\
    );
\result[22]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \result[22]_i_51__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[22]_i_52__0_n_0\,
      I3 => \result[22]_i_57__0_n_0\,
      I4 => \result[22]_i_53__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[22]_i_43__0_n_0\
    );
\result[22]_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0080"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_47__0_n_0\,
      I4 => \result[20]_i_3__0_n_0\,
      O => \result[22]_i_44__0_n_0\
    );
\result[22]_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__0_n_0\,
      I1 => \result_reg[29]_i_3__0_n_7\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_45__0_n_0\
    );
\result[22]_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__0_n_0\,
      I1 => \result_reg[26]_i_3__0_n_4\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[22]_i_46__0_n_0\
    );
\result[22]_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__0_n_0\,
      I1 => \result[20]_i_19__0_n_0\,
      I2 => \gtOp_carry_i_45__0_n_0\,
      I3 => \gtOp_carry_i_29__0_n_0\,
      I4 => \gtOp_carry_i_49__0_n_0\,
      O => \result[22]_i_47__0_n_0\
    );
\result[22]_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070707"
    )
        port map (
      I0 => \result[20]_i_25__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \result[20]_i_3__0_n_0\,
      I3 => \result[12]_i_2__0_n_0\,
      I4 => \gtOp_carry_i_10__0_n_0\,
      O => \result[22]_i_48__0_n_0\
    );
\result[22]_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__0_n_0\,
      I1 => \result[20]_i_27__0_n_0\,
      I2 => \gtOp_carry_i_43__0_n_0\,
      I3 => \gtOp_carry_i_29__0_n_0\,
      I4 => \gtOp_carry_i_52__0_n_0\,
      O => \result[22]_i_49__0_n_0\
    );
\result[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \result[22]_i_12__0_n_0\,
      I1 => \result[22]_i_13__0_n_0\,
      I2 => L(4),
      I3 => L(3),
      I4 => L(5),
      I5 => L(2),
      O => \result[22]_i_4__0_n_0\
    );
\result[22]_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__0_n_0\,
      I1 => \result[20]_i_23__0_n_0\,
      I2 => \result[22]_i_55__0_n_0\,
      I3 => \result[22]_i_58__0_n_0\,
      I4 => \gtOp_carry_i_10__0_n_0\,
      O => \result[22]_i_50__0_n_0\
    );
\result[22]_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF02222"
    )
        port map (
      I0 => \result[20]_i_22__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \gtOp_carry_i_26__0_n_0\,
      I3 => \gtOp_carry_i_85__0_n_0\,
      I4 => \gtOp_carry_i_29__0_n_0\,
      O => \result[22]_i_51__0_n_0\
    );
\result[22]_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__0_n_0\,
      I1 => \result[20]_i_26__0_n_0\,
      I2 => \result[19]_i_2__0_n_0\,
      I3 => \gtOp_carry_i_10__0_n_0\,
      I4 => \gtOp_carry_i_51__0_n_0\,
      O => \result[22]_i_52__0_n_0\
    );
\result[22]_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \gtOp_carry_i_9__0_n_0\,
      I1 => \result[20]_i_20__0_n_0\,
      I2 => \gtOp_carry_i_46__0_n_0\,
      I3 => \gtOp_carry_i_29__0_n_0\,
      I4 => \gtOp_carry_i_50__0_n_0\,
      O => \result[22]_i_53__0_n_0\
    );
\result[22]_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAF0EA00EAFFEAFF"
    )
        port map (
      I0 => \result[13]_i_2__0_n_0\,
      I1 => \result[22]_i_59__0_n_0\,
      I2 => \gtOp_carry_i_9__0_n_0\,
      I3 => \gtOp_carry_i_10__0_n_0\,
      I4 => \result[20]_i_24__0_n_0\,
      I5 => \gtOp_carry_i_47__0_n_0\,
      O => \result[22]_i_54__0_n_0\
    );
\result[22]_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => \frac0__25_carry__5_n_6\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \minusOp_inferred__1/i__carry__4_n_5\,
      I3 => \result[22]_i_5__2_n_0\,
      I4 => \result[22]_i_60__0_n_0\,
      O => \result[22]_i_55__0_n_0\
    );
\result[22]_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"220F"
    )
        port map (
      I0 => \result[20]_i_23__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \result[22]_i_58__0_n_0\,
      I3 => \gtOp_carry_i_10__0_n_0\,
      O => \result[22]_i_56__0_n_0\
    );
\result[22]_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00EAEA"
    )
        port map (
      I0 => \result[13]_i_2__0_n_0\,
      I1 => \result[22]_i_59__0_n_0\,
      I2 => \gtOp_carry_i_9__0_n_0\,
      I3 => \result[20]_i_24__0_n_0\,
      I4 => \gtOp_carry_i_10__0_n_0\,
      O => \result[22]_i_57__0_n_0\
    );
\result[22]_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \result[14]_i_2__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \result[22]_i_5__2_n_0\,
      I3 => \result[23]_i_5__0_n_0\,
      I4 => \frac0__25_carry_n_6\,
      O => \result[22]_i_58__0_n_0\
    );
\result[22]_i_59__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry_n_7\,
      O => \result[22]_i_59__0_n_0\
    );
\result[22]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \result[22]_i_14__0_n_0\,
      I1 => \result[22]_i_15__0_n_0\,
      I2 => \result[22]_i_16__0_n_0\,
      I3 => \result[22]_i_12__0_n_0\,
      O => \result[22]_i_5__2_n_0\
    );
\result[22]_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => p_1_in(25),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_0_in0_in(25),
      O => \result[22]_i_60__0_n_0\
    );
\result[22]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[20]_i_2__0_n_0\,
      O => \result[22]_i_7__0_n_0\
    );
\result[22]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => R(1),
      I1 => R(0),
      I2 => R(2),
      I3 => R(3),
      I4 => \result[22]_i_20__0_n_0\,
      O => \result[22]_i_8__0_n_0\
    );
\result[22]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => L(2),
      I3 => L(3),
      I4 => \result[22]_i_21__0_n_0\,
      O => \result[22]_i_9__0_n_0\
    );
\result[23]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFF7FFF7FFF7"
    )
        port map (
      I0 => \result[19]_i_2__0_n_0\,
      I1 => \result[20]_i_3__0_n_0\,
      I2 => \gtOp_carry_i_47__0_n_0\,
      I3 => \result[22]_i_5__2_n_0\,
      I4 => \result[23]_i_5__0_n_0\,
      I5 => \frac0__25_carry__5_n_5\,
      O => \result[23]_i_10__0_n_0\
    );
\result[23]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \result[20]_i_19__0_n_0\,
      I1 => \result[22]_i_5__2_n_0\,
      I2 => \result[23]_i_5__0_n_0\,
      I3 => \frac0__25_carry_n_5\,
      I4 => \result[20]_i_20__0_n_0\,
      I5 => \result[20]_i_27__0_n_0\,
      O => \result[23]_i_11__0_n_0\
    );
\result[23]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gtOp_carry_i_51__0_n_0\,
      I1 => \result[12]_i_2__0_n_0\,
      I2 => \result[13]_i_2__0_n_0\,
      I3 => \result[14]_i_2__0_n_0\,
      O => \result[23]_i_12__0_n_0\
    );
\result[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => L(0),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => R(0),
      I4 => \result[22]_i_7__0_n_0\,
      I5 => \result[23]_i_2__0_n_0\,
      O => \result[23]_i_1__0_n_0\
    );
\result[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF99FF990099FF9"
    )
        port map (
      I0 => \result[23]_i_3__0_n_0\,
      I1 => p_3_in(0),
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__0_n_7\,
      I5 => \result[20]_i_4__0_n_0\,
      O => \result[23]_i_2__0_n_0\
    );
\result[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080FF8080"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[23]_i_6__0_n_0\,
      I4 => \result[23]_i_7__0_n_0\,
      I5 => \result[23]_i_8__0_n_0\,
      O => \result[23]_i_3__0_n_0\
    );
\result[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(0),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(0),
      O => p_3_in(0)
    );
\result[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFBEBEFFFFFFFF"
    )
        port map (
      I0 => \result[23]_i_9__0_n_0\,
      I1 => L(4),
      I2 => R(4),
      I3 => R(5),
      I4 => L(5),
      I5 => \result[20]_i_6__0_n_0\,
      O => \result[23]_i_5__0_n_0\
    );
\result[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \result[23]_i_10__0_n_0\,
      I1 => \gtOp_carry_i_45__0_n_0\,
      I2 => \gtOp_carry_i_26__0_n_0\,
      I3 => \gtOp_carry_i_46__0_n_0\,
      I4 => \gtOp_carry_i_43__0_n_0\,
      I5 => \result[22]_i_55__0_n_0\,
      O => \result[23]_i_6__0_n_0\
    );
\result[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \result[20]_i_24__0_n_0\,
      I1 => \result[20]_i_23__0_n_0\,
      I2 => \result[20]_i_25__0_n_0\,
      I3 => \result[20]_i_26__0_n_0\,
      I4 => \result[23]_i_11__0_n_0\,
      O => \result[23]_i_7__0_n_0\
    );
\result[23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \gtOp_carry_i_52__0_n_0\,
      I1 => \gtOp_carry_i_50__0_n_0\,
      I2 => \gtOp_carry_i_49__0_n_0\,
      I3 => \result[20]_i_22__0_n_0\,
      I4 => \result[23]_i_12__0_n_0\,
      O => \result[23]_i_8__0_n_0\
    );
\result[23]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFBFBF"
    )
        port map (
      I0 => \result[20]_i_17__0_n_0\,
      I1 => isSUB_stg2,
      I2 => \minusOp_inferred__1/i__carry__4_n_0\,
      I3 => R(6),
      I4 => L(6),
      I5 => \result[20]_i_15__0_n_0\,
      O => \result[23]_i_9__0_n_0\
    );
\result[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => L(1),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => R(1),
      I4 => \result[22]_i_7__0_n_0\,
      I5 => \result[24]_i_2__0_n_0\,
      O => \result[24]_i_1__0_n_0\
    );
\result[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF660066FF6"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \result[25]_i_3__0_n_0\,
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__0_n_6\,
      I5 => \result[20]_i_4__0_n_0\,
      O => \result[24]_i_2__0_n_0\
    );
\result[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => L(2),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => R(2),
      I4 => \result[22]_i_7__0_n_0\,
      I5 => \result[25]_i_2__0_n_0\,
      O => \result[25]_i_1__0_n_0\
    );
\result[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2DFF2D002DFF2D"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \result[25]_i_3__0_n_0\,
      I2 => p_3_in(2),
      I3 => isSUB_stg2,
      I4 => \result_reg[26]_i_3__0_n_5\,
      I5 => \result[20]_i_4__0_n_0\,
      O => \result[25]_i_2__0_n_0\
    );
\result[25]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(0),
      I3 => \result[23]_i_3__0_n_0\,
      O => \result[25]_i_3__0_n_0\
    );
\result[26]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(1),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(1),
      I3 => \gtOp_carry_i_15__0_n_0\,
      O => \result[26]_i_10__0_n_0\
    );
\result[26]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => R(0),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(0),
      I3 => \gtOp_carry_i_17__0_n_0\,
      O => \result[26]_i_11__0_n_0\
    );
\result[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => L(3),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => R(3),
      I4 => \result[22]_i_7__0_n_0\,
      I5 => \result[26]_i_2__0_n_0\,
      O => \result[26]_i_1__0_n_0\
    );
\result[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66FF660066FF6"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \result[28]_i_3__0_n_0\,
      I2 => sign_A,
      I3 => sign_B,
      I4 => \result_reg[26]_i_3__0_n_4\,
      I5 => \result[20]_i_4__0_n_0\,
      O => \result[26]_i_2__0_n_0\
    );
\result[26]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(3),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(3),
      O => \result[26]_i_4__0_n_0\
    );
\result[26]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(2),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(2),
      O => \result[26]_i_5__0_n_0\
    );
\result[26]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(1),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(1),
      O => \result[26]_i_6__0_n_0\
    );
\result[26]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(0),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(0),
      O => \result[26]_i_7__0_n_0\
    );
\result[26]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(3),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(3),
      I3 => \gtOp_carry_i_10__0_n_0\,
      O => \result[26]_i_8__0_n_0\
    );
\result[26]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \gtOp_carry_i_14__0_n_0\,
      I1 => R(2),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => L(2),
      O => \result[26]_i_9__2_n_0\
    );
\result[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => L(4),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => R(4),
      I4 => \result[22]_i_7__0_n_0\,
      I5 => \result[27]_i_2__0_n_0\,
      O => \result[27]_i_1__0_n_0\
    );
\result[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2DFF2D002DFF2D"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \result[28]_i_3__0_n_0\,
      I2 => p_3_in(4),
      I3 => isSUB_stg2,
      I4 => \result_reg[29]_i_3__0_n_7\,
      I5 => \result[20]_i_4__0_n_0\,
      O => \result[27]_i_2__0_n_0\
    );
\result[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => L(5),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => R(5),
      I4 => \result[22]_i_7__0_n_0\,
      I5 => \result[28]_i_2__0_n_0\,
      O => \result[28]_i_1__0_n_0\
    );
\result[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA6AA"
    )
        port map (
      I0 => \result[30]_i_6__0_n_0\,
      I1 => p_3_in(3),
      I2 => \result[28]_i_3__0_n_0\,
      I3 => p_3_in(4),
      I4 => isSUB_stg2,
      I5 => \result[28]_i_5__0_n_0\,
      O => \result[28]_i_2__0_n_0\
    );
\result[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => R(2),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(2),
      I3 => p_3_in(0),
      I4 => \result[23]_i_3__0_n_0\,
      I5 => p_3_in(1),
      O => \result[28]_i_3__0_n_0\
    );
\result[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(4),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(4),
      O => p_3_in(4)
    );
\result[28]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \result[20]_i_4__0_n_0\,
      I1 => \result_reg[29]_i_3__0_n_6\,
      I2 => sign_B,
      I3 => sign_A,
      O => \result[28]_i_5__0_n_0\
    );
\result[29]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => R(4),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(4),
      I3 => \gtOp_carry_i_27__0_n_0\,
      O => \result[29]_i_10__0_n_0\
    );
\result[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => L(6),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => R(6),
      I4 => \result[22]_i_7__0_n_0\,
      I5 => \result[29]_i_2__0_n_0\,
      O => \result[29]_i_1__0_n_0\
    );
\result[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9FFA900A9FFA9"
    )
        port map (
      I0 => \result[30]_i_8__0_n_0\,
      I1 => \result[30]_i_7__0_n_0\,
      I2 => \result[30]_i_6__0_n_0\,
      I3 => isSUB_stg2,
      I4 => \result_reg[29]_i_3__0_n_5\,
      I5 => \result[20]_i_4__0_n_0\,
      O => \result[29]_i_2__0_n_0\
    );
\result[29]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => R(6),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(6),
      O => p_3_in(6)
    );
\result[29]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => R(5),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => L(5),
      O => p_3_in(5)
    );
\result[29]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => L(4),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(4),
      O => \result[29]_i_6__0_n_0\
    );
\result[29]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(7),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(7),
      O => \result[29]_i_7__0_n_0\
    );
\result[29]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(6),
      O => \result[29]_i_8__0_n_0\
    );
\result[29]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(5),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(5),
      O => \result[29]_i_9__0_n_0\
    );
\result[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2__0_n_0\,
      I1 => p_0_in0_in(5),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_1_in(5),
      I4 => plusOp(5),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[2]_i_1__0_n_0\
    );
\result[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540FFFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => L(7),
      I2 => \result_reg[30]_i_2__0_n_3\,
      I3 => R(7),
      I4 => \result[22]_i_7__0_n_0\,
      I5 => \result[30]_i_3__0_n_0\,
      O => \result[30]_i_1__0_n_0\
    );
\result[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \result[30]_i_4__0_n_0\,
      I1 => isSUB_stg2,
      I2 => \result[30]_i_5__0_n_0\,
      I3 => \result[30]_i_6__0_n_0\,
      I4 => \result[30]_i_7__0_n_0\,
      I5 => \result[30]_i_8__0_n_0\,
      O => \result[30]_i_3__0_n_0\
    );
\result[30]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \result[20]_i_4__0_n_0\,
      I1 => \result_reg[29]_i_3__0_n_4\,
      O => \result[30]_i_4__0_n_0\
    );
\result[30]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(7),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(7),
      O => \result[30]_i_5__0_n_0\
    );
\result[30]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(5),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(5),
      O => \result[30]_i_6__0_n_0\
    );
\result[30]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => R(4),
      I1 => L(4),
      I2 => \result[28]_i_3__0_n_0\,
      I3 => L(3),
      I4 => \result_reg[30]_i_2__0_n_3\,
      I5 => R(3),
      O => \result[30]_i_7__0_n_0\
    );
\result[30]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => L(6),
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => R(6),
      O => \result[30]_i_8__0_n_0\
    );
\result[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B0FFFFF4B00000"
    )
        port map (
      I0 => \frac0__25_carry__5_n_4\,
      I1 => \result_reg[30]_i_2__0_n_3\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => done_i,
      I5 => add_result(31),
      O => \result[31]_i_1__2_n_0\
    );
\result[3]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_25__0_n_0\,
      I4 => \result[20]_i_26__0_n_0\,
      O => \result[3]_i_10__0_n_0\
    );
\result[3]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => \result[7]_i_18__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[11]_i_18__0_n_0\,
      I3 => \gtOp_carry_i_15__0_n_0\,
      I4 => \result[3]_i_21__0_n_0\,
      O => \result[3]_i_11__0_n_0\
    );
\result[3]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_26__0_n_0\,
      I4 => \result[20]_i_27__0_n_0\,
      O => \result[3]_i_12__0_n_0\
    );
\result[3]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => \gtOp_carry_i_14__0_n_0\,
      I1 => \result[3]_i_20__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      I3 => \gtOp_carry_i_15__0_n_0\,
      I4 => \result[3]_i_22__0_n_0\,
      O => \result[3]_i_13__0_n_0\
    );
\result[3]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_27__0_n_0\,
      I4 => \result[20]_i_20__0_n_0\,
      O => \result[3]_i_14__0_n_0\
    );
\result[3]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600060606060"
    )
        port map (
      I0 => sign_A,
      I1 => sign_B,
      I2 => \gtOp_carry_i_15__0_n_0\,
      I3 => \gtOp_carry_i_17__0_n_0\,
      I4 => \result[3]_i_22__0_n_0\,
      I5 => \result[3]_i_23__0_n_0\,
      O => \result[3]_i_15__0_n_0\
    );
\result[3]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF1FFF1FFF1FFF"
    )
        port map (
      I0 => \frac0__25_carry_n_7\,
      I1 => \frac0__25_carry_n_6\,
      I2 => \result[22]_i_5__2_n_0\,
      I3 => \result[23]_i_5__0_n_0\,
      I4 => \frac0__25_carry_n_5\,
      I5 => \frac0__25_carry__5_n_4\,
      O => \result[3]_i_16__0_n_0\
    );
\result[3]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474FFFF44740000"
    )
        port map (
      I0 => \result[3]_i_18__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \gtOp_carry_i_15__0_n_0\,
      I3 => \result[3]_i_22__0_n_0\,
      I4 => isSUB_stg2,
      I5 => \result[3]_i_24__0_n_0\,
      O => \result[3]_i_17__0_n_0\
    );
\result[3]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \gtOp_carry_i_85__0_n_0\,
      I1 => \gtOp_carry_i_15__0_n_0\,
      I2 => \gtOp_carry_i_14__0_n_0\,
      I3 => \result[22]_i_59__0_n_0\,
      I4 => \gtOp_carry_i_9__0_n_0\,
      I5 => \gtOp_carry_i_10__0_n_0\,
      O => \result[3]_i_18__0_n_0\
    );
\result[3]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00807FFF"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_20__0_n_0\,
      I4 => \result[20]_i_19__0_n_0\,
      O => \result[3]_i_19__0_n_0\
    );
\result[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2__0_n_0\,
      I1 => p_0_in0_in(6),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_1_in(6),
      I4 => plusOp(6),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[3]_i_1__0_n_0\
    );
\result[3]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \result[20]_i_19__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      O => \result[3]_i_20__0_n_0\
    );
\result[3]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \gtOp_carry_i_14__0_n_0\,
      I1 => \frac0__25_carry_n_5\,
      I2 => \result[23]_i_5__0_n_0\,
      I3 => \result[22]_i_5__2_n_0\,
      I4 => \gtOp_carry_i_9__0_n_0\,
      I5 => \gtOp_carry_i_10__0_n_0\,
      O => \result[3]_i_21__0_n_0\
    );
\result[3]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \gtOp_carry_i_14__0_n_0\,
      I1 => \frac0__25_carry_n_6\,
      I2 => \result[23]_i_5__0_n_0\,
      I3 => \result[22]_i_5__2_n_0\,
      I4 => \gtOp_carry_i_9__0_n_0\,
      I5 => \gtOp_carry_i_10__0_n_0\,
      O => \result[3]_i_22__0_n_0\
    );
\result[3]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \gtOp_carry_i_14__0_n_0\,
      I1 => \result[22]_i_59__0_n_0\,
      I2 => \gtOp_carry_i_9__0_n_0\,
      I3 => \gtOp_carry_i_10__0_n_0\,
      O => \result[3]_i_23__0_n_0\
    );
\result[3]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80C08000"
    )
        port map (
      I0 => \result[20]_i_19__0_n_0\,
      I1 => \result[22]_i_5__2_n_0\,
      I2 => \result[23]_i_5__0_n_0\,
      I3 => \frac0__25_carry__5_n_4\,
      I4 => \frac0__25_carry_n_5\,
      O => \result[3]_i_24__0_n_0\
    );
\result[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \result[3]_i_8__0_n_0\,
      O => \L__0\(3)
    );
\result[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_13__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[3]_i_9__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_10__0_n_0\,
      O => \L__0\(6)
    );
\result[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[3]_i_9__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[3]_i_11__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_12__0_n_0\,
      O => \L__0\(5)
    );
\result[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA3A3FF00A3A300"
    )
        port map (
      I0 => \result[3]_i_11__0_n_0\,
      I1 => \result[3]_i_13__0_n_0\,
      I2 => \gtOp_carry_i_17__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_14__0_n_0\,
      O => \L__0\(4)
    );
\result[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A88A55555555"
    )
        port map (
      I0 => \result[3]_i_8__0_n_0\,
      I1 => \result[3]_i_15__0_n_0\,
      I2 => sign_B,
      I3 => sign_A,
      I4 => \result[3]_i_16__0_n_0\,
      I5 => \result[3]_i_17__0_n_0\,
      O => \result[3]_i_7__0_n_0\
    );
\result[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[3]_i_13__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[3]_i_18__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[3]_i_19__0_n_0\,
      O => \result[3]_i_8__0_n_0\
    );
\result[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF00AA04040404"
    )
        port map (
      I0 => \gtOp_carry_i_14__0_n_0\,
      I1 => \result[3]_i_20__0_n_0\,
      I2 => \gtOp_carry_i_10__0_n_0\,
      I3 => \result[7]_i_17__0_n_0\,
      I4 => \result[11]_i_17__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[3]_i_9__0_n_0\
    );
\result[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2__0_n_0\,
      I1 => p_0_in0_in(7),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_1_in(7),
      I4 => plusOp(7),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[4]_i_1__0_n_0\
    );
\result[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E2C0E2FFFFC0E2"
    )
        port map (
      I0 => p_0_in0_in(8),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(8),
      I3 => \result[10]_i_2__0_n_0\,
      I4 => plusOp(8),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[5]_i_1__0_n_0\
    );
\result[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F404FFFFF404"
    )
        port map (
      I0 => \result[10]_i_2__0_n_0\,
      I1 => p_0_in0_in(9),
      I2 => \result[22]_i_4__0_n_0\,
      I3 => p_1_in(9),
      I4 => plusOp(9),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[6]_i_1__0_n_0\
    );
\result[7]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_22__0_n_0\,
      I4 => \result[20]_i_23__0_n_0\,
      O => \result[7]_i_10__0_n_0\
    );
\result[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747433FF00CC"
    )
        port map (
      I0 => \result[7]_i_15__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[11]_i_15__0_n_0\,
      I3 => \result[7]_i_17__0_n_0\,
      I4 => \result[11]_i_17__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[7]_i_11__0_n_0\
    );
\result[7]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_23__0_n_0\,
      I4 => \result[20]_i_24__0_n_0\,
      O => \result[7]_i_12__0_n_0\
    );
\result[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747433FF00CC"
    )
        port map (
      I0 => \result[7]_i_16__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[11]_i_16__0_n_0\,
      I3 => \result[7]_i_18__0_n_0\,
      I4 => \result[11]_i_18__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[7]_i_13__0_n_0\
    );
\result[7]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \result[20]_i_24__0_n_0\,
      I4 => \result[20]_i_25__0_n_0\,
      O => \result[7]_i_14__0_n_0\
    );
\result[7]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gtOp_carry_i_10__0_n_0\,
      I1 => \result[3]_i_20__0_n_0\,
      O => \result[7]_i_15__0_n_0\
    );
\result[7]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \gtOp_carry_i_10__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \result[22]_i_5__2_n_0\,
      I3 => \result[23]_i_5__0_n_0\,
      I4 => \frac0__25_carry_n_5\,
      O => \result[7]_i_16__0_n_0\
    );
\result[7]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \gtOp_carry_i_10__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \result[22]_i_5__2_n_0\,
      I3 => \result[23]_i_5__0_n_0\,
      I4 => \frac0__25_carry_n_6\,
      O => \result[7]_i_17__0_n_0\
    );
\result[7]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \gtOp_carry_i_10__0_n_0\,
      I1 => \gtOp_carry_i_9__0_n_0\,
      I2 => \result[22]_i_59__0_n_0\,
      O => \result[7]_i_18__0_n_0\
    );
\result[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E2C0E2FFFFC0E2"
    )
        port map (
      I0 => p_0_in0_in(10),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(10),
      I3 => \result[10]_i_2__0_n_0\,
      I4 => plusOp(10),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[7]_i_1__0_n_0\
    );
\result[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[11]_i_13__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[7]_i_7__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_8__0_n_0\,
      O => \L__0\(10)
    );
\result[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_7__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[7]_i_9__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_10__0_n_0\,
      O => \L__0\(9)
    );
\result[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_9__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[7]_i_11__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_12__0_n_0\,
      O => \L__0\(8)
    );
\result[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \result[7]_i_11__0_n_0\,
      I1 => \gtOp_carry_i_17__0_n_0\,
      I2 => \result[7]_i_13__0_n_0\,
      I3 => sign_A,
      I4 => sign_B,
      I5 => \result[7]_i_14__0_n_0\,
      O => \L__0\(7)
    );
\result[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \result[11]_i_17__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[15]_i_17__0_n_0\,
      I3 => \result[7]_i_15__0_n_0\,
      I4 => \result[11]_i_15__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[7]_i_7__0_n_0\
    );
\result[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8000"
    )
        port map (
      I0 => \result[22]_i_5__2_n_0\,
      I1 => \result[23]_i_5__0_n_0\,
      I2 => \frac0__25_carry__5_n_4\,
      I3 => \gtOp_carry_i_49__0_n_0\,
      I4 => \result[20]_i_22__0_n_0\,
      O => \result[7]_i_8__0_n_0\
    );
\result[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B833FF00CC"
    )
        port map (
      I0 => \result[11]_i_18__0_n_0\,
      I1 => \gtOp_carry_i_14__0_n_0\,
      I2 => \result[15]_i_18__0_n_0\,
      I3 => \result[7]_i_16__0_n_0\,
      I4 => \result[11]_i_16__0_n_0\,
      I5 => \gtOp_carry_i_15__0_n_0\,
      O => \result[7]_i_9__0_n_0\
    );
\result[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EAFFFF00EA"
    )
        port map (
      I0 => p_0_in0_in(11),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(11),
      I3 => \result[22]_i_5__2_n_0\,
      I4 => plusOp(11),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[8]_i_1__0_n_0\
    );
\result[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0E2C0E2FFFFC0E2"
    )
        port map (
      I0 => p_0_in0_in(12),
      I1 => \result[22]_i_4__0_n_0\,
      I2 => p_1_in(12),
      I3 => \result[10]_i_2__0_n_0\,
      I4 => plusOp(12),
      I5 => \result[22]_i_7__0_n_0\,
      O => \result[9]_i_1__0_n_0\
    );
\result_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[0]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(0),
      R => '0'
    );
\result_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[10]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(10),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[11]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(11),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[7]_i_2__0_n_0\,
      CO(3) => \result_reg[11]_i_2__0_n_0\,
      CO(2) => \result_reg[11]_i_2__0_n_1\,
      CO(1) => \result_reg[11]_i_2__0_n_2\,
      CO(0) => \result_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(14 downto 11),
      S(3 downto 0) => \L__0\(14 downto 11)
    );
\result_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[12]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(12),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[13]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(13),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[14]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(14),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[15]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(15),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[11]_i_2__0_n_0\,
      CO(3) => \result_reg[15]_i_2__0_n_0\,
      CO(2) => \result_reg[15]_i_2__0_n_1\,
      CO(1) => \result_reg[15]_i_2__0_n_2\,
      CO(0) => \result_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(18 downto 15),
      S(3 downto 0) => \L__0\(18 downto 15)
    );
\result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[16]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(16),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[17]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(17),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[18]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(18),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[19]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(19),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[19]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[15]_i_2__0_n_0\,
      CO(3) => \result_reg[19]_i_3__0_n_0\,
      CO(2) => \result_reg[19]_i_3__0_n_1\,
      CO(1) => \result_reg[19]_i_3__0_n_2\,
      CO(0) => \result_reg[19]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(22 downto 19),
      S(3 downto 0) => \L__0\(22 downto 19)
    );
\result_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[1]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(1),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[20]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(20),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[21]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(21),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[22]_i_2__0_n_0\,
      Q => \^sample_out_reg[30]\(22),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[22]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[19]_i_3__0_n_0\,
      CO(3 downto 2) => \NLW_result_reg[22]_i_6__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \result_reg[22]_i_6__0_n_2\,
      CO(0) => \result_reg[22]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_result_reg[22]_i_6__0_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(25 downto 23),
      S(3) => '0',
      S(2 downto 0) => \L__0\(25 downto 23)
    );
\result_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[23]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(23),
      S => \result[22]_i_1__2_n_0\
    );
\result_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[24]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(24),
      S => \result[22]_i_1__2_n_0\
    );
\result_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[25]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(25),
      S => \result[22]_i_1__2_n_0\
    );
\result_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[26]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(26),
      S => \result[22]_i_1__2_n_0\
    );
\result_reg[26]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_reg[26]_i_3__0_n_0\,
      CO(2) => \result_reg[26]_i_3__0_n_1\,
      CO(1) => \result_reg[26]_i_3__0_n_2\,
      CO(0) => \result_reg[26]_i_3__0_n_3\,
      CYINIT => '1',
      DI(3) => \result[26]_i_4__0_n_0\,
      DI(2) => \result[26]_i_5__0_n_0\,
      DI(1) => \result[26]_i_6__0_n_0\,
      DI(0) => \result[26]_i_7__0_n_0\,
      O(3) => \result_reg[26]_i_3__0_n_4\,
      O(2) => \result_reg[26]_i_3__0_n_5\,
      O(1) => \result_reg[26]_i_3__0_n_6\,
      O(0) => \result_reg[26]_i_3__0_n_7\,
      S(3) => \result[26]_i_8__0_n_0\,
      S(2) => \result[26]_i_9__2_n_0\,
      S(1) => \result[26]_i_10__0_n_0\,
      S(0) => \result[26]_i_11__0_n_0\
    );
\result_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[27]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(27),
      S => \result[22]_i_1__2_n_0\
    );
\result_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[28]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(28),
      S => \result[22]_i_1__2_n_0\
    );
\result_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[29]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(29),
      S => \result[22]_i_1__2_n_0\
    );
\result_reg[29]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[26]_i_3__0_n_0\,
      CO(3) => \NLW_result_reg[29]_i_3__0_CO_UNCONNECTED\(3),
      CO(2) => \result_reg[29]_i_3__0_n_1\,
      CO(1) => \result_reg[29]_i_3__0_n_2\,
      CO(0) => \result_reg[29]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => p_3_in(6 downto 5),
      DI(0) => \result[29]_i_6__0_n_0\,
      O(3) => \result_reg[29]_i_3__0_n_4\,
      O(2) => \result_reg[29]_i_3__0_n_5\,
      O(1) => \result_reg[29]_i_3__0_n_6\,
      O(0) => \result_reg[29]_i_3__0_n_7\,
      S(3) => \result[29]_i_7__0_n_0\,
      S(2) => \result[29]_i_8__0_n_0\,
      S(1) => \result[29]_i_9__0_n_0\,
      S(0) => \result[29]_i_10__0_n_0\
    );
\result_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[2]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(2),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[30]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(30),
      S => \result[22]_i_1__2_n_0\
    );
\result_reg[30]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 1) => \NLW_result_reg[30]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \result_reg[30]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_result_reg[30]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \result[31]_i_1__2_n_0\,
      Q => add_result(31),
      R => '0'
    );
\result_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[3]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(3),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_reg[3]_i_2__0_n_0\,
      CO(2) => \result_reg[3]_i_2__0_n_1\,
      CO(1) => \result_reg[3]_i_2__0_n_2\,
      CO(0) => \result_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \L__0\(3),
      O(3 downto 0) => plusOp(6 downto 3),
      S(3 downto 1) => \L__0\(6 downto 4),
      S(0) => \result[3]_i_7__0_n_0\
    );
\result_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[4]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(4),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[5]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(5),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[6]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(6),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[7]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(7),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_reg[3]_i_2__0_n_0\,
      CO(3) => \result_reg[7]_i_2__0_n_0\,
      CO(2) => \result_reg[7]_i_2__0_n_1\,
      CO(1) => \result_reg[7]_i_2__0_n_2\,
      CO(0) => \result_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(10 downto 7),
      S(3 downto 0) => \L__0\(10 downto 7)
    );
\result_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[8]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(8),
      R => \result[22]_i_1__2_n_0\
    );
\result_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => done_i,
      D => \result[9]_i_1__0_n_0\,
      Q => \^sample_out_reg[30]\(9),
      R => \result[22]_i_1__2_n_0\
    );
\sample_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \^done\,
      I4 => \out\(1),
      I5 => \out\(2),
      O => E(0)
    );
subtraction_norm: entity work.design_1_b_filter_0_1_fp_leading_zeros_and_shift_9
     port map (
      CO(0) => gtOp,
      DI(3) => \gtOp_carry_i_1__0_n_0\,
      DI(2) => \gtOp_carry_i_2__0_n_0\,
      DI(1) => \gtOp_carry_i_3__0_n_0\,
      DI(0) => \gtOp_carry_i_4__0_n_0\,
      S(3) => \gtOp_carry_i_5__0_n_0\,
      S(2) => \gtOp_carry_i_6__0_n_0\,
      S(1) => \gtOp_carry_i_7__0_n_0\,
      S(0) => \gtOp_carry_i_8__0_n_0\
    );
\y0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(0),
      I1 => mul_result(0),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(0)
    );
\y0[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(10),
      I1 => mul_result(10),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(10)
    );
\y0[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(11),
      I1 => mul_result(11),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(11)
    );
\y0[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(12),
      I1 => mul_result(12),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(12)
    );
\y0[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(13),
      I1 => mul_result(13),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(13)
    );
\y0[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(14),
      I1 => mul_result(14),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(14)
    );
\y0[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(15),
      I1 => mul_result(15),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(15)
    );
\y0[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(16),
      I1 => mul_result(16),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(16)
    );
\y0[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(17),
      I1 => mul_result(17),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(17)
    );
\y0[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(18),
      I1 => mul_result(18),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(18)
    );
\y0[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(19),
      I1 => mul_result(19),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(19)
    );
\y0[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(1),
      I1 => mul_result(1),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(1)
    );
\y0[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(20),
      I1 => mul_result(20),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(20)
    );
\y0[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(21),
      I1 => mul_result(21),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(21)
    );
\y0[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(22),
      I1 => mul_result(22),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(22)
    );
\y0[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(23),
      I1 => mul_result(23),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(23)
    );
\y0[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(24),
      I1 => mul_result(24),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(24)
    );
\y0[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(25),
      I1 => mul_result(25),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(25)
    );
\y0[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(26),
      I1 => mul_result(26),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(26)
    );
\y0[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(27),
      I1 => mul_result(27),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(27)
    );
\y0[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(28),
      I1 => mul_result(28),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(28)
    );
\y0[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(29),
      I1 => mul_result(29),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(29)
    );
\y0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(2),
      I1 => mul_result(2),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(2)
    );
\y0[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(30),
      I1 => mul_result(30),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(30)
    );
\y0[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => add_result(31),
      I1 => mul_result(31),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(31)
    );
\y0[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(3),
      I1 => mul_result(3),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(3)
    );
\y0[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(4),
      I1 => mul_result(4),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(4)
    );
\y0[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(5),
      I1 => mul_result(5),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(5)
    );
\y0[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(6),
      I1 => mul_result(6),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(6)
    );
\y0[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(7),
      I1 => mul_result(7),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(7)
    );
\y0[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(8),
      I1 => mul_result(8),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(8)
    );
\y0[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \^sample_out_reg[30]\(9),
      I1 => mul_result(9),
      I2 => \out\(2),
      I3 => \out\(3),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_biquad is
  port (
    \x0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    control_i_0 : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    valid_i_reg : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_biquad : entity is "biquad";
end design_1_b_filter_0_1_biquad;

architecture STRUCTURE of design_1_b_filter_0_1_biquad is
  signal A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal FP_ADDER_n_0 : STD_LOGIC;
  signal FP_ADDER_n_1 : STD_LOGIC;
  signal FP_ADDER_n_3 : STD_LOGIC;
  signal FP_ADDER_n_4 : STD_LOGIC;
  signal FP_ADDER_n_5 : STD_LOGIC;
  signal FP_ADDER_n_70 : STD_LOGIC;
  signal FP_MULTPLIER_n_1 : STD_LOGIC;
  signal FP_MULTPLIER_n_34 : STD_LOGIC;
  signal FP_MULTPLIER_n_35 : STD_LOGIC;
  signal FP_MULTPLIER_n_36 : STD_LOGIC;
  signal FP_MULTPLIER_n_55 : STD_LOGIC;
  signal FP_MULTPLIER_n_56 : STD_LOGIC;
  signal FP_MULTPLIER_n_57 : STD_LOGIC;
  signal FP_MULTPLIER_n_58 : STD_LOGIC;
  signal FP_MULTPLIER_n_59 : STD_LOGIC;
  signal FP_MULTPLIER_n_60 : STD_LOGIC;
  signal FP_MULTPLIER_n_61 : STD_LOGIC;
  signal FP_MULTPLIER_n_62 : STD_LOGIC;
  signal FP_MULTPLIER_n_63 : STD_LOGIC;
  signal FP_MULTPLIER_n_64 : STD_LOGIC;
  signal FP_MULTPLIER_n_65 : STD_LOGIC;
  signal FP_MULTPLIER_n_66 : STD_LOGIC;
  signal FP_MULTPLIER_n_67 : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_2_n_0\ : STD_LOGIC;
  signal add_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^control_i_0\ : STD_LOGIC;
  signal done_add : STD_LOGIC;
  signal done_mul : STD_LOGIC;
  signal go : STD_LOGIC;
  signal go_add_reg_n_0 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal numA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \numA[0]_i_2_n_0\ : STD_LOGIC;
  signal \numA[10]_i_2_n_0\ : STD_LOGIC;
  signal \numA[11]_i_2_n_0\ : STD_LOGIC;
  signal \numA[12]_i_2_n_0\ : STD_LOGIC;
  signal \numA[13]_i_2_n_0\ : STD_LOGIC;
  signal \numA[14]_i_2_n_0\ : STD_LOGIC;
  signal \numA[15]_i_2_n_0\ : STD_LOGIC;
  signal \numA[16]_i_2_n_0\ : STD_LOGIC;
  signal \numA[17]_i_2_n_0\ : STD_LOGIC;
  signal \numA[18]_i_2_n_0\ : STD_LOGIC;
  signal \numA[19]_i_2_n_0\ : STD_LOGIC;
  signal \numA[1]_i_2_n_0\ : STD_LOGIC;
  signal \numA[20]_i_2_n_0\ : STD_LOGIC;
  signal \numA[21]_i_2_n_0\ : STD_LOGIC;
  signal \numA[22]_i_2_n_0\ : STD_LOGIC;
  signal \numA[23]_i_2_n_0\ : STD_LOGIC;
  signal \numA[24]_i_2_n_0\ : STD_LOGIC;
  signal \numA[25]_i_2_n_0\ : STD_LOGIC;
  signal \numA[26]_i_2_n_0\ : STD_LOGIC;
  signal \numA[27]_i_2_n_0\ : STD_LOGIC;
  signal \numA[28]_i_2_n_0\ : STD_LOGIC;
  signal \numA[29]_i_2_n_0\ : STD_LOGIC;
  signal \numA[2]_i_2_n_0\ : STD_LOGIC;
  signal \numA[30]_i_2_n_0\ : STD_LOGIC;
  signal \numA[31]_i_5_n_0\ : STD_LOGIC;
  signal \numA[31]_i_6_n_0\ : STD_LOGIC;
  signal \numA[31]_i_7_n_0\ : STD_LOGIC;
  signal \numA[3]_i_2_n_0\ : STD_LOGIC;
  signal \numA[4]_i_2_n_0\ : STD_LOGIC;
  signal \numA[5]_i_2_n_0\ : STD_LOGIC;
  signal \numA[6]_i_2_n_0\ : STD_LOGIC;
  signal \numA[7]_i_2_n_0\ : STD_LOGIC;
  signal \numA[8]_i_2_n_0\ : STD_LOGIC;
  signal \numA[9]_i_2_n_0\ : STD_LOGIC;
  signal numB : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ready_i_1_n_0 : STD_LOGIC;
  signal ready_i_2_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal x0 : STD_LOGIC;
  signal \x0_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0_reg_n_0_[10]\ : STD_LOGIC;
  signal \x0_reg_n_0_[11]\ : STD_LOGIC;
  signal \x0_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0_reg_n_0_[15]\ : STD_LOGIC;
  signal \x0_reg_n_0_[16]\ : STD_LOGIC;
  signal \x0_reg_n_0_[17]\ : STD_LOGIC;
  signal \x0_reg_n_0_[18]\ : STD_LOGIC;
  signal \x0_reg_n_0_[19]\ : STD_LOGIC;
  signal \x0_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0_reg_n_0_[20]\ : STD_LOGIC;
  signal \x0_reg_n_0_[21]\ : STD_LOGIC;
  signal \x0_reg_n_0_[22]\ : STD_LOGIC;
  signal \x0_reg_n_0_[23]\ : STD_LOGIC;
  signal \x0_reg_n_0_[24]\ : STD_LOGIC;
  signal \x0_reg_n_0_[25]\ : STD_LOGIC;
  signal \x0_reg_n_0_[26]\ : STD_LOGIC;
  signal \x0_reg_n_0_[27]\ : STD_LOGIC;
  signal \x0_reg_n_0_[28]\ : STD_LOGIC;
  signal \x0_reg_n_0_[29]\ : STD_LOGIC;
  signal \x0_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0_reg_n_0_[30]\ : STD_LOGIC;
  signal \x0_reg_n_0_[31]\ : STD_LOGIC;
  signal \x0_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0_reg_n_0_[9]\ : STD_LOGIC;
  signal x1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y0_reg_n_0_[0]\ : STD_LOGIC;
  signal \y0_reg_n_0_[10]\ : STD_LOGIC;
  signal \y0_reg_n_0_[11]\ : STD_LOGIC;
  signal \y0_reg_n_0_[12]\ : STD_LOGIC;
  signal \y0_reg_n_0_[13]\ : STD_LOGIC;
  signal \y0_reg_n_0_[14]\ : STD_LOGIC;
  signal \y0_reg_n_0_[15]\ : STD_LOGIC;
  signal \y0_reg_n_0_[16]\ : STD_LOGIC;
  signal \y0_reg_n_0_[17]\ : STD_LOGIC;
  signal \y0_reg_n_0_[18]\ : STD_LOGIC;
  signal \y0_reg_n_0_[19]\ : STD_LOGIC;
  signal \y0_reg_n_0_[1]\ : STD_LOGIC;
  signal \y0_reg_n_0_[20]\ : STD_LOGIC;
  signal \y0_reg_n_0_[21]\ : STD_LOGIC;
  signal \y0_reg_n_0_[22]\ : STD_LOGIC;
  signal \y0_reg_n_0_[23]\ : STD_LOGIC;
  signal \y0_reg_n_0_[24]\ : STD_LOGIC;
  signal \y0_reg_n_0_[25]\ : STD_LOGIC;
  signal \y0_reg_n_0_[26]\ : STD_LOGIC;
  signal \y0_reg_n_0_[27]\ : STD_LOGIC;
  signal \y0_reg_n_0_[28]\ : STD_LOGIC;
  signal \y0_reg_n_0_[29]\ : STD_LOGIC;
  signal \y0_reg_n_0_[2]\ : STD_LOGIC;
  signal \y0_reg_n_0_[30]\ : STD_LOGIC;
  signal \y0_reg_n_0_[31]\ : STD_LOGIC;
  signal \y0_reg_n_0_[3]\ : STD_LOGIC;
  signal \y0_reg_n_0_[4]\ : STD_LOGIC;
  signal \y0_reg_n_0_[5]\ : STD_LOGIC;
  signal \y0_reg_n_0_[6]\ : STD_LOGIC;
  signal \y0_reg_n_0_[7]\ : STD_LOGIC;
  signal \y0_reg_n_0_[8]\ : STD_LOGIC;
  signal \y0_reg_n_0_[9]\ : STD_LOGIC;
  signal y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[3]\ : label is "yes";
begin
  control_i_0 <= \^control_i_0\;
FP_ADDER: entity work.design_1_b_filter_0_1_FPP_ADD_SUB_10
     port map (
      B(31 downto 0) => B(31 downto 0),
      D(31 downto 0) => y0(31 downto 0),
      E(0) => FP_ADDER_n_3,
      \FSM_sequential_state_reg[0]\(0) => FP_ADDER_n_4,
      Q(31 downto 0) => A(31 downto 0),
      done => done_add,
      done_mul => done_mul,
      done_reg_0 => FP_MULTPLIER_n_66,
      go => go,
      go_add_reg => FP_ADDER_n_5,
      go_add_reg_0 => go_add_reg_n_0,
      go_mul_reg => FP_ADDER_n_70,
      mul_result(31 downto 0) => mul_result(31 downto 0),
      \numB_reg[30]\ => FP_ADDER_n_0,
      \numB_reg[5]\ => FP_ADDER_n_1,
      \out\(3 downto 0) => state(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sample_out_reg[31]\(31 downto 0) => add_result(31 downto 0),
      valid_i_reg => valid_i_reg
    );
FP_MULTPLIER: entity work.design_1_b_filter_0_1_FPP_MULT_11
     port map (
      AR(0) => AR(0),
      D(17) => numB(31),
      D(16 downto 13) => numB(29 downto 26),
      D(12) => numB(24),
      D(11 downto 9) => numB(20 downto 18),
      D(8) => numB(15),
      D(7 downto 6) => numB(10 downto 9),
      D(5) => numB(6),
      D(4 downto 0) => numB(4 downto 0),
      E(0) => FP_MULTPLIER_n_36,
      \FSM_sequential_state_reg[3]\ => FP_ADDER_n_5,
      Q(31 downto 0) => A(31 downto 0),
      done => done_add,
      done_mul => done_mul,
      go => go,
      go_add_reg => FP_MULTPLIER_n_67,
      go_add_reg_0 => go_add_reg_n_0,
      go_mul_reg => FP_MULTPLIER_n_66,
      mul_result(31 downto 0) => mul_result(31 downto 0),
      \numB_reg[11]\ => FP_MULTPLIER_n_62,
      \numB_reg[12]\ => FP_MULTPLIER_n_61,
      \numB_reg[13]\ => FP_MULTPLIER_n_60,
      \numB_reg[14]\ => FP_MULTPLIER_n_34,
      \numB_reg[16]\ => FP_MULTPLIER_n_59,
      \numB_reg[17]\ => FP_MULTPLIER_n_58,
      \numB_reg[21]\ => FP_MULTPLIER_n_57,
      \numB_reg[22]\ => FP_MULTPLIER_n_56,
      \numB_reg[23]\ => FP_MULTPLIER_n_64,
      \numB_reg[25]\ => FP_MULTPLIER_n_55,
      \numB_reg[30]\ => FP_MULTPLIER_n_35,
      \numB_reg[31]\(31 downto 0) => B(31 downto 0),
      \numB_reg[5]\ => FP_MULTPLIER_n_63,
      \numB_reg[7]\ => FP_MULTPLIER_n_65,
      \numB_reg[8]\ => FP_MULTPLIER_n_1,
      \out\(3 downto 0) => state(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      valid_i_reg => valid_i_reg
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08007878"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => valid_i_reg,
      I4 => state(3),
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"64442444"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => valid_i_reg,
      O => \FSM_sequential_state[3]_i_2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => state(2)
    );
\FSM_sequential_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[3]_i_2_n_0\,
      Q => state(3)
    );
go_add_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => FP_MULTPLIER_n_67,
      Q => go_add_reg_n_0
    );
go_mul_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => FP_ADDER_n_70,
      Q => go
    );
\numA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(0),
      I1 => \numA[0]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[0]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(0),
      O => numA(0)
    );
\numA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(0),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[0]\,
      O => \numA[0]_i_2_n_0\
    );
\numA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(10),
      I1 => \numA[10]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[10]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(10),
      O => numA(10)
    );
\numA[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(10),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[10]\,
      O => \numA[10]_i_2_n_0\
    );
\numA[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(11),
      I1 => \numA[11]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[11]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(11),
      O => numA(11)
    );
\numA[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(11),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[11]\,
      O => \numA[11]_i_2_n_0\
    );
\numA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(12),
      I1 => \numA[12]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[12]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(12),
      O => numA(12)
    );
\numA[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(12),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[12]\,
      O => \numA[12]_i_2_n_0\
    );
\numA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(13),
      I1 => \numA[13]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[13]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(13),
      O => numA(13)
    );
\numA[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(13),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[13]\,
      O => \numA[13]_i_2_n_0\
    );
\numA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(14),
      I1 => \numA[14]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[14]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(14),
      O => numA(14)
    );
\numA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(14),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[14]\,
      O => \numA[14]_i_2_n_0\
    );
\numA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(15),
      I1 => \numA[15]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[15]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(15),
      O => numA(15)
    );
\numA[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(15),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[15]\,
      O => \numA[15]_i_2_n_0\
    );
\numA[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(16),
      I1 => \numA[16]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[16]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(16),
      O => numA(16)
    );
\numA[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(16),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[16]\,
      O => \numA[16]_i_2_n_0\
    );
\numA[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(17),
      I1 => \numA[17]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[17]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(17),
      O => numA(17)
    );
\numA[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(17),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[17]\,
      O => \numA[17]_i_2_n_0\
    );
\numA[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(18),
      I1 => \numA[18]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[18]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(18),
      O => numA(18)
    );
\numA[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(18),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[18]\,
      O => \numA[18]_i_2_n_0\
    );
\numA[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(19),
      I1 => \numA[19]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[19]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(19),
      O => numA(19)
    );
\numA[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(19),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[19]\,
      O => \numA[19]_i_2_n_0\
    );
\numA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(1),
      I1 => \numA[1]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[1]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(1),
      O => numA(1)
    );
\numA[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[1]\,
      O => \numA[1]_i_2_n_0\
    );
\numA[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(20),
      I1 => \numA[20]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[20]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(20),
      O => numA(20)
    );
\numA[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(20),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[20]\,
      O => \numA[20]_i_2_n_0\
    );
\numA[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(21),
      I1 => \numA[21]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[21]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(21),
      O => numA(21)
    );
\numA[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(21),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[21]\,
      O => \numA[21]_i_2_n_0\
    );
\numA[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(22),
      I1 => \numA[22]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[22]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(22),
      O => numA(22)
    );
\numA[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(22),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[22]\,
      O => \numA[22]_i_2_n_0\
    );
\numA[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(23),
      I1 => \numA[23]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[23]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(23),
      O => numA(23)
    );
\numA[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(23),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[23]\,
      O => \numA[23]_i_2_n_0\
    );
\numA[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(24),
      I1 => \numA[24]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[24]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(24),
      O => numA(24)
    );
\numA[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(24),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[24]\,
      O => \numA[24]_i_2_n_0\
    );
\numA[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(25),
      I1 => \numA[25]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[25]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(25),
      O => numA(25)
    );
\numA[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(25),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[25]\,
      O => \numA[25]_i_2_n_0\
    );
\numA[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(26),
      I1 => \numA[26]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[26]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(26),
      O => numA(26)
    );
\numA[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(26),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[26]\,
      O => \numA[26]_i_2_n_0\
    );
\numA[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(27),
      I1 => \numA[27]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[27]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(27),
      O => numA(27)
    );
\numA[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(27),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[27]\,
      O => \numA[27]_i_2_n_0\
    );
\numA[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(28),
      I1 => \numA[28]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[28]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(28),
      O => numA(28)
    );
\numA[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(28),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[28]\,
      O => \numA[28]_i_2_n_0\
    );
\numA[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(29),
      I1 => \numA[29]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[29]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(29),
      O => numA(29)
    );
\numA[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(29),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[29]\,
      O => \numA[29]_i_2_n_0\
    );
\numA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(2),
      I1 => \numA[2]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[2]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(2),
      O => numA(2)
    );
\numA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(2),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[2]\,
      O => \numA[2]_i_2_n_0\
    );
\numA[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(30),
      I1 => \numA[30]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[30]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(30),
      O => numA(30)
    );
\numA[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(30),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[30]\,
      O => \numA[30]_i_2_n_0\
    );
\numA[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(31),
      I1 => \numA[31]_i_5_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[31]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(31),
      O => numA(31)
    );
\numA[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(31),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[31]\,
      O => \numA[31]_i_5_n_0\
    );
\numA[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(1),
      I3 => state(2),
      O => \numA[31]_i_6_n_0\
    );
\numA[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      O => \numA[31]_i_7_n_0\
    );
\numA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(3),
      I1 => \numA[3]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[3]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(3),
      O => numA(3)
    );
\numA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(3),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[3]\,
      O => \numA[3]_i_2_n_0\
    );
\numA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(4),
      I1 => \numA[4]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[4]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(4),
      O => numA(4)
    );
\numA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(4),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[4]\,
      O => \numA[4]_i_2_n_0\
    );
\numA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(5),
      I1 => \numA[5]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[5]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(5),
      O => numA(5)
    );
\numA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(5),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[5]\,
      O => \numA[5]_i_2_n_0\
    );
\numA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(6),
      I1 => \numA[6]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[6]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(6),
      O => numA(6)
    );
\numA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(6),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[6]\,
      O => \numA[6]_i_2_n_0\
    );
\numA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(7),
      I1 => \numA[7]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[7]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(7),
      O => numA(7)
    );
\numA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(7),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[7]\,
      O => \numA[7]_i_2_n_0\
    );
\numA[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(8),
      I1 => \numA[8]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[8]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(8),
      O => numA(8)
    );
\numA[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(8),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[8]\,
      O => \numA[8]_i_2_n_0\
    );
\numA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(9),
      I1 => \numA[9]_i_2_n_0\,
      I2 => \numA[31]_i_6_n_0\,
      I3 => \y0_reg_n_0_[9]\,
      I4 => \numA[31]_i_7_n_0\,
      I5 => x1(9),
      O => numA(9)
    );
\numA[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(9),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[9]\,
      O => \numA[9]_i_2_n_0\
    );
\numA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(0),
      Q => A(0),
      R => '0'
    );
\numA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(10),
      Q => A(10),
      R => '0'
    );
\numA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(11),
      Q => A(11),
      R => '0'
    );
\numA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(12),
      Q => A(12),
      R => '0'
    );
\numA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(13),
      Q => A(13),
      R => '0'
    );
\numA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(14),
      Q => A(14),
      R => '0'
    );
\numA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(15),
      Q => A(15),
      R => '0'
    );
\numA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(16),
      Q => A(16),
      R => '0'
    );
\numA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(17),
      Q => A(17),
      R => '0'
    );
\numA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(18),
      Q => A(18),
      R => '0'
    );
\numA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(19),
      Q => A(19),
      R => '0'
    );
\numA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(1),
      Q => A(1),
      R => '0'
    );
\numA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(20),
      Q => A(20),
      R => '0'
    );
\numA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(21),
      Q => A(21),
      R => '0'
    );
\numA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(22),
      Q => A(22),
      R => '0'
    );
\numA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(23),
      Q => A(23),
      R => '0'
    );
\numA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(24),
      Q => A(24),
      R => '0'
    );
\numA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(25),
      Q => A(25),
      R => '0'
    );
\numA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(26),
      Q => A(26),
      R => '0'
    );
\numA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(27),
      Q => A(27),
      R => '0'
    );
\numA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(28),
      Q => A(28),
      R => '0'
    );
\numA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(29),
      Q => A(29),
      R => '0'
    );
\numA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(2),
      Q => A(2),
      R => '0'
    );
\numA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(30),
      Q => A(30),
      R => '0'
    );
\numA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(31),
      Q => A(31),
      R => '0'
    );
\numA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(3),
      Q => A(3),
      R => '0'
    );
\numA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(4),
      Q => A(4),
      R => '0'
    );
\numA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(5),
      Q => A(5),
      R => '0'
    );
\numA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(6),
      Q => A(6),
      R => '0'
    );
\numA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(7),
      Q => A(7),
      R => '0'
    );
\numA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(8),
      Q => A(8),
      R => '0'
    );
\numA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(9),
      Q => A(9),
      R => '0'
    );
\numB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(0),
      Q => B(0),
      R => '0'
    );
\numB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(10),
      Q => B(10),
      R => '0'
    );
\numB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_62,
      Q => B(11),
      R => FP_ADDER_n_0
    );
\numB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_61,
      Q => B(12),
      R => FP_ADDER_n_0
    );
\numB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_60,
      Q => B(13),
      R => FP_ADDER_n_0
    );
\numB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_34,
      Q => B(14),
      R => FP_ADDER_n_0
    );
\numB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(15),
      Q => B(15),
      R => '0'
    );
\numB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_59,
      Q => B(16),
      R => FP_ADDER_n_0
    );
\numB_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_58,
      Q => B(17),
      R => FP_ADDER_n_0
    );
\numB_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(18),
      Q => B(18),
      R => '0'
    );
\numB_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(19),
      Q => B(19),
      R => '0'
    );
\numB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(1),
      Q => B(1),
      R => '0'
    );
\numB_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(20),
      Q => B(20),
      R => '0'
    );
\numB_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_57,
      Q => B(21),
      R => FP_ADDER_n_0
    );
\numB_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_56,
      Q => B(22),
      R => FP_ADDER_n_0
    );
\numB_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_64,
      Q => B(23),
      R => FP_ADDER_n_0
    );
\numB_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(24),
      Q => B(24),
      R => '0'
    );
\numB_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_55,
      Q => B(25),
      R => FP_ADDER_n_0
    );
\numB_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(26),
      Q => B(26),
      R => '0'
    );
\numB_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(27),
      Q => B(27),
      R => '0'
    );
\numB_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(28),
      Q => B(28),
      R => '0'
    );
\numB_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(29),
      Q => B(29),
      R => '0'
    );
\numB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(2),
      Q => B(2),
      R => '0'
    );
\numB_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_35,
      Q => B(30),
      R => FP_ADDER_n_0
    );
\numB_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(31),
      Q => B(31),
      R => '0'
    );
\numB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(3),
      Q => B(3),
      R => '0'
    );
\numB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(4),
      Q => B(4),
      R => '0'
    );
\numB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_63,
      Q => B(5),
      R => FP_ADDER_n_0
    );
\numB_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(6),
      Q => B(6),
      R => '0'
    );
\numB_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_65,
      Q => B(7),
      R => FP_ADDER_n_0
    );
\numB_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_1,
      Q => B(8),
      R => FP_ADDER_n_0
    );
\numB_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(9),
      Q => B(9),
      R => '0'
    );
ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state(3),
      I1 => ready_i_2_n_0,
      I2 => \^control_i_0\,
      O => ready_i_1_n_0
    );
ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200008002"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => valid_i_reg,
      O => ready_i_2_n_0
    );
ready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ready_i_1_n_0,
      Q => \^control_i_0\,
      R => '0'
    );
\sample_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(0),
      Q => \x0_reg[31]_0\(0),
      R => '0'
    );
\sample_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(10),
      Q => \x0_reg[31]_0\(10),
      R => '0'
    );
\sample_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(11),
      Q => \x0_reg[31]_0\(11),
      R => '0'
    );
\sample_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(12),
      Q => \x0_reg[31]_0\(12),
      R => '0'
    );
\sample_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(13),
      Q => \x0_reg[31]_0\(13),
      R => '0'
    );
\sample_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(14),
      Q => \x0_reg[31]_0\(14),
      R => '0'
    );
\sample_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(15),
      Q => \x0_reg[31]_0\(15),
      R => '0'
    );
\sample_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(16),
      Q => \x0_reg[31]_0\(16),
      R => '0'
    );
\sample_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(17),
      Q => \x0_reg[31]_0\(17),
      R => '0'
    );
\sample_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(18),
      Q => \x0_reg[31]_0\(18),
      R => '0'
    );
\sample_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(19),
      Q => \x0_reg[31]_0\(19),
      R => '0'
    );
\sample_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(1),
      Q => \x0_reg[31]_0\(1),
      R => '0'
    );
\sample_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(20),
      Q => \x0_reg[31]_0\(20),
      R => '0'
    );
\sample_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(21),
      Q => \x0_reg[31]_0\(21),
      R => '0'
    );
\sample_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(22),
      Q => \x0_reg[31]_0\(22),
      R => '0'
    );
\sample_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(23),
      Q => \x0_reg[31]_0\(23),
      R => '0'
    );
\sample_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(24),
      Q => \x0_reg[31]_0\(24),
      R => '0'
    );
\sample_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(25),
      Q => \x0_reg[31]_0\(25),
      R => '0'
    );
\sample_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(26),
      Q => \x0_reg[31]_0\(26),
      R => '0'
    );
\sample_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(27),
      Q => \x0_reg[31]_0\(27),
      R => '0'
    );
\sample_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(28),
      Q => \x0_reg[31]_0\(28),
      R => '0'
    );
\sample_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(29),
      Q => \x0_reg[31]_0\(29),
      R => '0'
    );
\sample_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(2),
      Q => \x0_reg[31]_0\(2),
      R => '0'
    );
\sample_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(30),
      Q => \x0_reg[31]_0\(30),
      R => '0'
    );
\sample_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(31),
      Q => \x0_reg[31]_0\(31),
      R => '0'
    );
\sample_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(3),
      Q => \x0_reg[31]_0\(3),
      R => '0'
    );
\sample_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(4),
      Q => \x0_reg[31]_0\(4),
      R => '0'
    );
\sample_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(5),
      Q => \x0_reg[31]_0\(5),
      R => '0'
    );
\sample_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(6),
      Q => \x0_reg[31]_0\(6),
      R => '0'
    );
\sample_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(7),
      Q => \x0_reg[31]_0\(7),
      R => '0'
    );
\sample_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(8),
      Q => \x0_reg[31]_0\(8),
      R => '0'
    );
\sample_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(9),
      Q => \x0_reg[31]_0\(9),
      R => '0'
    );
\x0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => valid_i_reg,
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => state(0),
      O => x0
    );
\x0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(0),
      Q => \x0_reg_n_0_[0]\
    );
\x0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(10),
      Q => \x0_reg_n_0_[10]\
    );
\x0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(11),
      Q => \x0_reg_n_0_[11]\
    );
\x0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(12),
      Q => \x0_reg_n_0_[12]\
    );
\x0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(13),
      Q => \x0_reg_n_0_[13]\
    );
\x0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(14),
      Q => \x0_reg_n_0_[14]\
    );
\x0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(15),
      Q => \x0_reg_n_0_[15]\
    );
\x0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(16),
      Q => \x0_reg_n_0_[16]\
    );
\x0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(17),
      Q => \x0_reg_n_0_[17]\
    );
\x0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(18),
      Q => \x0_reg_n_0_[18]\
    );
\x0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(19),
      Q => \x0_reg_n_0_[19]\
    );
\x0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(1),
      Q => \x0_reg_n_0_[1]\
    );
\x0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(20),
      Q => \x0_reg_n_0_[20]\
    );
\x0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(21),
      Q => \x0_reg_n_0_[21]\
    );
\x0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(22),
      Q => \x0_reg_n_0_[22]\
    );
\x0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(23),
      Q => \x0_reg_n_0_[23]\
    );
\x0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(24),
      Q => \x0_reg_n_0_[24]\
    );
\x0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(25),
      Q => \x0_reg_n_0_[25]\
    );
\x0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(26),
      Q => \x0_reg_n_0_[26]\
    );
\x0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(27),
      Q => \x0_reg_n_0_[27]\
    );
\x0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(28),
      Q => \x0_reg_n_0_[28]\
    );
\x0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(29),
      Q => \x0_reg_n_0_[29]\
    );
\x0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(2),
      Q => \x0_reg_n_0_[2]\
    );
\x0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(30),
      Q => \x0_reg_n_0_[30]\
    );
\x0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(31),
      Q => \x0_reg_n_0_[31]\
    );
\x0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(3),
      Q => \x0_reg_n_0_[3]\
    );
\x0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(4),
      Q => \x0_reg_n_0_[4]\
    );
\x0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(5),
      Q => \x0_reg_n_0_[5]\
    );
\x0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(6),
      Q => \x0_reg_n_0_[6]\
    );
\x0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(7),
      Q => \x0_reg_n_0_[7]\
    );
\x0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(8),
      Q => \x0_reg_n_0_[8]\
    );
\x0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => Q(9),
      Q => \x0_reg_n_0_[9]\
    );
\x1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[0]\,
      Q => x1(0)
    );
\x1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[10]\,
      Q => x1(10)
    );
\x1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[11]\,
      Q => x1(11)
    );
\x1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[12]\,
      Q => x1(12)
    );
\x1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[13]\,
      Q => x1(13)
    );
\x1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[14]\,
      Q => x1(14)
    );
\x1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[15]\,
      Q => x1(15)
    );
\x1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[16]\,
      Q => x1(16)
    );
\x1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[17]\,
      Q => x1(17)
    );
\x1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[18]\,
      Q => x1(18)
    );
\x1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[19]\,
      Q => x1(19)
    );
\x1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[1]\,
      Q => x1(1)
    );
\x1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[20]\,
      Q => x1(20)
    );
\x1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[21]\,
      Q => x1(21)
    );
\x1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[22]\,
      Q => x1(22)
    );
\x1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[23]\,
      Q => x1(23)
    );
\x1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[24]\,
      Q => x1(24)
    );
\x1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[25]\,
      Q => x1(25)
    );
\x1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[26]\,
      Q => x1(26)
    );
\x1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[27]\,
      Q => x1(27)
    );
\x1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[28]\,
      Q => x1(28)
    );
\x1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[29]\,
      Q => x1(29)
    );
\x1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[2]\,
      Q => x1(2)
    );
\x1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[30]\,
      Q => x1(30)
    );
\x1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[31]\,
      Q => x1(31)
    );
\x1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[3]\,
      Q => x1(3)
    );
\x1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[4]\,
      Q => x1(4)
    );
\x1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[5]\,
      Q => x1(5)
    );
\x1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[6]\,
      Q => x1(6)
    );
\x1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[7]\,
      Q => x1(7)
    );
\x1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[8]\,
      Q => x1(8)
    );
\x1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[9]\,
      Q => x1(9)
    );
\y0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(0),
      Q => \y0_reg_n_0_[0]\
    );
\y0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(10),
      Q => \y0_reg_n_0_[10]\
    );
\y0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(11),
      Q => \y0_reg_n_0_[11]\
    );
\y0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(12),
      Q => \y0_reg_n_0_[12]\
    );
\y0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(13),
      Q => \y0_reg_n_0_[13]\
    );
\y0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(14),
      Q => \y0_reg_n_0_[14]\
    );
\y0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(15),
      Q => \y0_reg_n_0_[15]\
    );
\y0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(16),
      Q => \y0_reg_n_0_[16]\
    );
\y0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(17),
      Q => \y0_reg_n_0_[17]\
    );
\y0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(18),
      Q => \y0_reg_n_0_[18]\
    );
\y0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(19),
      Q => \y0_reg_n_0_[19]\
    );
\y0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(1),
      Q => \y0_reg_n_0_[1]\
    );
\y0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(20),
      Q => \y0_reg_n_0_[20]\
    );
\y0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(21),
      Q => \y0_reg_n_0_[21]\
    );
\y0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(22),
      Q => \y0_reg_n_0_[22]\
    );
\y0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(23),
      Q => \y0_reg_n_0_[23]\
    );
\y0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(24),
      Q => \y0_reg_n_0_[24]\
    );
\y0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(25),
      Q => \y0_reg_n_0_[25]\
    );
\y0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(26),
      Q => \y0_reg_n_0_[26]\
    );
\y0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(27),
      Q => \y0_reg_n_0_[27]\
    );
\y0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(28),
      Q => \y0_reg_n_0_[28]\
    );
\y0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(29),
      Q => \y0_reg_n_0_[29]\
    );
\y0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(2),
      Q => \y0_reg_n_0_[2]\
    );
\y0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(30),
      Q => \y0_reg_n_0_[30]\
    );
\y0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(31),
      Q => \y0_reg_n_0_[31]\
    );
\y0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(3),
      Q => \y0_reg_n_0_[3]\
    );
\y0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(4),
      Q => \y0_reg_n_0_[4]\
    );
\y0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(5),
      Q => \y0_reg_n_0_[5]\
    );
\y0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(6),
      Q => \y0_reg_n_0_[6]\
    );
\y0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(7),
      Q => \y0_reg_n_0_[7]\
    );
\y0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(8),
      Q => \y0_reg_n_0_[8]\
    );
\y0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_36,
      CLR => AR(0),
      D => y0(9),
      Q => \y0_reg_n_0_[9]\
    );
\y1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[0]\,
      Q => y1(0)
    );
\y1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[10]\,
      Q => y1(10)
    );
\y1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[11]\,
      Q => y1(11)
    );
\y1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[12]\,
      Q => y1(12)
    );
\y1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[13]\,
      Q => y1(13)
    );
\y1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[14]\,
      Q => y1(14)
    );
\y1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[15]\,
      Q => y1(15)
    );
\y1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[16]\,
      Q => y1(16)
    );
\y1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[17]\,
      Q => y1(17)
    );
\y1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[18]\,
      Q => y1(18)
    );
\y1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[19]\,
      Q => y1(19)
    );
\y1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[1]\,
      Q => y1(1)
    );
\y1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[20]\,
      Q => y1(20)
    );
\y1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[21]\,
      Q => y1(21)
    );
\y1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[22]\,
      Q => y1(22)
    );
\y1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[23]\,
      Q => y1(23)
    );
\y1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[24]\,
      Q => y1(24)
    );
\y1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[25]\,
      Q => y1(25)
    );
\y1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[26]\,
      Q => y1(26)
    );
\y1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[27]\,
      Q => y1(27)
    );
\y1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[28]\,
      Q => y1(28)
    );
\y1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[29]\,
      Q => y1(29)
    );
\y1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[2]\,
      Q => y1(2)
    );
\y1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[30]\,
      Q => y1(30)
    );
\y1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[31]\,
      Q => y1(31)
    );
\y1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[3]\,
      Q => y1(3)
    );
\y1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[4]\,
      Q => y1(4)
    );
\y1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[5]\,
      Q => y1(5)
    );
\y1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[6]\,
      Q => y1(6)
    );
\y1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[7]\,
      Q => y1(7)
    );
\y1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[8]\,
      Q => y1(8)
    );
\y1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[9]\,
      Q => y1(9)
    );
\y2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(0),
      Q => y2(0)
    );
\y2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(10),
      Q => y2(10)
    );
\y2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(11),
      Q => y2(11)
    );
\y2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(12),
      Q => y2(12)
    );
\y2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(13),
      Q => y2(13)
    );
\y2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(14),
      Q => y2(14)
    );
\y2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(15),
      Q => y2(15)
    );
\y2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(16),
      Q => y2(16)
    );
\y2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(17),
      Q => y2(17)
    );
\y2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(18),
      Q => y2(18)
    );
\y2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(19),
      Q => y2(19)
    );
\y2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(1),
      Q => y2(1)
    );
\y2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(20),
      Q => y2(20)
    );
\y2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(21),
      Q => y2(21)
    );
\y2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(22),
      Q => y2(22)
    );
\y2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(23),
      Q => y2(23)
    );
\y2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(24),
      Q => y2(24)
    );
\y2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(25),
      Q => y2(25)
    );
\y2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(26),
      Q => y2(26)
    );
\y2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(27),
      Q => y2(27)
    );
\y2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(28),
      Q => y2(28)
    );
\y2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(29),
      Q => y2(29)
    );
\y2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(2),
      Q => y2(2)
    );
\y2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(30),
      Q => y2(30)
    );
\y2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(31),
      Q => y2(31)
    );
\y2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(3),
      Q => y2(3)
    );
\y2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(4),
      Q => y2(4)
    );
\y2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(5),
      Q => y2(5)
    );
\y2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(6),
      Q => y2(6)
    );
\y2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(7),
      Q => y2(7)
    );
\y2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(8),
      Q => y2(8)
    );
\y2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(9),
      Q => y2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_biquad_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    control_i_1 : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    control_i_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_biquad_0 : entity is "biquad";
end design_1_b_filter_0_1_biquad_0;

architecture STRUCTURE of design_1_b_filter_0_1_biquad_0 is
  signal A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal FP_ADDER_n_0 : STD_LOGIC;
  signal FP_ADDER_n_1 : STD_LOGIC;
  signal FP_ADDER_n_3 : STD_LOGIC;
  signal FP_ADDER_n_4 : STD_LOGIC;
  signal FP_ADDER_n_5 : STD_LOGIC;
  signal FP_ADDER_n_69 : STD_LOGIC;
  signal FP_MULTPLIER_n_1 : STD_LOGIC;
  signal FP_MULTPLIER_n_34 : STD_LOGIC;
  signal FP_MULTPLIER_n_35 : STD_LOGIC;
  signal FP_MULTPLIER_n_36 : STD_LOGIC;
  signal FP_MULTPLIER_n_37 : STD_LOGIC;
  signal FP_MULTPLIER_n_56 : STD_LOGIC;
  signal FP_MULTPLIER_n_57 : STD_LOGIC;
  signal FP_MULTPLIER_n_58 : STD_LOGIC;
  signal FP_MULTPLIER_n_59 : STD_LOGIC;
  signal FP_MULTPLIER_n_60 : STD_LOGIC;
  signal FP_MULTPLIER_n_61 : STD_LOGIC;
  signal FP_MULTPLIER_n_62 : STD_LOGIC;
  signal FP_MULTPLIER_n_63 : STD_LOGIC;
  signal FP_MULTPLIER_n_64 : STD_LOGIC;
  signal FP_MULTPLIER_n_65 : STD_LOGIC;
  signal FP_MULTPLIER_n_66 : STD_LOGIC;
  signal FP_MULTPLIER_n_67 : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal add_result : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^control_i_1\ : STD_LOGIC;
  signal done_add : STD_LOGIC;
  signal done_mul : STD_LOGIC;
  signal go : STD_LOGIC;
  signal go_add_reg_n_0 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal numA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \numA[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \numA[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \numA[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \numA[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \numA[9]_i_2__0_n_0\ : STD_LOGIC;
  signal numB : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ready_i_1__0_n_0\ : STD_LOGIC;
  signal \ready_i_2__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal x0 : STD_LOGIC;
  signal \x0_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0_reg_n_0_[10]\ : STD_LOGIC;
  signal \x0_reg_n_0_[11]\ : STD_LOGIC;
  signal \x0_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0_reg_n_0_[15]\ : STD_LOGIC;
  signal \x0_reg_n_0_[16]\ : STD_LOGIC;
  signal \x0_reg_n_0_[17]\ : STD_LOGIC;
  signal \x0_reg_n_0_[18]\ : STD_LOGIC;
  signal \x0_reg_n_0_[19]\ : STD_LOGIC;
  signal \x0_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0_reg_n_0_[20]\ : STD_LOGIC;
  signal \x0_reg_n_0_[21]\ : STD_LOGIC;
  signal \x0_reg_n_0_[22]\ : STD_LOGIC;
  signal \x0_reg_n_0_[23]\ : STD_LOGIC;
  signal \x0_reg_n_0_[24]\ : STD_LOGIC;
  signal \x0_reg_n_0_[25]\ : STD_LOGIC;
  signal \x0_reg_n_0_[26]\ : STD_LOGIC;
  signal \x0_reg_n_0_[27]\ : STD_LOGIC;
  signal \x0_reg_n_0_[28]\ : STD_LOGIC;
  signal \x0_reg_n_0_[29]\ : STD_LOGIC;
  signal \x0_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0_reg_n_0_[30]\ : STD_LOGIC;
  signal \x0_reg_n_0_[31]\ : STD_LOGIC;
  signal \x0_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0_reg_n_0_[9]\ : STD_LOGIC;
  signal x1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y0_reg_n_0_[0]\ : STD_LOGIC;
  signal \y0_reg_n_0_[10]\ : STD_LOGIC;
  signal \y0_reg_n_0_[11]\ : STD_LOGIC;
  signal \y0_reg_n_0_[12]\ : STD_LOGIC;
  signal \y0_reg_n_0_[13]\ : STD_LOGIC;
  signal \y0_reg_n_0_[14]\ : STD_LOGIC;
  signal \y0_reg_n_0_[15]\ : STD_LOGIC;
  signal \y0_reg_n_0_[16]\ : STD_LOGIC;
  signal \y0_reg_n_0_[17]\ : STD_LOGIC;
  signal \y0_reg_n_0_[18]\ : STD_LOGIC;
  signal \y0_reg_n_0_[19]\ : STD_LOGIC;
  signal \y0_reg_n_0_[1]\ : STD_LOGIC;
  signal \y0_reg_n_0_[20]\ : STD_LOGIC;
  signal \y0_reg_n_0_[21]\ : STD_LOGIC;
  signal \y0_reg_n_0_[22]\ : STD_LOGIC;
  signal \y0_reg_n_0_[23]\ : STD_LOGIC;
  signal \y0_reg_n_0_[24]\ : STD_LOGIC;
  signal \y0_reg_n_0_[25]\ : STD_LOGIC;
  signal \y0_reg_n_0_[26]\ : STD_LOGIC;
  signal \y0_reg_n_0_[27]\ : STD_LOGIC;
  signal \y0_reg_n_0_[28]\ : STD_LOGIC;
  signal \y0_reg_n_0_[29]\ : STD_LOGIC;
  signal \y0_reg_n_0_[2]\ : STD_LOGIC;
  signal \y0_reg_n_0_[30]\ : STD_LOGIC;
  signal \y0_reg_n_0_[31]\ : STD_LOGIC;
  signal \y0_reg_n_0_[3]\ : STD_LOGIC;
  signal \y0_reg_n_0_[4]\ : STD_LOGIC;
  signal \y0_reg_n_0_[5]\ : STD_LOGIC;
  signal \y0_reg_n_0_[6]\ : STD_LOGIC;
  signal \y0_reg_n_0_[7]\ : STD_LOGIC;
  signal \y0_reg_n_0_[8]\ : STD_LOGIC;
  signal \y0_reg_n_0_[9]\ : STD_LOGIC;
  signal y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[3]\ : label is "yes";
begin
  control_i_1 <= \^control_i_1\;
FP_ADDER: entity work.design_1_b_filter_0_1_FPP_ADD_SUB_7
     port map (
      B(31 downto 0) => B(31 downto 0),
      D(31 downto 0) => y0(31 downto 0),
      E(0) => FP_ADDER_n_3,
      \FSM_sequential_state_reg[0]\(0) => FP_ADDER_n_4,
      Q(31 downto 0) => A(31 downto 0),
      control_i_0 => control_i_0,
      done => done_add,
      done_mul => done_mul,
      done_reg_0 => FP_MULTPLIER_n_66,
      go => go,
      go_add_reg => FP_ADDER_n_5,
      go_add_reg_0 => go_add_reg_n_0,
      go_mul_reg => FP_ADDER_n_69,
      mul_result(31 downto 0) => mul_result(31 downto 0),
      \numB_reg[30]\ => FP_ADDER_n_0,
      \numB_reg[5]\ => FP_ADDER_n_1,
      \out\(3 downto 0) => state(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sample_out_reg[30]\(30 downto 0) => add_result(30 downto 0)
    );
FP_MULTPLIER: entity work.design_1_b_filter_0_1_FPP_MULT_8
     port map (
      AR(0) => AR(0),
      D(17) => numB(31),
      D(16 downto 13) => numB(29 downto 26),
      D(12) => numB(24),
      D(11 downto 9) => numB(20 downto 18),
      D(8) => numB(15),
      D(7 downto 6) => numB(10 downto 9),
      D(5) => numB(6),
      D(4 downto 0) => numB(4 downto 0),
      E(0) => FP_MULTPLIER_n_37,
      \FSM_sequential_state_reg[3]\ => FP_ADDER_n_5,
      Q(31 downto 0) => A(31 downto 0),
      control_i_0 => control_i_0,
      done => done_add,
      done_mul => done_mul,
      go => go,
      go_add_reg => FP_MULTPLIER_n_67,
      go_add_reg_0 => go_add_reg_n_0,
      go_mul_reg => FP_MULTPLIER_n_66,
      mul_result(31 downto 0) => mul_result(31 downto 0),
      \numB_reg[11]\ => FP_MULTPLIER_n_59,
      \numB_reg[12]\ => FP_MULTPLIER_n_63,
      \numB_reg[13]\ => FP_MULTPLIER_n_1,
      \numB_reg[14]\ => FP_MULTPLIER_n_62,
      \numB_reg[16]\ => FP_MULTPLIER_n_34,
      \numB_reg[17]\ => FP_MULTPLIER_n_35,
      \numB_reg[21]\ => FP_MULTPLIER_n_58,
      \numB_reg[22]\ => FP_MULTPLIER_n_57,
      \numB_reg[23]\ => FP_MULTPLIER_n_61,
      \numB_reg[25]\ => FP_MULTPLIER_n_56,
      \numB_reg[30]\ => FP_MULTPLIER_n_36,
      \numB_reg[31]\(31 downto 0) => B(31 downto 0),
      \numB_reg[5]\ => FP_MULTPLIER_n_65,
      \numB_reg[7]\ => FP_MULTPLIER_n_60,
      \numB_reg[8]\ => FP_MULTPLIER_n_64,
      \out\(3 downto 0) => state(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_1__0_n_0\
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \FSM_sequential_state[1]_i_1__0_n_0\
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08007878"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => control_i_0,
      I4 => state(3),
      O => \FSM_sequential_state[2]_i_1__0_n_0\
    );
\FSM_sequential_state[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"64442444"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => control_i_0,
      O => \FSM_sequential_state[3]_i_2__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[0]_i_1__0_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[1]_i_1__0_n_0\,
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[2]_i_1__0_n_0\,
      Q => state(2)
    );
\FSM_sequential_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[3]_i_2__0_n_0\,
      Q => state(3)
    );
go_add_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => FP_MULTPLIER_n_67,
      Q => go_add_reg_n_0
    );
go_mul_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => FP_ADDER_n_69,
      Q => go
    );
\numA[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(0),
      I1 => \numA[0]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[0]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(0),
      O => numA(0)
    );
\numA[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(0),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[0]\,
      O => \numA[0]_i_2__0_n_0\
    );
\numA[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(10),
      I1 => \numA[10]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[10]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(10),
      O => numA(10)
    );
\numA[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(10),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[10]\,
      O => \numA[10]_i_2__0_n_0\
    );
\numA[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(11),
      I1 => \numA[11]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[11]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(11),
      O => numA(11)
    );
\numA[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(11),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[11]\,
      O => \numA[11]_i_2__0_n_0\
    );
\numA[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(12),
      I1 => \numA[12]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[12]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(12),
      O => numA(12)
    );
\numA[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(12),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[12]\,
      O => \numA[12]_i_2__0_n_0\
    );
\numA[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(13),
      I1 => \numA[13]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[13]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(13),
      O => numA(13)
    );
\numA[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(13),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[13]\,
      O => \numA[13]_i_2__0_n_0\
    );
\numA[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(14),
      I1 => \numA[14]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[14]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(14),
      O => numA(14)
    );
\numA[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(14),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[14]\,
      O => \numA[14]_i_2__0_n_0\
    );
\numA[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(15),
      I1 => \numA[15]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[15]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(15),
      O => numA(15)
    );
\numA[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(15),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[15]\,
      O => \numA[15]_i_2__0_n_0\
    );
\numA[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(16),
      I1 => \numA[16]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[16]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(16),
      O => numA(16)
    );
\numA[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(16),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[16]\,
      O => \numA[16]_i_2__0_n_0\
    );
\numA[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(17),
      I1 => \numA[17]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[17]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(17),
      O => numA(17)
    );
\numA[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(17),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[17]\,
      O => \numA[17]_i_2__0_n_0\
    );
\numA[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(18),
      I1 => \numA[18]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[18]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(18),
      O => numA(18)
    );
\numA[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(18),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[18]\,
      O => \numA[18]_i_2__0_n_0\
    );
\numA[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(19),
      I1 => \numA[19]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[19]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(19),
      O => numA(19)
    );
\numA[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(19),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[19]\,
      O => \numA[19]_i_2__0_n_0\
    );
\numA[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(1),
      I1 => \numA[1]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[1]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(1),
      O => numA(1)
    );
\numA[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[1]\,
      O => \numA[1]_i_2__0_n_0\
    );
\numA[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(20),
      I1 => \numA[20]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[20]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(20),
      O => numA(20)
    );
\numA[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(20),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[20]\,
      O => \numA[20]_i_2__0_n_0\
    );
\numA[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(21),
      I1 => \numA[21]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[21]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(21),
      O => numA(21)
    );
\numA[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(21),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[21]\,
      O => \numA[21]_i_2__0_n_0\
    );
\numA[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(22),
      I1 => \numA[22]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[22]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(22),
      O => numA(22)
    );
\numA[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(22),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[22]\,
      O => \numA[22]_i_2__0_n_0\
    );
\numA[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(23),
      I1 => \numA[23]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[23]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(23),
      O => numA(23)
    );
\numA[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(23),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[23]\,
      O => \numA[23]_i_2__0_n_0\
    );
\numA[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(24),
      I1 => \numA[24]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[24]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(24),
      O => numA(24)
    );
\numA[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(24),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[24]\,
      O => \numA[24]_i_2__0_n_0\
    );
\numA[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(25),
      I1 => \numA[25]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[25]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(25),
      O => numA(25)
    );
\numA[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(25),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[25]\,
      O => \numA[25]_i_2__0_n_0\
    );
\numA[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(26),
      I1 => \numA[26]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[26]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(26),
      O => numA(26)
    );
\numA[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(26),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[26]\,
      O => \numA[26]_i_2__0_n_0\
    );
\numA[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(27),
      I1 => \numA[27]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[27]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(27),
      O => numA(27)
    );
\numA[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(27),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[27]\,
      O => \numA[27]_i_2__0_n_0\
    );
\numA[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(28),
      I1 => \numA[28]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[28]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(28),
      O => numA(28)
    );
\numA[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(28),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[28]\,
      O => \numA[28]_i_2__0_n_0\
    );
\numA[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(29),
      I1 => \numA[29]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[29]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(29),
      O => numA(29)
    );
\numA[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(29),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[29]\,
      O => \numA[29]_i_2__0_n_0\
    );
\numA[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(2),
      I1 => \numA[2]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[2]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(2),
      O => numA(2)
    );
\numA[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(2),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[2]\,
      O => \numA[2]_i_2__0_n_0\
    );
\numA[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(30),
      I1 => \numA[30]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[30]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(30),
      O => numA(30)
    );
\numA[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(30),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[30]\,
      O => \numA[30]_i_2__0_n_0\
    );
\numA[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(31),
      I1 => \numA[31]_i_5__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[31]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(31),
      O => numA(31)
    );
\numA[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(31),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[31]\,
      O => \numA[31]_i_5__0_n_0\
    );
\numA[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(1),
      I3 => state(2),
      O => \numA[31]_i_6__0_n_0\
    );
\numA[31]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      O => \numA[31]_i_7__0_n_0\
    );
\numA[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(3),
      I1 => \numA[3]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[3]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(3),
      O => numA(3)
    );
\numA[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(3),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[3]\,
      O => \numA[3]_i_2__0_n_0\
    );
\numA[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(4),
      I1 => \numA[4]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[4]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(4),
      O => numA(4)
    );
\numA[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(4),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[4]\,
      O => \numA[4]_i_2__0_n_0\
    );
\numA[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(5),
      I1 => \numA[5]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[5]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(5),
      O => numA(5)
    );
\numA[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(5),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[5]\,
      O => \numA[5]_i_2__0_n_0\
    );
\numA[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(6),
      I1 => \numA[6]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[6]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(6),
      O => numA(6)
    );
\numA[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(6),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[6]\,
      O => \numA[6]_i_2__0_n_0\
    );
\numA[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(7),
      I1 => \numA[7]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[7]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(7),
      O => numA(7)
    );
\numA[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(7),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[7]\,
      O => \numA[7]_i_2__0_n_0\
    );
\numA[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(8),
      I1 => \numA[8]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[8]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(8),
      O => numA(8)
    );
\numA[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(8),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[8]\,
      O => \numA[8]_i_2__0_n_0\
    );
\numA[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(9),
      I1 => \numA[9]_i_2__0_n_0\,
      I2 => \numA[31]_i_6__0_n_0\,
      I3 => \y0_reg_n_0_[9]\,
      I4 => \numA[31]_i_7__0_n_0\,
      I5 => x1(9),
      O => numA(9)
    );
\numA[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(9),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[9]\,
      O => \numA[9]_i_2__0_n_0\
    );
\numA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(0),
      Q => A(0),
      R => '0'
    );
\numA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(10),
      Q => A(10),
      R => '0'
    );
\numA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(11),
      Q => A(11),
      R => '0'
    );
\numA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(12),
      Q => A(12),
      R => '0'
    );
\numA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(13),
      Q => A(13),
      R => '0'
    );
\numA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(14),
      Q => A(14),
      R => '0'
    );
\numA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(15),
      Q => A(15),
      R => '0'
    );
\numA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(16),
      Q => A(16),
      R => '0'
    );
\numA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(17),
      Q => A(17),
      R => '0'
    );
\numA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(18),
      Q => A(18),
      R => '0'
    );
\numA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(19),
      Q => A(19),
      R => '0'
    );
\numA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(1),
      Q => A(1),
      R => '0'
    );
\numA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(20),
      Q => A(20),
      R => '0'
    );
\numA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(21),
      Q => A(21),
      R => '0'
    );
\numA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(22),
      Q => A(22),
      R => '0'
    );
\numA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(23),
      Q => A(23),
      R => '0'
    );
\numA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(24),
      Q => A(24),
      R => '0'
    );
\numA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(25),
      Q => A(25),
      R => '0'
    );
\numA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(26),
      Q => A(26),
      R => '0'
    );
\numA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(27),
      Q => A(27),
      R => '0'
    );
\numA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(28),
      Q => A(28),
      R => '0'
    );
\numA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(29),
      Q => A(29),
      R => '0'
    );
\numA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(2),
      Q => A(2),
      R => '0'
    );
\numA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(30),
      Q => A(30),
      R => '0'
    );
\numA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(31),
      Q => A(31),
      R => '0'
    );
\numA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(3),
      Q => A(3),
      R => '0'
    );
\numA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(4),
      Q => A(4),
      R => '0'
    );
\numA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(5),
      Q => A(5),
      R => '0'
    );
\numA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(6),
      Q => A(6),
      R => '0'
    );
\numA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(7),
      Q => A(7),
      R => '0'
    );
\numA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(8),
      Q => A(8),
      R => '0'
    );
\numA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(9),
      Q => A(9),
      R => '0'
    );
\numB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(0),
      Q => B(0),
      R => '0'
    );
\numB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(10),
      Q => B(10),
      R => '0'
    );
\numB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_59,
      Q => B(11),
      R => FP_ADDER_n_0
    );
\numB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_63,
      Q => B(12),
      R => FP_ADDER_n_0
    );
\numB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_1,
      Q => B(13),
      R => FP_ADDER_n_0
    );
\numB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_62,
      Q => B(14),
      R => FP_ADDER_n_0
    );
\numB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(15),
      Q => B(15),
      R => '0'
    );
\numB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_34,
      Q => B(16),
      R => FP_ADDER_n_0
    );
\numB_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_35,
      Q => B(17),
      R => FP_ADDER_n_0
    );
\numB_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(18),
      Q => B(18),
      R => '0'
    );
\numB_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(19),
      Q => B(19),
      R => '0'
    );
\numB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(1),
      Q => B(1),
      R => '0'
    );
\numB_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(20),
      Q => B(20),
      R => '0'
    );
\numB_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_58,
      Q => B(21),
      R => FP_ADDER_n_0
    );
\numB_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_57,
      Q => B(22),
      R => FP_ADDER_n_0
    );
\numB_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_61,
      Q => B(23),
      R => FP_ADDER_n_0
    );
\numB_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(24),
      Q => B(24),
      R => '0'
    );
\numB_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_56,
      Q => B(25),
      R => FP_ADDER_n_0
    );
\numB_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(26),
      Q => B(26),
      R => '0'
    );
\numB_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(27),
      Q => B(27),
      R => '0'
    );
\numB_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(28),
      Q => B(28),
      R => '0'
    );
\numB_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(29),
      Q => B(29),
      R => '0'
    );
\numB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(2),
      Q => B(2),
      R => '0'
    );
\numB_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_36,
      Q => B(30),
      R => FP_ADDER_n_0
    );
\numB_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(31),
      Q => B(31),
      R => '0'
    );
\numB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(3),
      Q => B(3),
      R => '0'
    );
\numB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(4),
      Q => B(4),
      R => '0'
    );
\numB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_65,
      Q => B(5),
      R => FP_ADDER_n_0
    );
\numB_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(6),
      Q => B(6),
      R => '0'
    );
\numB_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_60,
      Q => B(7),
      R => FP_ADDER_n_0
    );
\numB_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_64,
      Q => B(8),
      R => FP_ADDER_n_0
    );
\numB_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(9),
      Q => B(9),
      R => '0'
    );
\ready_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state(3),
      I1 => \ready_i_2__0_n_0\,
      I2 => \^control_i_1\,
      O => \ready_i_1__0_n_0\
    );
\ready_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200008002"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => control_i_0,
      O => \ready_i_2__0_n_0\
    );
ready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ready_i_1__0_n_0\,
      Q => \^control_i_1\,
      R => '0'
    );
\sample_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(0),
      Q => Q(0),
      R => '0'
    );
\sample_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(10),
      Q => Q(10),
      R => '0'
    );
\sample_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(11),
      Q => Q(11),
      R => '0'
    );
\sample_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(12),
      Q => Q(12),
      R => '0'
    );
\sample_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(13),
      Q => Q(13),
      R => '0'
    );
\sample_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(14),
      Q => Q(14),
      R => '0'
    );
\sample_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(15),
      Q => Q(15),
      R => '0'
    );
\sample_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(16),
      Q => Q(16),
      R => '0'
    );
\sample_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(17),
      Q => Q(17),
      R => '0'
    );
\sample_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(18),
      Q => Q(18),
      R => '0'
    );
\sample_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(19),
      Q => Q(19),
      R => '0'
    );
\sample_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(1),
      Q => Q(1),
      R => '0'
    );
\sample_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(20),
      Q => Q(20),
      R => '0'
    );
\sample_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(21),
      Q => Q(21),
      R => '0'
    );
\sample_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(22),
      Q => Q(22),
      R => '0'
    );
\sample_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(23),
      Q => Q(23),
      R => '0'
    );
\sample_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(24),
      Q => Q(24),
      R => '0'
    );
\sample_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(25),
      Q => Q(25),
      R => '0'
    );
\sample_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(26),
      Q => Q(26),
      R => '0'
    );
\sample_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(27),
      Q => Q(27),
      R => '0'
    );
\sample_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(28),
      Q => Q(28),
      R => '0'
    );
\sample_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(29),
      Q => Q(29),
      R => '0'
    );
\sample_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(2),
      Q => Q(2),
      R => '0'
    );
\sample_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(30),
      Q => Q(30),
      R => '0'
    );
\sample_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(3),
      Q => Q(3),
      R => '0'
    );
\sample_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(4),
      Q => Q(4),
      R => '0'
    );
\sample_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(5),
      Q => Q(5),
      R => '0'
    );
\sample_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(6),
      Q => Q(6),
      R => '0'
    );
\sample_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(7),
      Q => Q(7),
      R => '0'
    );
\sample_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(8),
      Q => Q(8),
      R => '0'
    );
\sample_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(9),
      Q => Q(9),
      R => '0'
    );
\x0[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => control_i_0,
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => state(0),
      O => x0
    );
\x0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(0),
      Q => \x0_reg_n_0_[0]\
    );
\x0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(10),
      Q => \x0_reg_n_0_[10]\
    );
\x0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(11),
      Q => \x0_reg_n_0_[11]\
    );
\x0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(12),
      Q => \x0_reg_n_0_[12]\
    );
\x0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(13),
      Q => \x0_reg_n_0_[13]\
    );
\x0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(14),
      Q => \x0_reg_n_0_[14]\
    );
\x0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(15),
      Q => \x0_reg_n_0_[15]\
    );
\x0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(16),
      Q => \x0_reg_n_0_[16]\
    );
\x0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(17),
      Q => \x0_reg_n_0_[17]\
    );
\x0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(18),
      Q => \x0_reg_n_0_[18]\
    );
\x0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(19),
      Q => \x0_reg_n_0_[19]\
    );
\x0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(1),
      Q => \x0_reg_n_0_[1]\
    );
\x0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(20),
      Q => \x0_reg_n_0_[20]\
    );
\x0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(21),
      Q => \x0_reg_n_0_[21]\
    );
\x0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(22),
      Q => \x0_reg_n_0_[22]\
    );
\x0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(23),
      Q => \x0_reg_n_0_[23]\
    );
\x0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(24),
      Q => \x0_reg_n_0_[24]\
    );
\x0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(25),
      Q => \x0_reg_n_0_[25]\
    );
\x0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(26),
      Q => \x0_reg_n_0_[26]\
    );
\x0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(27),
      Q => \x0_reg_n_0_[27]\
    );
\x0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(28),
      Q => \x0_reg_n_0_[28]\
    );
\x0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(29),
      Q => \x0_reg_n_0_[29]\
    );
\x0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(2),
      Q => \x0_reg_n_0_[2]\
    );
\x0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(30),
      Q => \x0_reg_n_0_[30]\
    );
\x0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(31),
      Q => \x0_reg_n_0_[31]\
    );
\x0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(3),
      Q => \x0_reg_n_0_[3]\
    );
\x0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(4),
      Q => \x0_reg_n_0_[4]\
    );
\x0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(5),
      Q => \x0_reg_n_0_[5]\
    );
\x0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(6),
      Q => \x0_reg_n_0_[6]\
    );
\x0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(7),
      Q => \x0_reg_n_0_[7]\
    );
\x0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(8),
      Q => \x0_reg_n_0_[8]\
    );
\x0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(9),
      Q => \x0_reg_n_0_[9]\
    );
\x1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[0]\,
      Q => x1(0)
    );
\x1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[10]\,
      Q => x1(10)
    );
\x1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[11]\,
      Q => x1(11)
    );
\x1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[12]\,
      Q => x1(12)
    );
\x1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[13]\,
      Q => x1(13)
    );
\x1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[14]\,
      Q => x1(14)
    );
\x1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[15]\,
      Q => x1(15)
    );
\x1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[16]\,
      Q => x1(16)
    );
\x1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[17]\,
      Q => x1(17)
    );
\x1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[18]\,
      Q => x1(18)
    );
\x1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[19]\,
      Q => x1(19)
    );
\x1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[1]\,
      Q => x1(1)
    );
\x1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[20]\,
      Q => x1(20)
    );
\x1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[21]\,
      Q => x1(21)
    );
\x1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[22]\,
      Q => x1(22)
    );
\x1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[23]\,
      Q => x1(23)
    );
\x1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[24]\,
      Q => x1(24)
    );
\x1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[25]\,
      Q => x1(25)
    );
\x1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[26]\,
      Q => x1(26)
    );
\x1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[27]\,
      Q => x1(27)
    );
\x1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[28]\,
      Q => x1(28)
    );
\x1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[29]\,
      Q => x1(29)
    );
\x1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[2]\,
      Q => x1(2)
    );
\x1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[30]\,
      Q => x1(30)
    );
\x1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[31]\,
      Q => x1(31)
    );
\x1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[3]\,
      Q => x1(3)
    );
\x1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[4]\,
      Q => x1(4)
    );
\x1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[5]\,
      Q => x1(5)
    );
\x1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[6]\,
      Q => x1(6)
    );
\x1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[7]\,
      Q => x1(7)
    );
\x1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[8]\,
      Q => x1(8)
    );
\x1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[9]\,
      Q => x1(9)
    );
\y0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(0),
      Q => \y0_reg_n_0_[0]\
    );
\y0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(10),
      Q => \y0_reg_n_0_[10]\
    );
\y0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(11),
      Q => \y0_reg_n_0_[11]\
    );
\y0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(12),
      Q => \y0_reg_n_0_[12]\
    );
\y0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(13),
      Q => \y0_reg_n_0_[13]\
    );
\y0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(14),
      Q => \y0_reg_n_0_[14]\
    );
\y0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(15),
      Q => \y0_reg_n_0_[15]\
    );
\y0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(16),
      Q => \y0_reg_n_0_[16]\
    );
\y0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(17),
      Q => \y0_reg_n_0_[17]\
    );
\y0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(18),
      Q => \y0_reg_n_0_[18]\
    );
\y0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(19),
      Q => \y0_reg_n_0_[19]\
    );
\y0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(1),
      Q => \y0_reg_n_0_[1]\
    );
\y0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(20),
      Q => \y0_reg_n_0_[20]\
    );
\y0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(21),
      Q => \y0_reg_n_0_[21]\
    );
\y0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(22),
      Q => \y0_reg_n_0_[22]\
    );
\y0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(23),
      Q => \y0_reg_n_0_[23]\
    );
\y0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(24),
      Q => \y0_reg_n_0_[24]\
    );
\y0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(25),
      Q => \y0_reg_n_0_[25]\
    );
\y0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(26),
      Q => \y0_reg_n_0_[26]\
    );
\y0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(27),
      Q => \y0_reg_n_0_[27]\
    );
\y0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(28),
      Q => \y0_reg_n_0_[28]\
    );
\y0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(29),
      Q => \y0_reg_n_0_[29]\
    );
\y0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(2),
      Q => \y0_reg_n_0_[2]\
    );
\y0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(30),
      Q => \y0_reg_n_0_[30]\
    );
\y0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(31),
      Q => \y0_reg_n_0_[31]\
    );
\y0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(3),
      Q => \y0_reg_n_0_[3]\
    );
\y0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(4),
      Q => \y0_reg_n_0_[4]\
    );
\y0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(5),
      Q => \y0_reg_n_0_[5]\
    );
\y0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(6),
      Q => \y0_reg_n_0_[6]\
    );
\y0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(7),
      Q => \y0_reg_n_0_[7]\
    );
\y0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(8),
      Q => \y0_reg_n_0_[8]\
    );
\y0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(9),
      Q => \y0_reg_n_0_[9]\
    );
\y1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[0]\,
      Q => y1(0)
    );
\y1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[10]\,
      Q => y1(10)
    );
\y1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[11]\,
      Q => y1(11)
    );
\y1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[12]\,
      Q => y1(12)
    );
\y1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[13]\,
      Q => y1(13)
    );
\y1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[14]\,
      Q => y1(14)
    );
\y1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[15]\,
      Q => y1(15)
    );
\y1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[16]\,
      Q => y1(16)
    );
\y1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[17]\,
      Q => y1(17)
    );
\y1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[18]\,
      Q => y1(18)
    );
\y1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[19]\,
      Q => y1(19)
    );
\y1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[1]\,
      Q => y1(1)
    );
\y1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[20]\,
      Q => y1(20)
    );
\y1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[21]\,
      Q => y1(21)
    );
\y1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[22]\,
      Q => y1(22)
    );
\y1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[23]\,
      Q => y1(23)
    );
\y1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[24]\,
      Q => y1(24)
    );
\y1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[25]\,
      Q => y1(25)
    );
\y1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[26]\,
      Q => y1(26)
    );
\y1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[27]\,
      Q => y1(27)
    );
\y1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[28]\,
      Q => y1(28)
    );
\y1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[29]\,
      Q => y1(29)
    );
\y1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[2]\,
      Q => y1(2)
    );
\y1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[30]\,
      Q => y1(30)
    );
\y1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[31]\,
      Q => y1(31)
    );
\y1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[3]\,
      Q => y1(3)
    );
\y1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[4]\,
      Q => y1(4)
    );
\y1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[5]\,
      Q => y1(5)
    );
\y1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[6]\,
      Q => y1(6)
    );
\y1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[7]\,
      Q => y1(7)
    );
\y1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[8]\,
      Q => y1(8)
    );
\y1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[9]\,
      Q => y1(9)
    );
\y2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(0),
      Q => y2(0)
    );
\y2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(10),
      Q => y2(10)
    );
\y2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(11),
      Q => y2(11)
    );
\y2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(12),
      Q => y2(12)
    );
\y2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(13),
      Q => y2(13)
    );
\y2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(14),
      Q => y2(14)
    );
\y2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(15),
      Q => y2(15)
    );
\y2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(16),
      Q => y2(16)
    );
\y2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(17),
      Q => y2(17)
    );
\y2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(18),
      Q => y2(18)
    );
\y2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(19),
      Q => y2(19)
    );
\y2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(1),
      Q => y2(1)
    );
\y2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(20),
      Q => y2(20)
    );
\y2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(21),
      Q => y2(21)
    );
\y2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(22),
      Q => y2(22)
    );
\y2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(23),
      Q => y2(23)
    );
\y2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(24),
      Q => y2(24)
    );
\y2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(25),
      Q => y2(25)
    );
\y2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(26),
      Q => y2(26)
    );
\y2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(27),
      Q => y2(27)
    );
\y2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(28),
      Q => y2(28)
    );
\y2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(29),
      Q => y2(29)
    );
\y2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(2),
      Q => y2(2)
    );
\y2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(30),
      Q => y2(30)
    );
\y2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(31),
      Q => y2(31)
    );
\y2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(3),
      Q => y2(3)
    );
\y2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(4),
      Q => y2(4)
    );
\y2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(5),
      Q => y2(5)
    );
\y2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(6),
      Q => y2(6)
    );
\y2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(7),
      Q => y2(7)
    );
\y2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(8),
      Q => y2(8)
    );
\y2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(9),
      Q => y2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_biquad_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    control_i_3 : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    control_i_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_biquad_1 : entity is "biquad";
end design_1_b_filter_0_1_biquad_1;

architecture STRUCTURE of design_1_b_filter_0_1_biquad_1 is
  signal A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal FP_ADDER_n_0 : STD_LOGIC;
  signal FP_ADDER_n_1 : STD_LOGIC;
  signal FP_ADDER_n_3 : STD_LOGIC;
  signal FP_ADDER_n_4 : STD_LOGIC;
  signal FP_ADDER_n_5 : STD_LOGIC;
  signal FP_ADDER_n_70 : STD_LOGIC;
  signal FP_MULTPLIER_n_1 : STD_LOGIC;
  signal FP_MULTPLIER_n_34 : STD_LOGIC;
  signal FP_MULTPLIER_n_35 : STD_LOGIC;
  signal FP_MULTPLIER_n_36 : STD_LOGIC;
  signal FP_MULTPLIER_n_37 : STD_LOGIC;
  signal FP_MULTPLIER_n_38 : STD_LOGIC;
  signal FP_MULTPLIER_n_39 : STD_LOGIC;
  signal FP_MULTPLIER_n_40 : STD_LOGIC;
  signal FP_MULTPLIER_n_41 : STD_LOGIC;
  signal FP_MULTPLIER_n_45 : STD_LOGIC;
  signal FP_MULTPLIER_n_46 : STD_LOGIC;
  signal FP_MULTPLIER_n_47 : STD_LOGIC;
  signal FP_MULTPLIER_n_48 : STD_LOGIC;
  signal FP_MULTPLIER_n_49 : STD_LOGIC;
  signal FP_MULTPLIER_n_50 : STD_LOGIC;
  signal FP_MULTPLIER_n_51 : STD_LOGIC;
  signal FP_MULTPLIER_n_52 : STD_LOGIC;
  signal FP_MULTPLIER_n_53 : STD_LOGIC;
  signal FP_MULTPLIER_n_54 : STD_LOGIC;
  signal FP_MULTPLIER_n_55 : STD_LOGIC;
  signal FP_MULTPLIER_n_56 : STD_LOGIC;
  signal FP_MULTPLIER_n_57 : STD_LOGIC;
  signal FP_MULTPLIER_n_58 : STD_LOGIC;
  signal FP_MULTPLIER_n_59 : STD_LOGIC;
  signal FP_MULTPLIER_n_60 : STD_LOGIC;
  signal FP_MULTPLIER_n_61 : STD_LOGIC;
  signal FP_MULTPLIER_n_62 : STD_LOGIC;
  signal FP_MULTPLIER_n_63 : STD_LOGIC;
  signal FP_MULTPLIER_n_64 : STD_LOGIC;
  signal FP_MULTPLIER_n_65 : STD_LOGIC;
  signal FP_MULTPLIER_n_66 : STD_LOGIC;
  signal FP_MULTPLIER_n_67 : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal add_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^control_i_3\ : STD_LOGIC;
  signal done_add : STD_LOGIC;
  signal done_mul : STD_LOGIC;
  signal go : STD_LOGIC;
  signal go_add_reg_n_0 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal numA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \numA[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \numA[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \numA[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \numA[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \numA[9]_i_2__1_n_0\ : STD_LOGIC;
  signal numB : STD_LOGIC_VECTOR ( 25 downto 23 );
  signal \ready_i_1__1_n_0\ : STD_LOGIC;
  signal \ready_i_2__1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal x0 : STD_LOGIC;
  signal \x0_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0_reg_n_0_[10]\ : STD_LOGIC;
  signal \x0_reg_n_0_[11]\ : STD_LOGIC;
  signal \x0_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0_reg_n_0_[15]\ : STD_LOGIC;
  signal \x0_reg_n_0_[16]\ : STD_LOGIC;
  signal \x0_reg_n_0_[17]\ : STD_LOGIC;
  signal \x0_reg_n_0_[18]\ : STD_LOGIC;
  signal \x0_reg_n_0_[19]\ : STD_LOGIC;
  signal \x0_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0_reg_n_0_[20]\ : STD_LOGIC;
  signal \x0_reg_n_0_[21]\ : STD_LOGIC;
  signal \x0_reg_n_0_[22]\ : STD_LOGIC;
  signal \x0_reg_n_0_[23]\ : STD_LOGIC;
  signal \x0_reg_n_0_[24]\ : STD_LOGIC;
  signal \x0_reg_n_0_[25]\ : STD_LOGIC;
  signal \x0_reg_n_0_[26]\ : STD_LOGIC;
  signal \x0_reg_n_0_[27]\ : STD_LOGIC;
  signal \x0_reg_n_0_[28]\ : STD_LOGIC;
  signal \x0_reg_n_0_[29]\ : STD_LOGIC;
  signal \x0_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0_reg_n_0_[30]\ : STD_LOGIC;
  signal \x0_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0_reg_n_0_[9]\ : STD_LOGIC;
  signal x1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal y0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y0_reg_n_0_[0]\ : STD_LOGIC;
  signal \y0_reg_n_0_[10]\ : STD_LOGIC;
  signal \y0_reg_n_0_[11]\ : STD_LOGIC;
  signal \y0_reg_n_0_[12]\ : STD_LOGIC;
  signal \y0_reg_n_0_[13]\ : STD_LOGIC;
  signal \y0_reg_n_0_[14]\ : STD_LOGIC;
  signal \y0_reg_n_0_[15]\ : STD_LOGIC;
  signal \y0_reg_n_0_[16]\ : STD_LOGIC;
  signal \y0_reg_n_0_[17]\ : STD_LOGIC;
  signal \y0_reg_n_0_[18]\ : STD_LOGIC;
  signal \y0_reg_n_0_[19]\ : STD_LOGIC;
  signal \y0_reg_n_0_[1]\ : STD_LOGIC;
  signal \y0_reg_n_0_[20]\ : STD_LOGIC;
  signal \y0_reg_n_0_[21]\ : STD_LOGIC;
  signal \y0_reg_n_0_[22]\ : STD_LOGIC;
  signal \y0_reg_n_0_[23]\ : STD_LOGIC;
  signal \y0_reg_n_0_[24]\ : STD_LOGIC;
  signal \y0_reg_n_0_[25]\ : STD_LOGIC;
  signal \y0_reg_n_0_[26]\ : STD_LOGIC;
  signal \y0_reg_n_0_[27]\ : STD_LOGIC;
  signal \y0_reg_n_0_[28]\ : STD_LOGIC;
  signal \y0_reg_n_0_[29]\ : STD_LOGIC;
  signal \y0_reg_n_0_[2]\ : STD_LOGIC;
  signal \y0_reg_n_0_[30]\ : STD_LOGIC;
  signal \y0_reg_n_0_[31]\ : STD_LOGIC;
  signal \y0_reg_n_0_[3]\ : STD_LOGIC;
  signal \y0_reg_n_0_[4]\ : STD_LOGIC;
  signal \y0_reg_n_0_[5]\ : STD_LOGIC;
  signal \y0_reg_n_0_[6]\ : STD_LOGIC;
  signal \y0_reg_n_0_[7]\ : STD_LOGIC;
  signal \y0_reg_n_0_[8]\ : STD_LOGIC;
  signal \y0_reg_n_0_[9]\ : STD_LOGIC;
  signal y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[3]\ : label is "yes";
begin
  control_i_3 <= \^control_i_3\;
FP_ADDER: entity work.design_1_b_filter_0_1_FPP_ADD_SUB_4
     port map (
      B(31 downto 0) => B(31 downto 0),
      D(31 downto 0) => y0(31 downto 0),
      E(0) => FP_ADDER_n_3,
      \FSM_sequential_state_reg[0]\(0) => FP_ADDER_n_4,
      Q(31 downto 0) => A(31 downto 0),
      control_i_1 => control_i_1,
      done => done_add,
      done_mul => done_mul,
      done_reg_0 => FP_MULTPLIER_n_66,
      go => go,
      go_add_reg => FP_ADDER_n_5,
      go_add_reg_0 => go_add_reg_n_0,
      go_mul_reg => FP_ADDER_n_70,
      mul_result(31 downto 0) => mul_result(31 downto 0),
      \numB_reg[0]\ => FP_ADDER_n_1,
      \numB_reg[2]\ => FP_ADDER_n_0,
      \out\(3 downto 0) => state(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sample_out_reg[31]\(31 downto 0) => add_result(31 downto 0)
    );
FP_MULTPLIER: entity work.design_1_b_filter_0_1_FPP_MULT_5
     port map (
      AR(0) => AR(0),
      D(2 downto 0) => numB(25 downto 23),
      E(0) => FP_MULTPLIER_n_37,
      \FSM_sequential_state_reg[3]\ => FP_ADDER_n_5,
      Q(31 downto 0) => A(31 downto 0),
      control_i_1 => control_i_1,
      done => done_add,
      done_mul => done_mul,
      go => go,
      go_add_reg => FP_MULTPLIER_n_67,
      go_add_reg_0 => go_add_reg_n_0,
      go_mul_reg => FP_MULTPLIER_n_66,
      mul_result(31 downto 0) => mul_result(31 downto 0),
      \numB_reg[0]\ => FP_MULTPLIER_n_65,
      \numB_reg[10]\ => FP_MULTPLIER_n_59,
      \numB_reg[11]\ => FP_MULTPLIER_n_58,
      \numB_reg[12]\ => FP_MULTPLIER_n_57,
      \numB_reg[13]\ => FP_MULTPLIER_n_50,
      \numB_reg[14]\ => FP_MULTPLIER_n_56,
      \numB_reg[15]\ => FP_MULTPLIER_n_35,
      \numB_reg[16]\ => FP_MULTPLIER_n_55,
      \numB_reg[17]\ => FP_MULTPLIER_n_54,
      \numB_reg[18]\ => FP_MULTPLIER_n_49,
      \numB_reg[19]\ => FP_MULTPLIER_n_48,
      \numB_reg[1]\ => FP_MULTPLIER_n_1,
      \numB_reg[20]\ => FP_MULTPLIER_n_47,
      \numB_reg[21]\ => FP_MULTPLIER_n_46,
      \numB_reg[22]\ => FP_MULTPLIER_n_45,
      \numB_reg[26]\ => FP_MULTPLIER_n_41,
      \numB_reg[27]\ => FP_MULTPLIER_n_40,
      \numB_reg[28]\ => FP_MULTPLIER_n_39,
      \numB_reg[29]\ => FP_MULTPLIER_n_38,
      \numB_reg[2]\ => FP_MULTPLIER_n_64,
      \numB_reg[30]\ => FP_MULTPLIER_n_36,
      \numB_reg[31]\ => FP_MULTPLIER_n_53,
      \numB_reg[31]_0\(31 downto 0) => B(31 downto 0),
      \numB_reg[3]\ => FP_MULTPLIER_n_63,
      \numB_reg[4]\ => FP_MULTPLIER_n_62,
      \numB_reg[5]\ => FP_MULTPLIER_n_61,
      \numB_reg[6]\ => FP_MULTPLIER_n_52,
      \numB_reg[7]\ => FP_MULTPLIER_n_60,
      \numB_reg[8]\ => FP_MULTPLIER_n_51,
      \numB_reg[9]\ => FP_MULTPLIER_n_34,
      \out\(3 downto 0) => state(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_1__1_n_0\
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \FSM_sequential_state[1]_i_1__1_n_0\
    );
\FSM_sequential_state[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08007878"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => control_i_1,
      I4 => state(3),
      O => \FSM_sequential_state[2]_i_1__1_n_0\
    );
\FSM_sequential_state[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"64442444"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => control_i_1,
      O => \FSM_sequential_state[3]_i_2__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[0]_i_1__1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[1]_i_1__1_n_0\,
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[2]_i_1__1_n_0\,
      Q => state(2)
    );
\FSM_sequential_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[3]_i_2__1_n_0\,
      Q => state(3)
    );
go_add_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => FP_MULTPLIER_n_67,
      Q => go_add_reg_n_0
    );
go_mul_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => FP_ADDER_n_70,
      Q => go
    );
\numA[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(0),
      I1 => \numA[0]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[0]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(0),
      O => numA(0)
    );
\numA[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(0),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[0]\,
      O => \numA[0]_i_2__1_n_0\
    );
\numA[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(10),
      I1 => \numA[10]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[10]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(10),
      O => numA(10)
    );
\numA[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(10),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[10]\,
      O => \numA[10]_i_2__1_n_0\
    );
\numA[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(11),
      I1 => \numA[11]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[11]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(11),
      O => numA(11)
    );
\numA[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(11),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[11]\,
      O => \numA[11]_i_2__1_n_0\
    );
\numA[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(12),
      I1 => \numA[12]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[12]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(12),
      O => numA(12)
    );
\numA[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(12),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[12]\,
      O => \numA[12]_i_2__1_n_0\
    );
\numA[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(13),
      I1 => \numA[13]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[13]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(13),
      O => numA(13)
    );
\numA[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(13),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[13]\,
      O => \numA[13]_i_2__1_n_0\
    );
\numA[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(14),
      I1 => \numA[14]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[14]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(14),
      O => numA(14)
    );
\numA[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(14),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[14]\,
      O => \numA[14]_i_2__1_n_0\
    );
\numA[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(15),
      I1 => \numA[15]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[15]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(15),
      O => numA(15)
    );
\numA[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(15),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[15]\,
      O => \numA[15]_i_2__1_n_0\
    );
\numA[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(16),
      I1 => \numA[16]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[16]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(16),
      O => numA(16)
    );
\numA[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(16),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[16]\,
      O => \numA[16]_i_2__1_n_0\
    );
\numA[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(17),
      I1 => \numA[17]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[17]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(17),
      O => numA(17)
    );
\numA[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(17),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[17]\,
      O => \numA[17]_i_2__1_n_0\
    );
\numA[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(18),
      I1 => \numA[18]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[18]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(18),
      O => numA(18)
    );
\numA[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(18),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[18]\,
      O => \numA[18]_i_2__1_n_0\
    );
\numA[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(19),
      I1 => \numA[19]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[19]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(19),
      O => numA(19)
    );
\numA[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(19),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[19]\,
      O => \numA[19]_i_2__1_n_0\
    );
\numA[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(1),
      I1 => \numA[1]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[1]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(1),
      O => numA(1)
    );
\numA[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[1]\,
      O => \numA[1]_i_2__1_n_0\
    );
\numA[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(20),
      I1 => \numA[20]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[20]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(20),
      O => numA(20)
    );
\numA[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(20),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[20]\,
      O => \numA[20]_i_2__1_n_0\
    );
\numA[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(21),
      I1 => \numA[21]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[21]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(21),
      O => numA(21)
    );
\numA[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(21),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[21]\,
      O => \numA[21]_i_2__1_n_0\
    );
\numA[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(22),
      I1 => \numA[22]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[22]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(22),
      O => numA(22)
    );
\numA[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(22),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[22]\,
      O => \numA[22]_i_2__1_n_0\
    );
\numA[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(23),
      I1 => \numA[23]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[23]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(23),
      O => numA(23)
    );
\numA[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(23),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[23]\,
      O => \numA[23]_i_2__1_n_0\
    );
\numA[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(24),
      I1 => \numA[24]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[24]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(24),
      O => numA(24)
    );
\numA[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(24),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[24]\,
      O => \numA[24]_i_2__1_n_0\
    );
\numA[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(25),
      I1 => \numA[25]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[25]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(25),
      O => numA(25)
    );
\numA[25]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(25),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[25]\,
      O => \numA[25]_i_2__1_n_0\
    );
\numA[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(26),
      I1 => \numA[26]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[26]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(26),
      O => numA(26)
    );
\numA[26]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(26),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[26]\,
      O => \numA[26]_i_2__1_n_0\
    );
\numA[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(27),
      I1 => \numA[27]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[27]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(27),
      O => numA(27)
    );
\numA[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(27),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[27]\,
      O => \numA[27]_i_2__1_n_0\
    );
\numA[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(28),
      I1 => \numA[28]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[28]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(28),
      O => numA(28)
    );
\numA[28]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(28),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[28]\,
      O => \numA[28]_i_2__1_n_0\
    );
\numA[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(29),
      I1 => \numA[29]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[29]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(29),
      O => numA(29)
    );
\numA[29]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(29),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[29]\,
      O => \numA[29]_i_2__1_n_0\
    );
\numA[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(2),
      I1 => \numA[2]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[2]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(2),
      O => numA(2)
    );
\numA[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(2),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[2]\,
      O => \numA[2]_i_2__1_n_0\
    );
\numA[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(30),
      I1 => \numA[30]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[30]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(30),
      O => numA(30)
    );
\numA[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(30),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[30]\,
      O => \numA[30]_i_2__1_n_0\
    );
\numA[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFC000AA00C000"
    )
        port map (
      I0 => y1(31),
      I1 => \numA[31]_i_5__1_n_0\,
      I2 => y2(31),
      I3 => \numA[31]_i_6__1_n_0\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => \y0_reg_n_0_[31]\,
      O => numA(31)
    );
\numA[31]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"06F9"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      O => \numA[31]_i_5__1_n_0\
    );
\numA[31]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(1),
      I3 => state(2),
      O => \numA[31]_i_6__1_n_0\
    );
\numA[31]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      O => \numA[31]_i_7__1_n_0\
    );
\numA[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(3),
      I1 => \numA[3]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[3]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(3),
      O => numA(3)
    );
\numA[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(3),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[3]\,
      O => \numA[3]_i_2__1_n_0\
    );
\numA[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(4),
      I1 => \numA[4]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[4]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(4),
      O => numA(4)
    );
\numA[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(4),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[4]\,
      O => \numA[4]_i_2__1_n_0\
    );
\numA[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(5),
      I1 => \numA[5]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[5]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(5),
      O => numA(5)
    );
\numA[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(5),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[5]\,
      O => \numA[5]_i_2__1_n_0\
    );
\numA[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(6),
      I1 => \numA[6]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[6]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(6),
      O => numA(6)
    );
\numA[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(6),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[6]\,
      O => \numA[6]_i_2__1_n_0\
    );
\numA[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(7),
      I1 => \numA[7]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[7]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(7),
      O => numA(7)
    );
\numA[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(7),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[7]\,
      O => \numA[7]_i_2__1_n_0\
    );
\numA[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(8),
      I1 => \numA[8]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[8]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(8),
      O => numA(8)
    );
\numA[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(8),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[8]\,
      O => \numA[8]_i_2__1_n_0\
    );
\numA[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(9),
      I1 => \numA[9]_i_2__1_n_0\,
      I2 => \numA[31]_i_6__1_n_0\,
      I3 => \y0_reg_n_0_[9]\,
      I4 => \numA[31]_i_7__1_n_0\,
      I5 => x1(9),
      O => numA(9)
    );
\numA[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(9),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[9]\,
      O => \numA[9]_i_2__1_n_0\
    );
\numA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(0),
      Q => A(0),
      R => '0'
    );
\numA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(10),
      Q => A(10),
      R => '0'
    );
\numA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(11),
      Q => A(11),
      R => '0'
    );
\numA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(12),
      Q => A(12),
      R => '0'
    );
\numA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(13),
      Q => A(13),
      R => '0'
    );
\numA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(14),
      Q => A(14),
      R => '0'
    );
\numA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(15),
      Q => A(15),
      R => '0'
    );
\numA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(16),
      Q => A(16),
      R => '0'
    );
\numA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(17),
      Q => A(17),
      R => '0'
    );
\numA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(18),
      Q => A(18),
      R => '0'
    );
\numA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(19),
      Q => A(19),
      R => '0'
    );
\numA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(1),
      Q => A(1),
      R => '0'
    );
\numA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(20),
      Q => A(20),
      R => '0'
    );
\numA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(21),
      Q => A(21),
      R => '0'
    );
\numA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(22),
      Q => A(22),
      R => '0'
    );
\numA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(23),
      Q => A(23),
      R => '0'
    );
\numA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(24),
      Q => A(24),
      R => '0'
    );
\numA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(25),
      Q => A(25),
      R => '0'
    );
\numA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(26),
      Q => A(26),
      R => '0'
    );
\numA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(27),
      Q => A(27),
      R => '0'
    );
\numA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(28),
      Q => A(28),
      R => '0'
    );
\numA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(29),
      Q => A(29),
      R => '0'
    );
\numA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(2),
      Q => A(2),
      R => '0'
    );
\numA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(30),
      Q => A(30),
      R => '0'
    );
\numA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(31),
      Q => A(31),
      R => '0'
    );
\numA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(3),
      Q => A(3),
      R => '0'
    );
\numA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(4),
      Q => A(4),
      R => '0'
    );
\numA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(5),
      Q => A(5),
      R => '0'
    );
\numA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(6),
      Q => A(6),
      R => '0'
    );
\numA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(7),
      Q => A(7),
      R => '0'
    );
\numA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(8),
      Q => A(8),
      R => '0'
    );
\numA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(9),
      Q => A(9),
      R => '0'
    );
\numB_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_65,
      Q => B(0),
      S => FP_ADDER_n_0
    );
\numB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_59,
      Q => B(10),
      R => FP_ADDER_n_0
    );
\numB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_58,
      Q => B(11),
      R => FP_ADDER_n_0
    );
\numB_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_57,
      Q => B(12),
      S => FP_ADDER_n_0
    );
\numB_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_50,
      Q => B(13),
      S => FP_ADDER_n_0
    );
\numB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_56,
      Q => B(14),
      R => FP_ADDER_n_0
    );
\numB_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_35,
      Q => B(15),
      R => FP_ADDER_n_0
    );
\numB_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_55,
      Q => B(16),
      S => FP_ADDER_n_0
    );
\numB_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_54,
      Q => B(17),
      S => FP_ADDER_n_0
    );
\numB_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_49,
      Q => B(18),
      R => FP_ADDER_n_0
    );
\numB_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_48,
      Q => B(19),
      S => FP_ADDER_n_0
    );
\numB_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_1,
      Q => B(1),
      S => FP_ADDER_n_0
    );
\numB_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_47,
      Q => B(20),
      S => FP_ADDER_n_0
    );
\numB_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_46,
      Q => B(21),
      S => FP_ADDER_n_0
    );
\numB_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_45,
      Q => B(22),
      R => FP_ADDER_n_0
    );
\numB_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(23),
      Q => B(23),
      R => '0'
    );
\numB_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(24),
      Q => B(24),
      R => '0'
    );
\numB_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(25),
      Q => B(25),
      R => '0'
    );
\numB_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_41,
      Q => B(26),
      R => FP_ADDER_n_0
    );
\numB_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_40,
      Q => B(27),
      S => FP_ADDER_n_0
    );
\numB_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_39,
      Q => B(28),
      S => FP_ADDER_n_0
    );
\numB_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_38,
      Q => B(29),
      S => FP_ADDER_n_0
    );
\numB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_64,
      Q => B(2),
      R => FP_ADDER_n_0
    );
\numB_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_36,
      Q => B(30),
      R => FP_ADDER_n_0
    );
\numB_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_53,
      Q => B(31),
      R => FP_ADDER_n_0
    );
\numB_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_63,
      Q => B(3),
      S => FP_ADDER_n_0
    );
\numB_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_62,
      Q => B(4),
      S => FP_ADDER_n_0
    );
\numB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_61,
      Q => B(5),
      R => FP_ADDER_n_0
    );
\numB_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_52,
      Q => B(6),
      S => FP_ADDER_n_0
    );
\numB_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_60,
      Q => B(7),
      S => FP_ADDER_n_0
    );
\numB_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_51,
      Q => B(8),
      R => FP_ADDER_n_0
    );
\numB_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_34,
      Q => B(9),
      S => FP_ADDER_n_0
    );
\ready_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state(3),
      I1 => \ready_i_2__1_n_0\,
      I2 => \^control_i_3\,
      O => \ready_i_1__1_n_0\
    );
\ready_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200008002"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => control_i_1,
      O => \ready_i_2__1_n_0\
    );
ready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ready_i_1__1_n_0\,
      Q => \^control_i_3\,
      R => '0'
    );
\sample_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(0),
      Q => Q(0),
      R => '0'
    );
\sample_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(10),
      Q => Q(10),
      R => '0'
    );
\sample_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(11),
      Q => Q(11),
      R => '0'
    );
\sample_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(12),
      Q => Q(12),
      R => '0'
    );
\sample_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(13),
      Q => Q(13),
      R => '0'
    );
\sample_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(14),
      Q => Q(14),
      R => '0'
    );
\sample_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(15),
      Q => Q(15),
      R => '0'
    );
\sample_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(16),
      Q => Q(16),
      R => '0'
    );
\sample_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(17),
      Q => Q(17),
      R => '0'
    );
\sample_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(18),
      Q => Q(18),
      R => '0'
    );
\sample_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(19),
      Q => Q(19),
      R => '0'
    );
\sample_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(1),
      Q => Q(1),
      R => '0'
    );
\sample_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(20),
      Q => Q(20),
      R => '0'
    );
\sample_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(21),
      Q => Q(21),
      R => '0'
    );
\sample_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(22),
      Q => Q(22),
      R => '0'
    );
\sample_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(23),
      Q => Q(23),
      R => '0'
    );
\sample_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(24),
      Q => Q(24),
      R => '0'
    );
\sample_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(25),
      Q => Q(25),
      R => '0'
    );
\sample_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(26),
      Q => Q(26),
      R => '0'
    );
\sample_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(27),
      Q => Q(27),
      R => '0'
    );
\sample_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(28),
      Q => Q(28),
      R => '0'
    );
\sample_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(29),
      Q => Q(29),
      R => '0'
    );
\sample_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(2),
      Q => Q(2),
      R => '0'
    );
\sample_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(30),
      Q => Q(30),
      R => '0'
    );
\sample_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(31),
      Q => Q(31),
      R => '0'
    );
\sample_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(3),
      Q => Q(3),
      R => '0'
    );
\sample_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(4),
      Q => Q(4),
      R => '0'
    );
\sample_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(5),
      Q => Q(5),
      R => '0'
    );
\sample_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(6),
      Q => Q(6),
      R => '0'
    );
\sample_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(7),
      Q => Q(7),
      R => '0'
    );
\sample_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(8),
      Q => Q(8),
      R => '0'
    );
\sample_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(9),
      Q => Q(9),
      R => '0'
    );
\x0[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => control_i_1,
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => state(0),
      O => x0
    );
\x0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(0),
      Q => \x0_reg_n_0_[0]\
    );
\x0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(10),
      Q => \x0_reg_n_0_[10]\
    );
\x0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(11),
      Q => \x0_reg_n_0_[11]\
    );
\x0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(12),
      Q => \x0_reg_n_0_[12]\
    );
\x0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(13),
      Q => \x0_reg_n_0_[13]\
    );
\x0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(14),
      Q => \x0_reg_n_0_[14]\
    );
\x0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(15),
      Q => \x0_reg_n_0_[15]\
    );
\x0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(16),
      Q => \x0_reg_n_0_[16]\
    );
\x0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(17),
      Q => \x0_reg_n_0_[17]\
    );
\x0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(18),
      Q => \x0_reg_n_0_[18]\
    );
\x0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(19),
      Q => \x0_reg_n_0_[19]\
    );
\x0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(1),
      Q => \x0_reg_n_0_[1]\
    );
\x0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(20),
      Q => \x0_reg_n_0_[20]\
    );
\x0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(21),
      Q => \x0_reg_n_0_[21]\
    );
\x0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(22),
      Q => \x0_reg_n_0_[22]\
    );
\x0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(23),
      Q => \x0_reg_n_0_[23]\
    );
\x0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(24),
      Q => \x0_reg_n_0_[24]\
    );
\x0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(25),
      Q => \x0_reg_n_0_[25]\
    );
\x0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(26),
      Q => \x0_reg_n_0_[26]\
    );
\x0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(27),
      Q => \x0_reg_n_0_[27]\
    );
\x0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(28),
      Q => \x0_reg_n_0_[28]\
    );
\x0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(29),
      Q => \x0_reg_n_0_[29]\
    );
\x0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(2),
      Q => \x0_reg_n_0_[2]\
    );
\x0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(30),
      Q => \x0_reg_n_0_[30]\
    );
\x0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(3),
      Q => \x0_reg_n_0_[3]\
    );
\x0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(4),
      Q => \x0_reg_n_0_[4]\
    );
\x0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(5),
      Q => \x0_reg_n_0_[5]\
    );
\x0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(6),
      Q => \x0_reg_n_0_[6]\
    );
\x0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(7),
      Q => \x0_reg_n_0_[7]\
    );
\x0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(8),
      Q => \x0_reg_n_0_[8]\
    );
\x0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(9),
      Q => \x0_reg_n_0_[9]\
    );
\x1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[0]\,
      Q => x1(0)
    );
\x1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[10]\,
      Q => x1(10)
    );
\x1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[11]\,
      Q => x1(11)
    );
\x1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[12]\,
      Q => x1(12)
    );
\x1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[13]\,
      Q => x1(13)
    );
\x1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[14]\,
      Q => x1(14)
    );
\x1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[15]\,
      Q => x1(15)
    );
\x1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[16]\,
      Q => x1(16)
    );
\x1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[17]\,
      Q => x1(17)
    );
\x1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[18]\,
      Q => x1(18)
    );
\x1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[19]\,
      Q => x1(19)
    );
\x1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[1]\,
      Q => x1(1)
    );
\x1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[20]\,
      Q => x1(20)
    );
\x1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[21]\,
      Q => x1(21)
    );
\x1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[22]\,
      Q => x1(22)
    );
\x1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[23]\,
      Q => x1(23)
    );
\x1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[24]\,
      Q => x1(24)
    );
\x1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[25]\,
      Q => x1(25)
    );
\x1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[26]\,
      Q => x1(26)
    );
\x1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[27]\,
      Q => x1(27)
    );
\x1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[28]\,
      Q => x1(28)
    );
\x1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[29]\,
      Q => x1(29)
    );
\x1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[2]\,
      Q => x1(2)
    );
\x1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[30]\,
      Q => x1(30)
    );
\x1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[3]\,
      Q => x1(3)
    );
\x1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[4]\,
      Q => x1(4)
    );
\x1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[5]\,
      Q => x1(5)
    );
\x1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[6]\,
      Q => x1(6)
    );
\x1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[7]\,
      Q => x1(7)
    );
\x1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[8]\,
      Q => x1(8)
    );
\x1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[9]\,
      Q => x1(9)
    );
\y0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(0),
      Q => \y0_reg_n_0_[0]\
    );
\y0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(10),
      Q => \y0_reg_n_0_[10]\
    );
\y0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(11),
      Q => \y0_reg_n_0_[11]\
    );
\y0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(12),
      Q => \y0_reg_n_0_[12]\
    );
\y0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(13),
      Q => \y0_reg_n_0_[13]\
    );
\y0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(14),
      Q => \y0_reg_n_0_[14]\
    );
\y0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(15),
      Q => \y0_reg_n_0_[15]\
    );
\y0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(16),
      Q => \y0_reg_n_0_[16]\
    );
\y0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(17),
      Q => \y0_reg_n_0_[17]\
    );
\y0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(18),
      Q => \y0_reg_n_0_[18]\
    );
\y0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(19),
      Q => \y0_reg_n_0_[19]\
    );
\y0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(1),
      Q => \y0_reg_n_0_[1]\
    );
\y0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(20),
      Q => \y0_reg_n_0_[20]\
    );
\y0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(21),
      Q => \y0_reg_n_0_[21]\
    );
\y0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(22),
      Q => \y0_reg_n_0_[22]\
    );
\y0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(23),
      Q => \y0_reg_n_0_[23]\
    );
\y0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(24),
      Q => \y0_reg_n_0_[24]\
    );
\y0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(25),
      Q => \y0_reg_n_0_[25]\
    );
\y0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(26),
      Q => \y0_reg_n_0_[26]\
    );
\y0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(27),
      Q => \y0_reg_n_0_[27]\
    );
\y0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(28),
      Q => \y0_reg_n_0_[28]\
    );
\y0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(29),
      Q => \y0_reg_n_0_[29]\
    );
\y0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(2),
      Q => \y0_reg_n_0_[2]\
    );
\y0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(30),
      Q => \y0_reg_n_0_[30]\
    );
\y0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(31),
      Q => \y0_reg_n_0_[31]\
    );
\y0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(3),
      Q => \y0_reg_n_0_[3]\
    );
\y0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(4),
      Q => \y0_reg_n_0_[4]\
    );
\y0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(5),
      Q => \y0_reg_n_0_[5]\
    );
\y0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(6),
      Q => \y0_reg_n_0_[6]\
    );
\y0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(7),
      Q => \y0_reg_n_0_[7]\
    );
\y0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(8),
      Q => \y0_reg_n_0_[8]\
    );
\y0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_37,
      CLR => AR(0),
      D => y0(9),
      Q => \y0_reg_n_0_[9]\
    );
\y1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[0]\,
      Q => y1(0)
    );
\y1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[10]\,
      Q => y1(10)
    );
\y1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[11]\,
      Q => y1(11)
    );
\y1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[12]\,
      Q => y1(12)
    );
\y1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[13]\,
      Q => y1(13)
    );
\y1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[14]\,
      Q => y1(14)
    );
\y1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[15]\,
      Q => y1(15)
    );
\y1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[16]\,
      Q => y1(16)
    );
\y1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[17]\,
      Q => y1(17)
    );
\y1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[18]\,
      Q => y1(18)
    );
\y1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[19]\,
      Q => y1(19)
    );
\y1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[1]\,
      Q => y1(1)
    );
\y1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[20]\,
      Q => y1(20)
    );
\y1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[21]\,
      Q => y1(21)
    );
\y1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[22]\,
      Q => y1(22)
    );
\y1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[23]\,
      Q => y1(23)
    );
\y1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[24]\,
      Q => y1(24)
    );
\y1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[25]\,
      Q => y1(25)
    );
\y1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[26]\,
      Q => y1(26)
    );
\y1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[27]\,
      Q => y1(27)
    );
\y1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[28]\,
      Q => y1(28)
    );
\y1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[29]\,
      Q => y1(29)
    );
\y1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[2]\,
      Q => y1(2)
    );
\y1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[30]\,
      Q => y1(30)
    );
\y1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[31]\,
      Q => y1(31)
    );
\y1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[3]\,
      Q => y1(3)
    );
\y1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[4]\,
      Q => y1(4)
    );
\y1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[5]\,
      Q => y1(5)
    );
\y1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[6]\,
      Q => y1(6)
    );
\y1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[7]\,
      Q => y1(7)
    );
\y1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[8]\,
      Q => y1(8)
    );
\y1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[9]\,
      Q => y1(9)
    );
\y2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(0),
      Q => y2(0)
    );
\y2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(10),
      Q => y2(10)
    );
\y2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(11),
      Q => y2(11)
    );
\y2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(12),
      Q => y2(12)
    );
\y2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(13),
      Q => y2(13)
    );
\y2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(14),
      Q => y2(14)
    );
\y2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(15),
      Q => y2(15)
    );
\y2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(16),
      Q => y2(16)
    );
\y2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(17),
      Q => y2(17)
    );
\y2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(18),
      Q => y2(18)
    );
\y2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(19),
      Q => y2(19)
    );
\y2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(1),
      Q => y2(1)
    );
\y2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(20),
      Q => y2(20)
    );
\y2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(21),
      Q => y2(21)
    );
\y2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(22),
      Q => y2(22)
    );
\y2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(23),
      Q => y2(23)
    );
\y2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(24),
      Q => y2(24)
    );
\y2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(25),
      Q => y2(25)
    );
\y2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(26),
      Q => y2(26)
    );
\y2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(27),
      Q => y2(27)
    );
\y2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(28),
      Q => y2(28)
    );
\y2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(29),
      Q => y2(29)
    );
\y2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(2),
      Q => y2(2)
    );
\y2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(30),
      Q => y2(30)
    );
\y2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(31),
      Q => y2(31)
    );
\y2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(3),
      Q => y2(3)
    );
\y2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(4),
      Q => y2(4)
    );
\y2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(5),
      Q => y2(5)
    );
\y2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(6),
      Q => y2(6)
    );
\y2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(7),
      Q => y2(7)
    );
\y2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(8),
      Q => y2(8)
    );
\y2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(9),
      Q => y2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_biquad_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    control_i_4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    control_i_3 : in STD_LOGIC;
    go_del : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_biquad_2 : entity is "biquad";
end design_1_b_filter_0_1_biquad_2;

architecture STRUCTURE of design_1_b_filter_0_1_biquad_2 is
  signal A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal FP_ADDER_n_0 : STD_LOGIC;
  signal FP_ADDER_n_1 : STD_LOGIC;
  signal FP_ADDER_n_3 : STD_LOGIC;
  signal FP_ADDER_n_4 : STD_LOGIC;
  signal FP_ADDER_n_5 : STD_LOGIC;
  signal FP_ADDER_n_70 : STD_LOGIC;
  signal FP_MULTPLIER_n_1 : STD_LOGIC;
  signal FP_MULTPLIER_n_34 : STD_LOGIC;
  signal FP_MULTPLIER_n_35 : STD_LOGIC;
  signal FP_MULTPLIER_n_36 : STD_LOGIC;
  signal FP_MULTPLIER_n_37 : STD_LOGIC;
  signal FP_MULTPLIER_n_38 : STD_LOGIC;
  signal FP_MULTPLIER_n_39 : STD_LOGIC;
  signal FP_MULTPLIER_n_40 : STD_LOGIC;
  signal FP_MULTPLIER_n_41 : STD_LOGIC;
  signal FP_MULTPLIER_n_42 : STD_LOGIC;
  signal FP_MULTPLIER_n_43 : STD_LOGIC;
  signal FP_MULTPLIER_n_44 : STD_LOGIC;
  signal FP_MULTPLIER_n_45 : STD_LOGIC;
  signal FP_MULTPLIER_n_46 : STD_LOGIC;
  signal FP_MULTPLIER_n_47 : STD_LOGIC;
  signal FP_MULTPLIER_n_48 : STD_LOGIC;
  signal FP_MULTPLIER_n_49 : STD_LOGIC;
  signal FP_MULTPLIER_n_50 : STD_LOGIC;
  signal FP_MULTPLIER_n_53 : STD_LOGIC;
  signal FP_MULTPLIER_n_54 : STD_LOGIC;
  signal FP_MULTPLIER_n_55 : STD_LOGIC;
  signal FP_MULTPLIER_n_56 : STD_LOGIC;
  signal FP_MULTPLIER_n_57 : STD_LOGIC;
  signal FP_MULTPLIER_n_58 : STD_LOGIC;
  signal FP_MULTPLIER_n_59 : STD_LOGIC;
  signal FP_MULTPLIER_n_60 : STD_LOGIC;
  signal FP_MULTPLIER_n_61 : STD_LOGIC;
  signal FP_MULTPLIER_n_62 : STD_LOGIC;
  signal FP_MULTPLIER_n_63 : STD_LOGIC;
  signal FP_MULTPLIER_n_64 : STD_LOGIC;
  signal FP_MULTPLIER_n_65 : STD_LOGIC;
  signal FP_MULTPLIER_n_66 : STD_LOGIC;
  signal FP_MULTPLIER_n_67 : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal add_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^control_i_4\ : STD_LOGIC;
  signal done_add : STD_LOGIC;
  signal done_mul : STD_LOGIC;
  signal go : STD_LOGIC;
  signal go_add_reg_n_0 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal numA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \numA[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \numA[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \numA[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \numA[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \numA[9]_i_2__2_n_0\ : STD_LOGIC;
  signal numB : STD_LOGIC_VECTOR ( 24 downto 23 );
  signal \ready_i_1__2_n_0\ : STD_LOGIC;
  signal \ready_i_2__2_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal x0 : STD_LOGIC;
  signal \x0_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0_reg_n_0_[10]\ : STD_LOGIC;
  signal \x0_reg_n_0_[11]\ : STD_LOGIC;
  signal \x0_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0_reg_n_0_[15]\ : STD_LOGIC;
  signal \x0_reg_n_0_[16]\ : STD_LOGIC;
  signal \x0_reg_n_0_[17]\ : STD_LOGIC;
  signal \x0_reg_n_0_[18]\ : STD_LOGIC;
  signal \x0_reg_n_0_[19]\ : STD_LOGIC;
  signal \x0_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0_reg_n_0_[20]\ : STD_LOGIC;
  signal \x0_reg_n_0_[21]\ : STD_LOGIC;
  signal \x0_reg_n_0_[22]\ : STD_LOGIC;
  signal \x0_reg_n_0_[23]\ : STD_LOGIC;
  signal \x0_reg_n_0_[24]\ : STD_LOGIC;
  signal \x0_reg_n_0_[25]\ : STD_LOGIC;
  signal \x0_reg_n_0_[26]\ : STD_LOGIC;
  signal \x0_reg_n_0_[27]\ : STD_LOGIC;
  signal \x0_reg_n_0_[28]\ : STD_LOGIC;
  signal \x0_reg_n_0_[29]\ : STD_LOGIC;
  signal \x0_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0_reg_n_0_[30]\ : STD_LOGIC;
  signal \x0_reg_n_0_[31]\ : STD_LOGIC;
  signal \x0_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0_reg_n_0_[9]\ : STD_LOGIC;
  signal x1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y0_reg_n_0_[0]\ : STD_LOGIC;
  signal \y0_reg_n_0_[10]\ : STD_LOGIC;
  signal \y0_reg_n_0_[11]\ : STD_LOGIC;
  signal \y0_reg_n_0_[12]\ : STD_LOGIC;
  signal \y0_reg_n_0_[13]\ : STD_LOGIC;
  signal \y0_reg_n_0_[14]\ : STD_LOGIC;
  signal \y0_reg_n_0_[15]\ : STD_LOGIC;
  signal \y0_reg_n_0_[16]\ : STD_LOGIC;
  signal \y0_reg_n_0_[17]\ : STD_LOGIC;
  signal \y0_reg_n_0_[18]\ : STD_LOGIC;
  signal \y0_reg_n_0_[19]\ : STD_LOGIC;
  signal \y0_reg_n_0_[1]\ : STD_LOGIC;
  signal \y0_reg_n_0_[20]\ : STD_LOGIC;
  signal \y0_reg_n_0_[21]\ : STD_LOGIC;
  signal \y0_reg_n_0_[22]\ : STD_LOGIC;
  signal \y0_reg_n_0_[23]\ : STD_LOGIC;
  signal \y0_reg_n_0_[24]\ : STD_LOGIC;
  signal \y0_reg_n_0_[25]\ : STD_LOGIC;
  signal \y0_reg_n_0_[26]\ : STD_LOGIC;
  signal \y0_reg_n_0_[27]\ : STD_LOGIC;
  signal \y0_reg_n_0_[28]\ : STD_LOGIC;
  signal \y0_reg_n_0_[29]\ : STD_LOGIC;
  signal \y0_reg_n_0_[2]\ : STD_LOGIC;
  signal \y0_reg_n_0_[30]\ : STD_LOGIC;
  signal \y0_reg_n_0_[31]\ : STD_LOGIC;
  signal \y0_reg_n_0_[3]\ : STD_LOGIC;
  signal \y0_reg_n_0_[4]\ : STD_LOGIC;
  signal \y0_reg_n_0_[5]\ : STD_LOGIC;
  signal \y0_reg_n_0_[6]\ : STD_LOGIC;
  signal \y0_reg_n_0_[7]\ : STD_LOGIC;
  signal \y0_reg_n_0_[8]\ : STD_LOGIC;
  signal \y0_reg_n_0_[9]\ : STD_LOGIC;
  signal y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[3]\ : label is "yes";
begin
  control_i_4 <= \^control_i_4\;
\B_int[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^control_i_4\,
      I1 => go_del,
      O => E(0)
    );
FP_ADDER: entity work.design_1_b_filter_0_1_FPP_ADD_SUB_3
     port map (
      D(31 downto 0) => y0(31 downto 0),
      E(0) => FP_ADDER_n_3,
      \FSM_sequential_state_reg[0]\(0) => FP_ADDER_n_4,
      Q(31 downto 0) => A(31 downto 0),
      control_i_3 => control_i_3,
      done => done_add,
      done_mul => done_mul,
      done_reg_0 => FP_MULTPLIER_n_66,
      go => go,
      go_add_reg => FP_ADDER_n_5,
      go_add_reg_0 => go_add_reg_n_0,
      go_mul_reg => FP_ADDER_n_70,
      mul_result(31 downto 0) => mul_result(31 downto 0),
      \numB_reg[1]\ => FP_ADDER_n_0,
      \numB_reg[1]_0\ => FP_ADDER_n_1,
      \numB_reg[31]\(31 downto 0) => B(31 downto 0),
      \out\(3 downto 0) => state(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \sample_out_reg[31]\(31 downto 0) => add_result(31 downto 0)
    );
FP_MULTPLIER: entity work.design_1_b_filter_0_1_FPP_MULT
     port map (
      AR(0) => AR(0),
      D(1 downto 0) => numB(24 downto 23),
      E(0) => FP_MULTPLIER_n_40,
      \FSM_sequential_state_reg[3]\ => FP_ADDER_n_5,
      Q(31 downto 0) => A(31 downto 0),
      control_i_3 => control_i_3,
      done => done_add,
      done_mul => done_mul,
      go => go,
      go_add_reg => FP_MULTPLIER_n_67,
      go_add_reg_0 => go_add_reg_n_0,
      go_mul_reg => FP_MULTPLIER_n_66,
      mul_result(31 downto 0) => mul_result(31 downto 0),
      \numB_reg[0]\ => FP_MULTPLIER_n_36,
      \numB_reg[10]\ => FP_MULTPLIER_n_35,
      \numB_reg[11]\ => FP_MULTPLIER_n_60,
      \numB_reg[12]\ => FP_MULTPLIER_n_45,
      \numB_reg[13]\ => FP_MULTPLIER_n_39,
      \numB_reg[14]\ => FP_MULTPLIER_n_59,
      \numB_reg[15]\ => FP_MULTPLIER_n_58,
      \numB_reg[16]\ => FP_MULTPLIER_n_57,
      \numB_reg[17]\ => FP_MULTPLIER_n_38,
      \numB_reg[18]\ => FP_MULTPLIER_n_56,
      \numB_reg[19]\ => FP_MULTPLIER_n_44,
      \numB_reg[1]\ => FP_MULTPLIER_n_65,
      \numB_reg[20]\ => FP_MULTPLIER_n_43,
      \numB_reg[21]\ => FP_MULTPLIER_n_42,
      \numB_reg[22]\ => FP_MULTPLIER_n_41,
      \numB_reg[25]\ => FP_MULTPLIER_n_53,
      \numB_reg[26]\ => FP_MULTPLIER_n_54,
      \numB_reg[27]\ => FP_MULTPLIER_n_48,
      \numB_reg[28]\ => FP_MULTPLIER_n_49,
      \numB_reg[29]\ => FP_MULTPLIER_n_50,
      \numB_reg[2]\ => FP_MULTPLIER_n_47,
      \numB_reg[30]\ => FP_MULTPLIER_n_1,
      \numB_reg[31]\ => FP_MULTPLIER_n_55,
      \numB_reg[31]_0\(31 downto 0) => B(31 downto 0),
      \numB_reg[3]\ => FP_MULTPLIER_n_64,
      \numB_reg[4]\ => FP_MULTPLIER_n_37,
      \numB_reg[5]\ => FP_MULTPLIER_n_46,
      \numB_reg[6]\ => FP_MULTPLIER_n_63,
      \numB_reg[7]\ => FP_MULTPLIER_n_62,
      \numB_reg[8]\ => FP_MULTPLIER_n_34,
      \numB_reg[9]\ => FP_MULTPLIER_n_61,
      \out\(3 downto 0) => state(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(0),
      O => \FSM_sequential_state[0]_i_1__2_n_0\
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \FSM_sequential_state[1]_i_1__2_n_0\
    );
\FSM_sequential_state[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08007878"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => control_i_3,
      I4 => state(3),
      O => \FSM_sequential_state[2]_i_1__2_n_0\
    );
\FSM_sequential_state[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"64442444"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => control_i_3,
      O => \FSM_sequential_state[3]_i_2__2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[0]_i_1__2_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[1]_i_1__2_n_0\,
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[2]_i_1__2_n_0\,
      Q => state(2)
    );
\FSM_sequential_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_4,
      CLR => AR(0),
      D => \FSM_sequential_state[3]_i_2__2_n_0\,
      Q => state(3)
    );
go_add_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => FP_MULTPLIER_n_67,
      Q => go_add_reg_n_0
    );
go_mul_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => FP_ADDER_n_70,
      Q => go
    );
\numA[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(0),
      I1 => \numA[0]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[0]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(0),
      O => numA(0)
    );
\numA[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(0),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[0]\,
      O => \numA[0]_i_2__2_n_0\
    );
\numA[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(10),
      I1 => \numA[10]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[10]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(10),
      O => numA(10)
    );
\numA[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(10),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[10]\,
      O => \numA[10]_i_2__2_n_0\
    );
\numA[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(11),
      I1 => \numA[11]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[11]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(11),
      O => numA(11)
    );
\numA[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(11),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[11]\,
      O => \numA[11]_i_2__2_n_0\
    );
\numA[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(12),
      I1 => \numA[12]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[12]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(12),
      O => numA(12)
    );
\numA[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(12),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[12]\,
      O => \numA[12]_i_2__2_n_0\
    );
\numA[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(13),
      I1 => \numA[13]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[13]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(13),
      O => numA(13)
    );
\numA[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(13),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[13]\,
      O => \numA[13]_i_2__2_n_0\
    );
\numA[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(14),
      I1 => \numA[14]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[14]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(14),
      O => numA(14)
    );
\numA[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(14),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[14]\,
      O => \numA[14]_i_2__2_n_0\
    );
\numA[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(15),
      I1 => \numA[15]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[15]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(15),
      O => numA(15)
    );
\numA[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(15),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[15]\,
      O => \numA[15]_i_2__2_n_0\
    );
\numA[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(16),
      I1 => \numA[16]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[16]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(16),
      O => numA(16)
    );
\numA[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(16),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[16]\,
      O => \numA[16]_i_2__2_n_0\
    );
\numA[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(17),
      I1 => \numA[17]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[17]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(17),
      O => numA(17)
    );
\numA[17]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(17),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[17]\,
      O => \numA[17]_i_2__2_n_0\
    );
\numA[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(18),
      I1 => \numA[18]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[18]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(18),
      O => numA(18)
    );
\numA[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(18),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[18]\,
      O => \numA[18]_i_2__2_n_0\
    );
\numA[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(19),
      I1 => \numA[19]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[19]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(19),
      O => numA(19)
    );
\numA[19]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(19),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[19]\,
      O => \numA[19]_i_2__2_n_0\
    );
\numA[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(1),
      I1 => \numA[1]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[1]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(1),
      O => numA(1)
    );
\numA[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[1]\,
      O => \numA[1]_i_2__2_n_0\
    );
\numA[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(20),
      I1 => \numA[20]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[20]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(20),
      O => numA(20)
    );
\numA[20]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(20),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[20]\,
      O => \numA[20]_i_2__2_n_0\
    );
\numA[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(21),
      I1 => \numA[21]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[21]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(21),
      O => numA(21)
    );
\numA[21]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(21),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[21]\,
      O => \numA[21]_i_2__2_n_0\
    );
\numA[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(22),
      I1 => \numA[22]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[22]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(22),
      O => numA(22)
    );
\numA[22]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(22),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[22]\,
      O => \numA[22]_i_2__2_n_0\
    );
\numA[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(23),
      I1 => \numA[23]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[23]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(23),
      O => numA(23)
    );
\numA[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(23),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[23]\,
      O => \numA[23]_i_2__2_n_0\
    );
\numA[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(24),
      I1 => \numA[24]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[24]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(24),
      O => numA(24)
    );
\numA[24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(24),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[24]\,
      O => \numA[24]_i_2__2_n_0\
    );
\numA[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(25),
      I1 => \numA[25]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[25]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(25),
      O => numA(25)
    );
\numA[25]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(25),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[25]\,
      O => \numA[25]_i_2__2_n_0\
    );
\numA[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(26),
      I1 => \numA[26]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[26]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(26),
      O => numA(26)
    );
\numA[26]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(26),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[26]\,
      O => \numA[26]_i_2__2_n_0\
    );
\numA[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(27),
      I1 => \numA[27]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[27]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(27),
      O => numA(27)
    );
\numA[27]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(27),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[27]\,
      O => \numA[27]_i_2__2_n_0\
    );
\numA[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(28),
      I1 => \numA[28]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[28]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(28),
      O => numA(28)
    );
\numA[28]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(28),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[28]\,
      O => \numA[28]_i_2__2_n_0\
    );
\numA[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(29),
      I1 => \numA[29]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[29]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(29),
      O => numA(29)
    );
\numA[29]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(29),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[29]\,
      O => \numA[29]_i_2__2_n_0\
    );
\numA[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(2),
      I1 => \numA[2]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[2]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(2),
      O => numA(2)
    );
\numA[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(2),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[2]\,
      O => \numA[2]_i_2__2_n_0\
    );
\numA[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(30),
      I1 => \numA[30]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[30]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(30),
      O => numA(30)
    );
\numA[30]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(30),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[30]\,
      O => \numA[30]_i_2__2_n_0\
    );
\numA[31]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(31),
      I1 => \numA[31]_i_5__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[31]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(31),
      O => numA(31)
    );
\numA[31]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(31),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[31]\,
      O => \numA[31]_i_5__2_n_0\
    );
\numA[31]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(1),
      I3 => state(2),
      O => \numA[31]_i_6__2_n_0\
    );
\numA[31]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      O => \numA[31]_i_7__2_n_0\
    );
\numA[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(3),
      I1 => \numA[3]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[3]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(3),
      O => numA(3)
    );
\numA[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(3),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[3]\,
      O => \numA[3]_i_2__2_n_0\
    );
\numA[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(4),
      I1 => \numA[4]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[4]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(4),
      O => numA(4)
    );
\numA[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(4),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[4]\,
      O => \numA[4]_i_2__2_n_0\
    );
\numA[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(5),
      I1 => \numA[5]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[5]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(5),
      O => numA(5)
    );
\numA[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(5),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[5]\,
      O => \numA[5]_i_2__2_n_0\
    );
\numA[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(6),
      I1 => \numA[6]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[6]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(6),
      O => numA(6)
    );
\numA[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(6),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[6]\,
      O => \numA[6]_i_2__2_n_0\
    );
\numA[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(7),
      I1 => \numA[7]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[7]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(7),
      O => numA(7)
    );
\numA[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(7),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[7]\,
      O => \numA[7]_i_2__2_n_0\
    );
\numA[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(8),
      I1 => \numA[8]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[8]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(8),
      O => numA(8)
    );
\numA[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(8),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[8]\,
      O => \numA[8]_i_2__2_n_0\
    );
\numA[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => y1(9),
      I1 => \numA[9]_i_2__2_n_0\,
      I2 => \numA[31]_i_6__2_n_0\,
      I3 => \y0_reg_n_0_[9]\,
      I4 => \numA[31]_i_7__2_n_0\,
      I5 => x1(9),
      O => numA(9)
    );
\numA[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAABE0028AA82"
    )
        port map (
      I0 => y2(9),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      I5 => \x0_reg_n_0_[9]\,
      O => \numA[9]_i_2__2_n_0\
    );
\numA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(0),
      Q => A(0),
      R => '0'
    );
\numA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(10),
      Q => A(10),
      R => '0'
    );
\numA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(11),
      Q => A(11),
      R => '0'
    );
\numA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(12),
      Q => A(12),
      R => '0'
    );
\numA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(13),
      Q => A(13),
      R => '0'
    );
\numA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(14),
      Q => A(14),
      R => '0'
    );
\numA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(15),
      Q => A(15),
      R => '0'
    );
\numA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(16),
      Q => A(16),
      R => '0'
    );
\numA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(17),
      Q => A(17),
      R => '0'
    );
\numA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(18),
      Q => A(18),
      R => '0'
    );
\numA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(19),
      Q => A(19),
      R => '0'
    );
\numA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(1),
      Q => A(1),
      R => '0'
    );
\numA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(20),
      Q => A(20),
      R => '0'
    );
\numA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(21),
      Q => A(21),
      R => '0'
    );
\numA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(22),
      Q => A(22),
      R => '0'
    );
\numA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(23),
      Q => A(23),
      R => '0'
    );
\numA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(24),
      Q => A(24),
      R => '0'
    );
\numA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(25),
      Q => A(25),
      R => '0'
    );
\numA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(26),
      Q => A(26),
      R => '0'
    );
\numA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(27),
      Q => A(27),
      R => '0'
    );
\numA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(28),
      Q => A(28),
      R => '0'
    );
\numA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(29),
      Q => A(29),
      R => '0'
    );
\numA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(2),
      Q => A(2),
      R => '0'
    );
\numA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(30),
      Q => A(30),
      R => '0'
    );
\numA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(31),
      Q => A(31),
      R => '0'
    );
\numA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(3),
      Q => A(3),
      R => '0'
    );
\numA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(4),
      Q => A(4),
      R => '0'
    );
\numA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(5),
      Q => A(5),
      R => '0'
    );
\numA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(6),
      Q => A(6),
      R => '0'
    );
\numA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(7),
      Q => A(7),
      R => '0'
    );
\numA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(8),
      Q => A(8),
      R => '0'
    );
\numA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numA(9),
      Q => A(9),
      R => '0'
    );
\numB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_36,
      Q => B(0),
      R => FP_ADDER_n_0
    );
\numB_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_35,
      Q => B(10),
      R => FP_ADDER_n_0
    );
\numB_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_60,
      Q => B(11),
      R => FP_ADDER_n_0
    );
\numB_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_45,
      Q => B(12),
      R => FP_ADDER_n_0
    );
\numB_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_39,
      Q => B(13),
      R => FP_ADDER_n_0
    );
\numB_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_59,
      Q => B(14),
      R => FP_ADDER_n_0
    );
\numB_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_58,
      Q => B(15),
      S => FP_ADDER_n_0
    );
\numB_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_57,
      Q => B(16),
      R => FP_ADDER_n_0
    );
\numB_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_38,
      Q => B(17),
      S => FP_ADDER_n_0
    );
\numB_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_56,
      Q => B(18),
      R => FP_ADDER_n_0
    );
\numB_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_44,
      Q => B(19),
      R => FP_ADDER_n_0
    );
\numB_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_65,
      Q => B(1),
      S => FP_ADDER_n_0
    );
\numB_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_43,
      Q => B(20),
      S => FP_ADDER_n_0
    );
\numB_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_42,
      Q => B(21),
      R => FP_ADDER_n_0
    );
\numB_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_41,
      Q => B(22),
      S => FP_ADDER_n_0
    );
\numB_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(23),
      Q => B(23),
      R => '0'
    );
\numB_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => numB(24),
      Q => B(24),
      R => '0'
    );
\numB_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_53,
      Q => B(25),
      R => FP_ADDER_n_0
    );
\numB_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_54,
      Q => B(26),
      R => FP_ADDER_n_0
    );
\numB_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_48,
      Q => B(27),
      S => FP_ADDER_n_0
    );
\numB_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_49,
      Q => B(28),
      S => FP_ADDER_n_0
    );
\numB_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_50,
      Q => B(29),
      S => FP_ADDER_n_0
    );
\numB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_47,
      Q => B(2),
      R => FP_ADDER_n_0
    );
\numB_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_1,
      Q => B(30),
      R => FP_ADDER_n_0
    );
\numB_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_55,
      Q => B(31),
      R => FP_ADDER_n_0
    );
\numB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_64,
      Q => B(3),
      R => FP_ADDER_n_0
    );
\numB_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_37,
      Q => B(4),
      R => FP_ADDER_n_0
    );
\numB_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_46,
      Q => B(5),
      R => FP_ADDER_n_0
    );
\numB_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_63,
      Q => B(6),
      S => FP_ADDER_n_0
    );
\numB_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_62,
      Q => B(7),
      R => FP_ADDER_n_0
    );
\numB_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_34,
      Q => B(8),
      R => FP_ADDER_n_0
    );
\numB_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_1,
      D => FP_MULTPLIER_n_61,
      Q => B(9),
      S => FP_ADDER_n_0
    );
\ready_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => state(3),
      I1 => \ready_i_2__2_n_0\,
      I2 => \^control_i_4\,
      O => \ready_i_1__2_n_0\
    );
\ready_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200008002"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => control_i_3,
      O => \ready_i_2__2_n_0\
    );
ready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ready_i_1__2_n_0\,
      Q => \^control_i_4\,
      R => '0'
    );
\sample_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(0),
      Q => Q(0),
      R => '0'
    );
\sample_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(10),
      Q => Q(10),
      R => '0'
    );
\sample_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(11),
      Q => Q(11),
      R => '0'
    );
\sample_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(12),
      Q => Q(12),
      R => '0'
    );
\sample_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(13),
      Q => Q(13),
      R => '0'
    );
\sample_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(14),
      Q => Q(14),
      R => '0'
    );
\sample_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(15),
      Q => Q(15),
      R => '0'
    );
\sample_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(16),
      Q => Q(16),
      R => '0'
    );
\sample_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(17),
      Q => Q(17),
      R => '0'
    );
\sample_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(18),
      Q => Q(18),
      R => '0'
    );
\sample_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(19),
      Q => Q(19),
      R => '0'
    );
\sample_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(1),
      Q => Q(1),
      R => '0'
    );
\sample_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(20),
      Q => Q(20),
      R => '0'
    );
\sample_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(21),
      Q => Q(21),
      R => '0'
    );
\sample_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(22),
      Q => Q(22),
      R => '0'
    );
\sample_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(23),
      Q => Q(23),
      R => '0'
    );
\sample_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(24),
      Q => Q(24),
      R => '0'
    );
\sample_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(25),
      Q => Q(25),
      R => '0'
    );
\sample_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(26),
      Q => Q(26),
      R => '0'
    );
\sample_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(27),
      Q => Q(27),
      R => '0'
    );
\sample_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(28),
      Q => Q(28),
      R => '0'
    );
\sample_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(29),
      Q => Q(29),
      R => '0'
    );
\sample_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(2),
      Q => Q(2),
      R => '0'
    );
\sample_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(30),
      Q => Q(30),
      R => '0'
    );
\sample_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(31),
      Q => Q(31),
      R => '0'
    );
\sample_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(3),
      Q => Q(3),
      R => '0'
    );
\sample_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(4),
      Q => Q(4),
      R => '0'
    );
\sample_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(5),
      Q => Q(5),
      R => '0'
    );
\sample_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(6),
      Q => Q(6),
      R => '0'
    );
\sample_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(7),
      Q => Q(7),
      R => '0'
    );
\sample_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(8),
      Q => Q(8),
      R => '0'
    );
\sample_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FP_ADDER_n_3,
      D => add_result(9),
      Q => Q(9),
      R => '0'
    );
\x0[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => control_i_3,
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => state(0),
      O => x0
    );
\x0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(0),
      Q => \x0_reg_n_0_[0]\
    );
\x0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(10),
      Q => \x0_reg_n_0_[10]\
    );
\x0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(11),
      Q => \x0_reg_n_0_[11]\
    );
\x0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(12),
      Q => \x0_reg_n_0_[12]\
    );
\x0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(13),
      Q => \x0_reg_n_0_[13]\
    );
\x0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(14),
      Q => \x0_reg_n_0_[14]\
    );
\x0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(15),
      Q => \x0_reg_n_0_[15]\
    );
\x0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(16),
      Q => \x0_reg_n_0_[16]\
    );
\x0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(17),
      Q => \x0_reg_n_0_[17]\
    );
\x0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(18),
      Q => \x0_reg_n_0_[18]\
    );
\x0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(19),
      Q => \x0_reg_n_0_[19]\
    );
\x0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(1),
      Q => \x0_reg_n_0_[1]\
    );
\x0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(20),
      Q => \x0_reg_n_0_[20]\
    );
\x0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(21),
      Q => \x0_reg_n_0_[21]\
    );
\x0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(22),
      Q => \x0_reg_n_0_[22]\
    );
\x0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(23),
      Q => \x0_reg_n_0_[23]\
    );
\x0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(24),
      Q => \x0_reg_n_0_[24]\
    );
\x0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(25),
      Q => \x0_reg_n_0_[25]\
    );
\x0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(26),
      Q => \x0_reg_n_0_[26]\
    );
\x0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(27),
      Q => \x0_reg_n_0_[27]\
    );
\x0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(28),
      Q => \x0_reg_n_0_[28]\
    );
\x0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(29),
      Q => \x0_reg_n_0_[29]\
    );
\x0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(2),
      Q => \x0_reg_n_0_[2]\
    );
\x0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(30),
      Q => \x0_reg_n_0_[30]\
    );
\x0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(31),
      Q => \x0_reg_n_0_[31]\
    );
\x0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(3),
      Q => \x0_reg_n_0_[3]\
    );
\x0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(4),
      Q => \x0_reg_n_0_[4]\
    );
\x0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(5),
      Q => \x0_reg_n_0_[5]\
    );
\x0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(6),
      Q => \x0_reg_n_0_[6]\
    );
\x0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(7),
      Q => \x0_reg_n_0_[7]\
    );
\x0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(8),
      Q => \x0_reg_n_0_[8]\
    );
\x0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => D(9),
      Q => \x0_reg_n_0_[9]\
    );
\x1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[0]\,
      Q => x1(0)
    );
\x1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[10]\,
      Q => x1(10)
    );
\x1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[11]\,
      Q => x1(11)
    );
\x1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[12]\,
      Q => x1(12)
    );
\x1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[13]\,
      Q => x1(13)
    );
\x1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[14]\,
      Q => x1(14)
    );
\x1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[15]\,
      Q => x1(15)
    );
\x1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[16]\,
      Q => x1(16)
    );
\x1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[17]\,
      Q => x1(17)
    );
\x1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[18]\,
      Q => x1(18)
    );
\x1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[19]\,
      Q => x1(19)
    );
\x1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[1]\,
      Q => x1(1)
    );
\x1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[20]\,
      Q => x1(20)
    );
\x1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[21]\,
      Q => x1(21)
    );
\x1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[22]\,
      Q => x1(22)
    );
\x1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[23]\,
      Q => x1(23)
    );
\x1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[24]\,
      Q => x1(24)
    );
\x1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[25]\,
      Q => x1(25)
    );
\x1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[26]\,
      Q => x1(26)
    );
\x1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[27]\,
      Q => x1(27)
    );
\x1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[28]\,
      Q => x1(28)
    );
\x1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[29]\,
      Q => x1(29)
    );
\x1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[2]\,
      Q => x1(2)
    );
\x1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[30]\,
      Q => x1(30)
    );
\x1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[31]\,
      Q => x1(31)
    );
\x1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[3]\,
      Q => x1(3)
    );
\x1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[4]\,
      Q => x1(4)
    );
\x1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[5]\,
      Q => x1(5)
    );
\x1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[6]\,
      Q => x1(6)
    );
\x1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[7]\,
      Q => x1(7)
    );
\x1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[8]\,
      Q => x1(8)
    );
\x1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \x0_reg_n_0_[9]\,
      Q => x1(9)
    );
\y0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(0),
      Q => \y0_reg_n_0_[0]\
    );
\y0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(10),
      Q => \y0_reg_n_0_[10]\
    );
\y0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(11),
      Q => \y0_reg_n_0_[11]\
    );
\y0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(12),
      Q => \y0_reg_n_0_[12]\
    );
\y0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(13),
      Q => \y0_reg_n_0_[13]\
    );
\y0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(14),
      Q => \y0_reg_n_0_[14]\
    );
\y0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(15),
      Q => \y0_reg_n_0_[15]\
    );
\y0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(16),
      Q => \y0_reg_n_0_[16]\
    );
\y0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(17),
      Q => \y0_reg_n_0_[17]\
    );
\y0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(18),
      Q => \y0_reg_n_0_[18]\
    );
\y0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(19),
      Q => \y0_reg_n_0_[19]\
    );
\y0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(1),
      Q => \y0_reg_n_0_[1]\
    );
\y0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(20),
      Q => \y0_reg_n_0_[20]\
    );
\y0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(21),
      Q => \y0_reg_n_0_[21]\
    );
\y0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(22),
      Q => \y0_reg_n_0_[22]\
    );
\y0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(23),
      Q => \y0_reg_n_0_[23]\
    );
\y0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(24),
      Q => \y0_reg_n_0_[24]\
    );
\y0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(25),
      Q => \y0_reg_n_0_[25]\
    );
\y0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(26),
      Q => \y0_reg_n_0_[26]\
    );
\y0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(27),
      Q => \y0_reg_n_0_[27]\
    );
\y0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(28),
      Q => \y0_reg_n_0_[28]\
    );
\y0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(29),
      Q => \y0_reg_n_0_[29]\
    );
\y0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(2),
      Q => \y0_reg_n_0_[2]\
    );
\y0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(30),
      Q => \y0_reg_n_0_[30]\
    );
\y0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(31),
      Q => \y0_reg_n_0_[31]\
    );
\y0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(3),
      Q => \y0_reg_n_0_[3]\
    );
\y0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(4),
      Q => \y0_reg_n_0_[4]\
    );
\y0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(5),
      Q => \y0_reg_n_0_[5]\
    );
\y0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(6),
      Q => \y0_reg_n_0_[6]\
    );
\y0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(7),
      Q => \y0_reg_n_0_[7]\
    );
\y0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(8),
      Q => \y0_reg_n_0_[8]\
    );
\y0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => FP_MULTPLIER_n_40,
      CLR => AR(0),
      D => y0(9),
      Q => \y0_reg_n_0_[9]\
    );
\y1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[0]\,
      Q => y1(0)
    );
\y1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[10]\,
      Q => y1(10)
    );
\y1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[11]\,
      Q => y1(11)
    );
\y1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[12]\,
      Q => y1(12)
    );
\y1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[13]\,
      Q => y1(13)
    );
\y1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[14]\,
      Q => y1(14)
    );
\y1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[15]\,
      Q => y1(15)
    );
\y1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[16]\,
      Q => y1(16)
    );
\y1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[17]\,
      Q => y1(17)
    );
\y1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[18]\,
      Q => y1(18)
    );
\y1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[19]\,
      Q => y1(19)
    );
\y1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[1]\,
      Q => y1(1)
    );
\y1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[20]\,
      Q => y1(20)
    );
\y1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[21]\,
      Q => y1(21)
    );
\y1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[22]\,
      Q => y1(22)
    );
\y1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[23]\,
      Q => y1(23)
    );
\y1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[24]\,
      Q => y1(24)
    );
\y1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[25]\,
      Q => y1(25)
    );
\y1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[26]\,
      Q => y1(26)
    );
\y1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[27]\,
      Q => y1(27)
    );
\y1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[28]\,
      Q => y1(28)
    );
\y1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[29]\,
      Q => y1(29)
    );
\y1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[2]\,
      Q => y1(2)
    );
\y1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[30]\,
      Q => y1(30)
    );
\y1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[31]\,
      Q => y1(31)
    );
\y1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[3]\,
      Q => y1(3)
    );
\y1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[4]\,
      Q => y1(4)
    );
\y1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[5]\,
      Q => y1(5)
    );
\y1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[6]\,
      Q => y1(6)
    );
\y1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[7]\,
      Q => y1(7)
    );
\y1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[8]\,
      Q => y1(8)
    );
\y1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => \y0_reg_n_0_[9]\,
      Q => y1(9)
    );
\y2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(0),
      Q => y2(0)
    );
\y2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(10),
      Q => y2(10)
    );
\y2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(11),
      Q => y2(11)
    );
\y2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(12),
      Q => y2(12)
    );
\y2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(13),
      Q => y2(13)
    );
\y2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(14),
      Q => y2(14)
    );
\y2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(15),
      Q => y2(15)
    );
\y2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(16),
      Q => y2(16)
    );
\y2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(17),
      Q => y2(17)
    );
\y2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(18),
      Q => y2(18)
    );
\y2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(19),
      Q => y2(19)
    );
\y2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(1),
      Q => y2(1)
    );
\y2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(20),
      Q => y2(20)
    );
\y2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(21),
      Q => y2(21)
    );
\y2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(22),
      Q => y2(22)
    );
\y2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(23),
      Q => y2(23)
    );
\y2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(24),
      Q => y2(24)
    );
\y2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(25),
      Q => y2(25)
    );
\y2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(26),
      Q => y2(26)
    );
\y2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(27),
      Q => y2(27)
    );
\y2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(28),
      Q => y2(28)
    );
\y2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(29),
      Q => y2(29)
    );
\y2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(2),
      Q => y2(2)
    );
\y2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(30),
      Q => y2(30)
    );
\y2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(31),
      Q => y2(31)
    );
\y2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(3),
      Q => y2(3)
    );
\y2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(4),
      Q => y2(4)
    );
\y2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(5),
      Q => y2(5)
    );
\y2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(6),
      Q => y2(6)
    );
\y2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(7),
      Q => y2(7)
    );
\y2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(8),
      Q => y2(8)
    );
\y2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => x0,
      CLR => AR(0),
      D => y1(9),
      Q => y2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_banddetect is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    valid_i_reg : in STD_LOGIC;
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_banddetect : entity is "banddetect";
end design_1_b_filter_0_1_banddetect;

architecture STRUCTURE of design_1_b_filter_0_1_banddetect is
  signal Q4_n_0 : STD_LOGIC;
  signal control_i_0 : STD_LOGIC;
  signal control_i_1 : STD_LOGIC;
  signal control_i_3 : STD_LOGIC;
  signal control_i_4 : STD_LOGIC;
  signal go_del : STD_LOGIC;
  signal q2m_i : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal q34_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q4a_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sample_out : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
LEVEL_DETECT: entity work.design_1_b_filter_0_1_FPP_ADD_SUB
     port map (
      D(0) => D(0),
      E(0) => Q4_n_0,
      control_i_4 => control_i_4,
      go_del => go_del,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sample_out(31 downto 0) => q4a_i(31 downto 0),
      \slv_reg2_reg[31]\(31 downto 0) => \slv_reg2_reg[31]\(31 downto 0)
    );
Q1: entity work.design_1_b_filter_0_1_biquad
     port map (
      AR(0) => AR(0),
      Q(31 downto 0) => Q(31 downto 0),
      control_i_0 => control_i_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      valid_i_reg => valid_i_reg,
      \x0_reg[31]_0\(31 downto 0) => sample_out(31 downto 0)
    );
Q2: entity work.design_1_b_filter_0_1_biquad_0
     port map (
      AR(0) => AR(0),
      D(31 downto 0) => sample_out(31 downto 0),
      Q(30 downto 0) => q2m_i(30 downto 0),
      control_i_0 => control_i_0,
      control_i_1 => control_i_1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
Q3: entity work.design_1_b_filter_0_1_biquad_1
     port map (
      AR(0) => AR(0),
      D(30 downto 0) => q2m_i(30 downto 0),
      Q(31 downto 0) => q34_i(31 downto 0),
      control_i_1 => control_i_1,
      control_i_3 => control_i_3,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
Q4: entity work.design_1_b_filter_0_1_biquad_2
     port map (
      AR(0) => AR(0),
      D(31 downto 0) => q34_i(31 downto 0),
      E(0) => Q4_n_0,
      Q(31 downto 0) => q4a_i(31 downto 0),
      control_i_3 => control_i_3,
      control_i_4 => control_i_4,
      go_del => go_del,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_b_filter_v1_0_S00_AXI is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    valid_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg1_reg[7]_0\ : out STD_LOGIC;
    \counter_reg[0]_1\ : out STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    axi_arready_reg_0 : in STD_LOGIC;
    \slv_reg1_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_b_filter_v1_0_S00_AXI : entity is "b_filter_v1_0_S00_AXI";
end design_1_b_filter_0_1_b_filter_v1_0_S00_AXI;

architecture STRUCTURE of design_1_b_filter_0_1_b_filter_v1_0_S00_AXI is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \^counter_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^counter_reg[0]_1\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal inst1_banddetect_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \^slv_reg1_reg[7]_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal th_neg_i : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \^valid_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_awaddr[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \counter[3]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \counter[4]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \counter[6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \counter[7]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \slv_reg1[27]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \slv_reg1[31]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \slv_reg2[31]_i_2\ : label is "soft_lutpair272";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \counter_reg[0]_0\(0) <= \^counter_reg[0]_0\(0);
  \counter_reg[0]_1\ <= \^counter_reg[0]_1\;
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
  \slv_reg1_reg[7]_0\ <= \^slv_reg1_reg[7]_0\;
  valid_i <= \^valid_i\;
\B_int[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slv_reg2(31),
      O => th_neg_i(31)
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      S => AR(0)
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      S => AR(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => AR(0)
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => AR(0)
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => AR(0)
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => AR(0)
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => s00_axi_bvalid,
      R => AR(0)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(0),
      I1 => slv_reg0(0),
      I2 => \^counter_reg[0]_0\(0),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(10),
      I1 => slv_reg0(10),
      I2 => slv_reg1(10),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(11),
      I1 => slv_reg0(11),
      I2 => slv_reg1(11),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(12),
      I1 => slv_reg0(12),
      I2 => slv_reg1(12),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(13),
      I1 => slv_reg0(13),
      I2 => slv_reg1(13),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(14),
      I1 => slv_reg0(14),
      I2 => slv_reg1(14),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(15),
      I1 => slv_reg0(15),
      I2 => slv_reg1(15),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(16),
      I1 => slv_reg0(16),
      I2 => slv_reg1(16),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(17),
      I1 => slv_reg0(17),
      I2 => slv_reg1(17),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(18),
      I1 => slv_reg0(18),
      I2 => slv_reg1(18),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(19),
      I1 => slv_reg0(19),
      I2 => slv_reg1(19),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBC8CB383B080"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[1]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg2(1),
      I4 => slv_reg0(1),
      I5 => slv_reg1(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(20),
      I1 => slv_reg0(20),
      I2 => slv_reg1(20),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(21),
      I1 => slv_reg0(21),
      I2 => slv_reg1(21),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(22),
      I1 => slv_reg0(22),
      I2 => slv_reg1(22),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(23),
      I1 => slv_reg0(23),
      I2 => slv_reg1(23),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(24),
      I1 => slv_reg0(24),
      I2 => slv_reg1(24),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(25),
      I1 => slv_reg0(25),
      I2 => slv_reg1(25),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(26),
      I1 => slv_reg0(26),
      I2 => slv_reg1(26),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(27),
      I1 => slv_reg0(27),
      I2 => slv_reg1(27),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(28),
      I1 => slv_reg0(28),
      I2 => slv_reg1(28),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(29),
      I1 => slv_reg0(29),
      I2 => slv_reg1(29),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(2),
      I1 => slv_reg0(2),
      I2 => slv_reg1(2),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(30),
      I1 => slv_reg0(30),
      I2 => slv_reg1(30),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(31),
      I1 => slv_reg0(31),
      I2 => slv_reg1(31),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(3),
      I1 => slv_reg0(3),
      I2 => slv_reg1(3),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(4),
      I1 => slv_reg0(4),
      I2 => slv_reg1(4),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(5),
      I1 => slv_reg0(5),
      I2 => slv_reg1(5),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(6),
      I1 => slv_reg0(6),
      I2 => slv_reg1(6),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(7),
      I1 => slv_reg0(7),
      I2 => slv_reg1(7),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(8),
      I1 => slv_reg0(8),
      I2 => slv_reg1(8),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAF0F0CCCC"
    )
        port map (
      I0 => slv_reg2(9),
      I1 => slv_reg0(9),
      I2 => slv_reg1(9),
      I3 => \slv_reg3_reg_n_0_[31]\,
      I4 => axi_araddr(2),
      I5 => axi_araddr(3),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => AR(0)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => AR(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => AR(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => AR(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => AR(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => AR(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => AR(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => AR(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => AR(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => AR(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => AR(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => AR(0)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => AR(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => AR(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => AR(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => AR(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => AR(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => AR(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => AR(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => AR(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => AR(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => AR(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => AR(0)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => AR(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => AR(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => AR(0)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => AR(0)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => AR(0)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => AR(0)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => AR(0)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => AR(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => AR(0)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_reg_0,
      Q => \^s00_axi_rvalid\,
      R => AR(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => AR(0)
    );
\counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^counter_reg[0]_1\,
      O => \counter[0]_i_1_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \^counter_reg[0]_1\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \counter[1]_i_1_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1_n_0\
    );
\counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \counter_reg_n_0_[3]\,
      I5 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter[7]_i_4_n_0\,
      I1 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^counter_reg[0]_1\,
      I2 => \^q\(0),
      I3 => \^counter_reg[0]_0\(0),
      I4 => \^slv_reg1_reg[7]_0\,
      O => counter
    );
\counter[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter[7]_i_4_n_0\,
      I2 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2_n_0\
    );
\counter[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => \counter_reg_n_0_[4]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \^counter_reg[0]_1\
    );
\counter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \counter_reg_n_0_[3]\,
      I5 => \counter_reg_n_0_[5]\,
      O => \counter[7]_i_4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => counter,
      D => \counter[0]_i_1_n_0\,
      Q => \^q\(0),
      R => AR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => counter,
      D => \counter[1]_i_1_n_0\,
      Q => \^q\(1),
      R => AR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => counter,
      D => \counter[2]_i_1_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => AR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => counter,
      D => \counter[3]_i_1_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => AR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => counter,
      D => \counter[4]_i_1_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => AR(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => counter,
      D => \counter[5]_i_1_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => AR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => counter,
      D => \counter[6]_i_1_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => AR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => counter,
      D => \counter[7]_i_2_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => AR(0)
    );
inst1_banddetect: entity work.design_1_b_filter_0_1_banddetect
     port map (
      AR(0) => AR(0),
      D(0) => inst1_banddetect_n_0,
      Q(31 downto 0) => slv_reg0(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg2_reg[31]\(31) => th_neg_i(31),
      \slv_reg2_reg[31]\(30 downto 0) => slv_reg2(30 downto 0),
      valid_i_reg => \^valid_i\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => AR(0)
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => AR(0)
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => AR(0)
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => AR(0)
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => AR(0)
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => AR(0)
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => AR(0)
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => AR(0)
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => AR(0)
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => AR(0)
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => AR(0)
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => AR(0)
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => AR(0)
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => AR(0)
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => AR(0)
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => AR(0)
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => AR(0)
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => AR(0)
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => AR(0)
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => AR(0)
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => AR(0)
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => AR(0)
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => AR(0)
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => AR(0)
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => AR(0)
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => AR(0)
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => AR(0)
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => AR(0)
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => AR(0)
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => AR(0)
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => AR(0)
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => AR(0)
    );
\slv_reg1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => s00_axi_awvalid,
      I2 => s00_axi_wvalid,
      I3 => \^s00_axi_awready\,
      I4 => \^s00_axi_wready\,
      O => p_1_in(0)
    );
\slv_reg1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(10),
      O => p_1_in(10)
    );
\slv_reg1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(11),
      O => p_1_in(11)
    );
\slv_reg1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(12),
      O => p_1_in(12)
    );
\slv_reg1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(13),
      O => p_1_in(13)
    );
\slv_reg1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(14),
      O => p_1_in(14)
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \^slv_reg1_reg[7]_0\,
      I4 => \slv_reg1[31]_i_3_n_0\,
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(15),
      O => p_1_in(15)
    );
\slv_reg1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(16),
      O => p_1_in(16)
    );
\slv_reg1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(17),
      O => p_1_in(17)
    );
\slv_reg1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(18),
      O => p_1_in(18)
    );
\slv_reg1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(19),
      O => p_1_in(19)
    );
\slv_reg1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(1),
      O => p_1_in(1)
    );
\slv_reg1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(20),
      O => p_1_in(20)
    );
\slv_reg1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(21),
      O => p_1_in(21)
    );
\slv_reg1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(22),
      O => p_1_in(22)
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \^slv_reg1_reg[7]_0\,
      I4 => \slv_reg1[31]_i_3_n_0\,
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(23),
      O => p_1_in(23)
    );
\slv_reg1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(24),
      O => p_1_in(24)
    );
\slv_reg1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(25),
      O => p_1_in(25)
    );
\slv_reg1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(26),
      O => p_1_in(26)
    );
\slv_reg1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(27),
      O => p_1_in(27)
    );
\slv_reg1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(28),
      O => p_1_in(28)
    );
\slv_reg1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(29),
      O => p_1_in(29)
    );
\slv_reg1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(2),
      O => p_1_in(2)
    );
\slv_reg1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(30),
      O => p_1_in(30)
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \^slv_reg1_reg[7]_0\,
      I4 => \slv_reg1[31]_i_3_n_0\,
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(31),
      O => p_1_in(31)
    );
\slv_reg1[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^counter_reg[0]_0\(0),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => \^q\(0),
      I3 => \^counter_reg[0]_1\,
      I4 => \^q\(1),
      O => \slv_reg1[31]_i_3_n_0\
    );
\slv_reg1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(3),
      O => p_1_in(3)
    );
\slv_reg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(4),
      O => p_1_in(4)
    );
\slv_reg1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(5),
      O => p_1_in(5)
    );
\slv_reg1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(6),
      O => p_1_in(6)
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \^slv_reg1_reg[7]_0\,
      I4 => \slv_reg1[31]_i_3_n_0\,
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(7),
      O => p_1_in(7)
    );
\slv_reg1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(8),
      O => p_1_in(8)
    );
\slv_reg1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_wdata(9),
      O => p_1_in(9)
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => p_1_in(0),
      Q => \^counter_reg[0]_0\(0),
      R => AR(0)
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => slv_reg1(10),
      R => AR(0)
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => slv_reg1(11),
      R => AR(0)
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => slv_reg1(12),
      R => AR(0)
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => slv_reg1(13),
      R => AR(0)
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => slv_reg1(14),
      R => AR(0)
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => slv_reg1(15),
      R => AR(0)
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_1_in(16),
      Q => slv_reg1(16),
      R => AR(0)
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_1_in(17),
      Q => slv_reg1(17),
      R => AR(0)
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_1_in(18),
      Q => slv_reg1(18),
      R => AR(0)
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_1_in(19),
      Q => slv_reg1(19),
      R => AR(0)
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => p_1_in(1),
      Q => slv_reg1(1),
      R => AR(0)
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_1_in(20),
      Q => slv_reg1(20),
      R => AR(0)
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_1_in(21),
      Q => slv_reg1(21),
      R => AR(0)
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_1_in(22),
      Q => slv_reg1(22),
      R => AR(0)
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_1_in(23),
      Q => slv_reg1(23),
      R => AR(0)
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => slv_reg1(24),
      R => AR(0)
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => slv_reg1(25),
      R => AR(0)
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => slv_reg1(26),
      R => AR(0)
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => slv_reg1(27),
      R => AR(0)
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => slv_reg1(28),
      R => AR(0)
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => slv_reg1(29),
      R => AR(0)
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => p_1_in(2),
      Q => slv_reg1(2),
      R => AR(0)
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => slv_reg1(30),
      R => AR(0)
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => slv_reg1(31),
      R => AR(0)
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => p_1_in(3),
      Q => slv_reg1(3),
      R => AR(0)
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => p_1_in(4),
      Q => slv_reg1(4),
      R => AR(0)
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => p_1_in(5),
      Q => slv_reg1(5),
      R => AR(0)
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => p_1_in(6),
      Q => slv_reg1(6),
      R => AR(0)
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => p_1_in(7),
      Q => slv_reg1(7),
      R => AR(0)
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => slv_reg1(8),
      R => AR(0)
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => slv_reg1(9),
      R => AR(0)
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      O => \^slv_reg1_reg[7]_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^slv_reg1_reg[7]_0\,
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => AR(0)
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => AR(0)
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => AR(0)
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => AR(0)
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => AR(0)
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => AR(0)
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => AR(0)
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => AR(0)
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => AR(0)
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => AR(0)
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => AR(0)
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => AR(0)
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => AR(0)
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => AR(0)
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => AR(0)
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => AR(0)
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => AR(0)
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => AR(0)
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => AR(0)
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => AR(0)
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => AR(0)
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => AR(0)
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => AR(0)
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => AR(0)
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => AR(0)
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => AR(0)
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => AR(0)
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => AR(0)
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => AR(0)
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => AR(0)
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => AR(0)
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => AR(0)
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => inst1_banddetect_n_0,
      Q => \slv_reg3_reg_n_0_[1]\,
      R => '0'
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s00_axi_aresetn,
      Q => \slv_reg3_reg_n_0_[31]\,
      R => '0'
    );
valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg1_reg[0]_0\,
      Q => \^valid_i\,
      R => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1_b_filter is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_b_filter_0_1_b_filter : entity is "b_filter";
end design_1_b_filter_0_1_b_filter;

architecture STRUCTURE of design_1_b_filter_0_1_b_filter is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal b_filter_v1_0_S00_AXI_inst_n_41 : STD_LOGIC;
  signal b_filter_v1_0_S00_AXI_inst_n_42 : STD_LOGIC;
  signal b_filter_v1_0_S00_AXI_inst_n_6 : STD_LOGIC;
  signal b_filter_v1_0_S00_AXI_inst_n_7 : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \slv_reg1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal valid_i : STD_LOGIC;
  signal valid_i_i_1_n_0 : STD_LOGIC;
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => reset
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      I4 => \^s_axi_awready\,
      I5 => \^s_axi_wready\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
b_filter_v1_0_S00_AXI_inst: entity work.design_1_b_filter_0_1_b_filter_v1_0_S00_AXI
     port map (
      AR(0) => reset,
      Q(1) => b_filter_v1_0_S00_AXI_inst_n_6,
      Q(0) => b_filter_v1_0_S00_AXI_inst_n_7,
      axi_arready_reg_0 => axi_rvalid_i_1_n_0,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      \counter_reg[0]_0\(0) => \slv_reg1__0\(0),
      \counter_reg[0]_1\ => b_filter_v1_0_S00_AXI_inst_n_42,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => \^s_axi_arready\,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awready => \^s_axi_awready\,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => \^s_axi_wready\,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      \slv_reg1_reg[0]_0\ => valid_i_i_1_n_0,
      \slv_reg1_reg[7]_0\ => b_filter_v1_0_S00_AXI_inst_n_41,
      valid_i => valid_i
    );
valid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFFFF00000200"
    )
        port map (
      I0 => \slv_reg1__0\(0),
      I1 => b_filter_v1_0_S00_AXI_inst_n_42,
      I2 => b_filter_v1_0_S00_AXI_inst_n_6,
      I3 => b_filter_v1_0_S00_AXI_inst_n_41,
      I4 => b_filter_v1_0_S00_AXI_inst_n_7,
      I5 => valid_i,
      O => valid_i_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_b_filter_0_1 is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_b_filter_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_b_filter_0_1 : entity is "design_1_b_filter_0_1,b_filter,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_b_filter_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_b_filter_0_1 : entity is "b_filter,Vivado 2017.2";
end design_1_b_filter_0_1;

architecture STRUCTURE of design_1_b_filter_0_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_1_b_filter_0_1_b_filter
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
