// Seed: 1546055124
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2
    , id_6,
    output wire id_3,
    input supply0 id_4
);
  generate
    assign id_6[-1'b0] = {id_6};
  endgenerate
endmodule
module module_0 #(
    parameter id_0 = 32'd88,
    parameter id_5 = 32'd61
) (
    input  tri   _id_0,
    input  uwire id_1,
    output tri   id_2,
    output wire  id_3,
    output logic id_4,
    input  wire  module_1,
    output tri0  id_6,
    output wire  id_7,
    input  tri1  id_8,
    input  tri1  id_9
);
  logic id_11[-1 : id_0];
  ;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_3,
      id_9
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = id_11 >= -1;
  wire id_12, id_13, id_14;
  parameter time id_15 = 1;
  always @(id_1) begin : LABEL_0
    id_4 = #id_16 id_5 == id_15[id_5];
  end
  always @(posedge id_11) begin : LABEL_1
    $clog2(99);
    ;
    deassign id_2;
  end
endmodule
