<profile>

<ReportVersion>
<Version>2023.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xck26-sfvc784-2LV-c</Part>
<TopModelName>srcnn</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<<<<<<< HEAD
<EstimatedClockPeriod>7.016</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>4831846568</Best-caseLatency>
<Average-caseLatency>4831846568</Average-caseLatency>
<Worst-caseLatency>4831846568</Worst-caseLatency>
<Best-caseRealTimeLatency>48.318 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>48.318 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>48.318 sec</Worst-caseRealTimeLatency>
<Interval-min>4831846569</Interval-min>
<Interval-max>4831846569</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_18_1>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>12517568</Latency>
<AbsoluteTimeLatency>125175680</AbsoluteTimeLatency>
<IterationLatency>195587</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_19_2>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>195585</Latency>
<AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
<IterationLatency>767</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_20_3>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>765</Latency>
<AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_20_3>
</VITIS_LOOP_19_2>
</VITIS_LOOP_18_1>
<VITIS_LOOP_30_4>
<Slack>7.30</Slack>
<TripCount>32</TripCount>
<Latency>6258784</Latency>
<AbsoluteTimeLatency>62587840</AbsoluteTimeLatency>
<IterationLatency>195587</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_31_5>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>195585</Latency>
<AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
<IterationLatency>767</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_32_6>
<Slack>7.30</Slack>
<TripCount>255</TripCount>
<Latency>765</Latency>
<AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_32_6>
</VITIS_LOOP_31_5>
</VITIS_LOOP_30_4>
=======
<EstimatedClockPeriod>7.183</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1627901240</Best-caseLatency>
<Average-caseLatency>1627901240</Average-caseLatency>
<Worst-caseLatency>1627901240</Worst-caseLatency>
<Best-caseRealTimeLatency>16.279 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>16.279 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>16.279 sec</Worst-caseRealTimeLatency>
<Interval-min>1627901241</Interval-min>
<Interval-max>1627901241</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_10_1>
<Slack>7.30</Slack>
<TripCount>32</TripCount>
<Latency>399513952</Latency>
<AbsoluteTimeLatency>3995139520</AbsoluteTimeLatency>
<IterationLatency>12484811</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_10_1>
<VITIS_LOOP_14_2_VITIS_LOOP_15_3>
<Slack>7.30</Slack>
<TripCount>65025</TripCount>
<Latency>156775275</Latency>
<AbsoluteTimeLatency>1567752750</AbsoluteTimeLatency>
<IterationLatency>2411</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_14_2_VITIS_LOOP_15_3>
>>>>>>> b41ed44 (Initial commit)
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>11064</BRAM_18K>
<DSP>5</DSP>
<<<<<<< HEAD
<FF>1680</FF>
<LUT>2903</LUT>
=======
<FF>1843</FF>
<LUT>4890</LUT>
>>>>>>> b41ed44 (Initial commit)
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>288</BRAM_18K>
<DSP>1248</DSP>
<FF>234240</FF>
<LUT>117120</LUT>
<URAM>64</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>srcnn</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_address0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_ce0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_ftmap_q0</name>
<Object>input_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_address0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_ce0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_weights_q0</name>
<Object>conv1_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_address0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_ce0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_q0</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<<<<<<< HEAD
=======
<name>conv1_biases_address1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_ce1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv1_biases_q1</name>
<Object>conv1_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
>>>>>>> b41ed44 (Initial commit)
<name>conv2_weights_address0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_weights_ce0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_weights_q0</name>
<Object>conv2_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_biases_address0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_biases_ce0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv2_biases_q0</name>
<Object>conv2_biases</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv3_weights_address0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv3_weights_ce0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv3_weights_q0</name>
<Object>conv3_weights</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv3_biases</name>
<Object>conv3_biases</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_address0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_ce0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_we0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_ftmap_d0</name>
<Object>output_ftmap</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
