-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "03/20/2020 11:17:42"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU IS
    PORT (
	clk : IN std_logic;
	entrada : IN std_logic_vector(15 DOWNTO 0);
	saida : OUT std_logic_vector(15 DOWNTO 0);
	T0 : OUT std_logic;
	T1 : OUT std_logic;
	T2 : OUT std_logic;
	T3 : OUT std_logic;
	T4 : OUT std_logic;
	T5 : OUT std_logic;
	T6 : OUT std_logic;
	T7 : OUT std_logic;
	T8 : OUT std_logic;
	T9 : OUT std_logic;
	acumulador : OUT std_logic_vector(15 DOWNTO 0);
	qREM : OUT std_logic_vector(15 DOWNTO 0);
	qRDM : OUT std_logic_vector(15 DOWNTO 0);
	qRI : OUT std_logic_vector(15 DOWNTO 0);
	qPC : OUT std_logic_vector(15 DOWNTO 0);
	sNOP : OUT std_logic_vector(15 DOWNTO 0);
	sSTA : OUT std_logic_vector(15 DOWNTO 0);
	sLDA : OUT std_logic_vector(15 DOWNTO 0);
	sADD : OUT std_logic_vector(15 DOWNTO 0);
	sSUB : OUT std_logic_vector(15 DOWNTO 0);
	sAND : OUT std_logic_vector(15 DOWNTO 0);
	sOR : OUT std_logic_vector(15 DOWNTO 0);
	sNOT : OUT std_logic_vector(15 DOWNTO 0);
	sJ : OUT std_logic_vector(15 DOWNTO 0);
	sJN : OUT std_logic_vector(15 DOWNTO 0);
	sJZ : OUT std_logic_vector(15 DOWNTO 0);
	sIN : OUT std_logic_vector(15 DOWNTO 0);
	sOUT : OUT std_logic_vector(15 DOWNTO 0);
	sSHR : OUT std_logic_vector(15 DOWNTO 0);
	sSHL : OUT std_logic_vector(15 DOWNTO 0);
	sHLT : OUT std_logic_vector(15 DOWNTO 0);
	sDIR : OUT std_logic_vector(15 DOWNTO 0);
	sIND : OUT std_logic_vector(15 DOWNTO 0);
	sIM : OUT std_logic_vector(15 DOWNTO 0);
	sSOP : OUT std_logic_vector(15 DOWNTO 0)
	);
END CPU;

-- Design Ports Information
-- saida[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[1]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[5]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[6]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[8]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[13]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[14]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida[15]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T0	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T1	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T2	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T3	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T4	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T5	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T6	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T7	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T8	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T9	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[1]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[3]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[4]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[5]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[6]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[7]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[8]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[9]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[10]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[11]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[13]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- acumulador[15]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[0]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[1]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[3]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[4]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[7]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[8]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[9]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[10]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[11]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[12]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[13]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[14]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qREM[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[1]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[2]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[3]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[5]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[7]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[8]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[9]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[10]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[11]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[12]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[13]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[14]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRDM[15]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[1]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[2]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[3]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[7]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[8]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[9]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[10]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[11]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[12]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[14]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qRI[15]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[0]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[4]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[5]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[7]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[9]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[10]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[11]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[12]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[13]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[14]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- qPC[15]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[1]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[5]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[6]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[7]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[8]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[9]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[10]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[11]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[12]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[13]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[14]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOP[15]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[2]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[3]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[5]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[6]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[8]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[9]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[10]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[11]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[13]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[14]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSTA[15]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[1]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[3]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[5]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[6]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[7]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[9]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[10]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[11]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[12]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[13]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[14]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sLDA[15]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[1]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[2]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[3]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[5]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[6]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[7]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[9]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[10]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[11]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[12]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[13]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[14]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sADD[15]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[1]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[4]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[5]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[7]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[8]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[9]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[10]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[11]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[12]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[13]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[14]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSUB[15]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[3]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[5]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[6]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[8]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[9]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[10]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[11]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[12]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[13]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[14]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sAND[15]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[1]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[2]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[3]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[4]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[5]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[6]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[7]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[8]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[9]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[10]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[12]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[13]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[14]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOR[15]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[2]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[3]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[5]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[6]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[8]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[9]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[10]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[11]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[12]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[13]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[14]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sNOT[15]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[1]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[3]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[5]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[6]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[7]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[8]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[11]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[12]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[13]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJ[15]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[0]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[2]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[3]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[4]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[5]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[6]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[7]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[8]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[9]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[10]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[11]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[12]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[13]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[14]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJN[15]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[2]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[4]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[5]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[9]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[10]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[11]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[12]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[13]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[14]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sJZ[15]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[3]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[4]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[5]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[6]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[7]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[8]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[9]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[10]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[11]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[12]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[13]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[14]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIN[15]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[1]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[2]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[3]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[6]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[7]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[8]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[9]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[10]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[11]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[12]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[13]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[14]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sOUT[15]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[0]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[1]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[3]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[5]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[6]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[8]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[9]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[10]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[11]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[12]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[13]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[14]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHR[15]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[1]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[2]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[5]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[6]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[8]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[9]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[10]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[11]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[12]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[13]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[14]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSHL[15]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[1]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[2]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[3]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[4]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[5]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[7]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[8]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[9]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[10]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[11]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[12]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[13]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[14]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sHLT[15]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[0]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[2]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[4]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[5]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[6]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[7]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[8]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[9]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[10]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[11]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[12]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[13]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[14]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sDIR[15]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[0]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[1]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[2]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[6]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[8]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[9]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[10]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[12]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[13]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[14]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIND[15]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[0]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[1]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[2]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[3]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[4]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[6]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[7]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[8]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[9]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[10]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[11]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[12]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[13]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[14]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sIM[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[2]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[3]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[5]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[6]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[7]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[9]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[10]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[11]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[12]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[13]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[14]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sSOP[15]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[2]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[3]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[4]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[6]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[7]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[8]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[9]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[10]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[11]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[12]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[13]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_entrada : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_saida : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_T0 : std_logic;
SIGNAL ww_T1 : std_logic;
SIGNAL ww_T2 : std_logic;
SIGNAL ww_T3 : std_logic;
SIGNAL ww_T4 : std_logic;
SIGNAL ww_T5 : std_logic;
SIGNAL ww_T6 : std_logic;
SIGNAL ww_T7 : std_logic;
SIGNAL ww_T8 : std_logic;
SIGNAL ww_T9 : std_logic;
SIGNAL ww_acumulador : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qREM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qRDM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qRI : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_qPC : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sNOP : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sSTA : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sLDA : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sADD : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sSUB : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sAND : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sOR : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sNOT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sJ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sJN : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sJZ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sIN : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sOUT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sSHR : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sSHL : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sHLT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sDIR : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sIND : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sIM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sSOP : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RI|conteudo[15]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \saida[0]~output_o\ : std_logic;
SIGNAL \saida[1]~output_o\ : std_logic;
SIGNAL \saida[2]~output_o\ : std_logic;
SIGNAL \saida[3]~output_o\ : std_logic;
SIGNAL \saida[4]~output_o\ : std_logic;
SIGNAL \saida[5]~output_o\ : std_logic;
SIGNAL \saida[6]~output_o\ : std_logic;
SIGNAL \saida[7]~output_o\ : std_logic;
SIGNAL \saida[8]~output_o\ : std_logic;
SIGNAL \saida[9]~output_o\ : std_logic;
SIGNAL \saida[10]~output_o\ : std_logic;
SIGNAL \saida[11]~output_o\ : std_logic;
SIGNAL \saida[12]~output_o\ : std_logic;
SIGNAL \saida[13]~output_o\ : std_logic;
SIGNAL \saida[14]~output_o\ : std_logic;
SIGNAL \saida[15]~output_o\ : std_logic;
SIGNAL \T0~output_o\ : std_logic;
SIGNAL \T1~output_o\ : std_logic;
SIGNAL \T2~output_o\ : std_logic;
SIGNAL \T3~output_o\ : std_logic;
SIGNAL \T4~output_o\ : std_logic;
SIGNAL \T5~output_o\ : std_logic;
SIGNAL \T6~output_o\ : std_logic;
SIGNAL \T7~output_o\ : std_logic;
SIGNAL \T8~output_o\ : std_logic;
SIGNAL \T9~output_o\ : std_logic;
SIGNAL \acumulador[0]~output_o\ : std_logic;
SIGNAL \acumulador[1]~output_o\ : std_logic;
SIGNAL \acumulador[2]~output_o\ : std_logic;
SIGNAL \acumulador[3]~output_o\ : std_logic;
SIGNAL \acumulador[4]~output_o\ : std_logic;
SIGNAL \acumulador[5]~output_o\ : std_logic;
SIGNAL \acumulador[6]~output_o\ : std_logic;
SIGNAL \acumulador[7]~output_o\ : std_logic;
SIGNAL \acumulador[8]~output_o\ : std_logic;
SIGNAL \acumulador[9]~output_o\ : std_logic;
SIGNAL \acumulador[10]~output_o\ : std_logic;
SIGNAL \acumulador[11]~output_o\ : std_logic;
SIGNAL \acumulador[12]~output_o\ : std_logic;
SIGNAL \acumulador[13]~output_o\ : std_logic;
SIGNAL \acumulador[14]~output_o\ : std_logic;
SIGNAL \acumulador[15]~output_o\ : std_logic;
SIGNAL \qREM[0]~output_o\ : std_logic;
SIGNAL \qREM[1]~output_o\ : std_logic;
SIGNAL \qREM[2]~output_o\ : std_logic;
SIGNAL \qREM[3]~output_o\ : std_logic;
SIGNAL \qREM[4]~output_o\ : std_logic;
SIGNAL \qREM[5]~output_o\ : std_logic;
SIGNAL \qREM[6]~output_o\ : std_logic;
SIGNAL \qREM[7]~output_o\ : std_logic;
SIGNAL \qREM[8]~output_o\ : std_logic;
SIGNAL \qREM[9]~output_o\ : std_logic;
SIGNAL \qREM[10]~output_o\ : std_logic;
SIGNAL \qREM[11]~output_o\ : std_logic;
SIGNAL \qREM[12]~output_o\ : std_logic;
SIGNAL \qREM[13]~output_o\ : std_logic;
SIGNAL \qREM[14]~output_o\ : std_logic;
SIGNAL \qREM[15]~output_o\ : std_logic;
SIGNAL \qRDM[0]~output_o\ : std_logic;
SIGNAL \qRDM[1]~output_o\ : std_logic;
SIGNAL \qRDM[2]~output_o\ : std_logic;
SIGNAL \qRDM[3]~output_o\ : std_logic;
SIGNAL \qRDM[4]~output_o\ : std_logic;
SIGNAL \qRDM[5]~output_o\ : std_logic;
SIGNAL \qRDM[6]~output_o\ : std_logic;
SIGNAL \qRDM[7]~output_o\ : std_logic;
SIGNAL \qRDM[8]~output_o\ : std_logic;
SIGNAL \qRDM[9]~output_o\ : std_logic;
SIGNAL \qRDM[10]~output_o\ : std_logic;
SIGNAL \qRDM[11]~output_o\ : std_logic;
SIGNAL \qRDM[12]~output_o\ : std_logic;
SIGNAL \qRDM[13]~output_o\ : std_logic;
SIGNAL \qRDM[14]~output_o\ : std_logic;
SIGNAL \qRDM[15]~output_o\ : std_logic;
SIGNAL \qRI[0]~output_o\ : std_logic;
SIGNAL \qRI[1]~output_o\ : std_logic;
SIGNAL \qRI[2]~output_o\ : std_logic;
SIGNAL \qRI[3]~output_o\ : std_logic;
SIGNAL \qRI[4]~output_o\ : std_logic;
SIGNAL \qRI[5]~output_o\ : std_logic;
SIGNAL \qRI[6]~output_o\ : std_logic;
SIGNAL \qRI[7]~output_o\ : std_logic;
SIGNAL \qRI[8]~output_o\ : std_logic;
SIGNAL \qRI[9]~output_o\ : std_logic;
SIGNAL \qRI[10]~output_o\ : std_logic;
SIGNAL \qRI[11]~output_o\ : std_logic;
SIGNAL \qRI[12]~output_o\ : std_logic;
SIGNAL \qRI[13]~output_o\ : std_logic;
SIGNAL \qRI[14]~output_o\ : std_logic;
SIGNAL \qRI[15]~output_o\ : std_logic;
SIGNAL \qPC[0]~output_o\ : std_logic;
SIGNAL \qPC[1]~output_o\ : std_logic;
SIGNAL \qPC[2]~output_o\ : std_logic;
SIGNAL \qPC[3]~output_o\ : std_logic;
SIGNAL \qPC[4]~output_o\ : std_logic;
SIGNAL \qPC[5]~output_o\ : std_logic;
SIGNAL \qPC[6]~output_o\ : std_logic;
SIGNAL \qPC[7]~output_o\ : std_logic;
SIGNAL \qPC[8]~output_o\ : std_logic;
SIGNAL \qPC[9]~output_o\ : std_logic;
SIGNAL \qPC[10]~output_o\ : std_logic;
SIGNAL \qPC[11]~output_o\ : std_logic;
SIGNAL \qPC[12]~output_o\ : std_logic;
SIGNAL \qPC[13]~output_o\ : std_logic;
SIGNAL \qPC[14]~output_o\ : std_logic;
SIGNAL \qPC[15]~output_o\ : std_logic;
SIGNAL \sNOP[0]~output_o\ : std_logic;
SIGNAL \sNOP[1]~output_o\ : std_logic;
SIGNAL \sNOP[2]~output_o\ : std_logic;
SIGNAL \sNOP[3]~output_o\ : std_logic;
SIGNAL \sNOP[4]~output_o\ : std_logic;
SIGNAL \sNOP[5]~output_o\ : std_logic;
SIGNAL \sNOP[6]~output_o\ : std_logic;
SIGNAL \sNOP[7]~output_o\ : std_logic;
SIGNAL \sNOP[8]~output_o\ : std_logic;
SIGNAL \sNOP[9]~output_o\ : std_logic;
SIGNAL \sNOP[10]~output_o\ : std_logic;
SIGNAL \sNOP[11]~output_o\ : std_logic;
SIGNAL \sNOP[12]~output_o\ : std_logic;
SIGNAL \sNOP[13]~output_o\ : std_logic;
SIGNAL \sNOP[14]~output_o\ : std_logic;
SIGNAL \sNOP[15]~output_o\ : std_logic;
SIGNAL \sSTA[0]~output_o\ : std_logic;
SIGNAL \sSTA[1]~output_o\ : std_logic;
SIGNAL \sSTA[2]~output_o\ : std_logic;
SIGNAL \sSTA[3]~output_o\ : std_logic;
SIGNAL \sSTA[4]~output_o\ : std_logic;
SIGNAL \sSTA[5]~output_o\ : std_logic;
SIGNAL \sSTA[6]~output_o\ : std_logic;
SIGNAL \sSTA[7]~output_o\ : std_logic;
SIGNAL \sSTA[8]~output_o\ : std_logic;
SIGNAL \sSTA[9]~output_o\ : std_logic;
SIGNAL \sSTA[10]~output_o\ : std_logic;
SIGNAL \sSTA[11]~output_o\ : std_logic;
SIGNAL \sSTA[12]~output_o\ : std_logic;
SIGNAL \sSTA[13]~output_o\ : std_logic;
SIGNAL \sSTA[14]~output_o\ : std_logic;
SIGNAL \sSTA[15]~output_o\ : std_logic;
SIGNAL \sLDA[0]~output_o\ : std_logic;
SIGNAL \sLDA[1]~output_o\ : std_logic;
SIGNAL \sLDA[2]~output_o\ : std_logic;
SIGNAL \sLDA[3]~output_o\ : std_logic;
SIGNAL \sLDA[4]~output_o\ : std_logic;
SIGNAL \sLDA[5]~output_o\ : std_logic;
SIGNAL \sLDA[6]~output_o\ : std_logic;
SIGNAL \sLDA[7]~output_o\ : std_logic;
SIGNAL \sLDA[8]~output_o\ : std_logic;
SIGNAL \sLDA[9]~output_o\ : std_logic;
SIGNAL \sLDA[10]~output_o\ : std_logic;
SIGNAL \sLDA[11]~output_o\ : std_logic;
SIGNAL \sLDA[12]~output_o\ : std_logic;
SIGNAL \sLDA[13]~output_o\ : std_logic;
SIGNAL \sLDA[14]~output_o\ : std_logic;
SIGNAL \sLDA[15]~output_o\ : std_logic;
SIGNAL \sADD[0]~output_o\ : std_logic;
SIGNAL \sADD[1]~output_o\ : std_logic;
SIGNAL \sADD[2]~output_o\ : std_logic;
SIGNAL \sADD[3]~output_o\ : std_logic;
SIGNAL \sADD[4]~output_o\ : std_logic;
SIGNAL \sADD[5]~output_o\ : std_logic;
SIGNAL \sADD[6]~output_o\ : std_logic;
SIGNAL \sADD[7]~output_o\ : std_logic;
SIGNAL \sADD[8]~output_o\ : std_logic;
SIGNAL \sADD[9]~output_o\ : std_logic;
SIGNAL \sADD[10]~output_o\ : std_logic;
SIGNAL \sADD[11]~output_o\ : std_logic;
SIGNAL \sADD[12]~output_o\ : std_logic;
SIGNAL \sADD[13]~output_o\ : std_logic;
SIGNAL \sADD[14]~output_o\ : std_logic;
SIGNAL \sADD[15]~output_o\ : std_logic;
SIGNAL \sSUB[0]~output_o\ : std_logic;
SIGNAL \sSUB[1]~output_o\ : std_logic;
SIGNAL \sSUB[2]~output_o\ : std_logic;
SIGNAL \sSUB[3]~output_o\ : std_logic;
SIGNAL \sSUB[4]~output_o\ : std_logic;
SIGNAL \sSUB[5]~output_o\ : std_logic;
SIGNAL \sSUB[6]~output_o\ : std_logic;
SIGNAL \sSUB[7]~output_o\ : std_logic;
SIGNAL \sSUB[8]~output_o\ : std_logic;
SIGNAL \sSUB[9]~output_o\ : std_logic;
SIGNAL \sSUB[10]~output_o\ : std_logic;
SIGNAL \sSUB[11]~output_o\ : std_logic;
SIGNAL \sSUB[12]~output_o\ : std_logic;
SIGNAL \sSUB[13]~output_o\ : std_logic;
SIGNAL \sSUB[14]~output_o\ : std_logic;
SIGNAL \sSUB[15]~output_o\ : std_logic;
SIGNAL \sAND[0]~output_o\ : std_logic;
SIGNAL \sAND[1]~output_o\ : std_logic;
SIGNAL \sAND[2]~output_o\ : std_logic;
SIGNAL \sAND[3]~output_o\ : std_logic;
SIGNAL \sAND[4]~output_o\ : std_logic;
SIGNAL \sAND[5]~output_o\ : std_logic;
SIGNAL \sAND[6]~output_o\ : std_logic;
SIGNAL \sAND[7]~output_o\ : std_logic;
SIGNAL \sAND[8]~output_o\ : std_logic;
SIGNAL \sAND[9]~output_o\ : std_logic;
SIGNAL \sAND[10]~output_o\ : std_logic;
SIGNAL \sAND[11]~output_o\ : std_logic;
SIGNAL \sAND[12]~output_o\ : std_logic;
SIGNAL \sAND[13]~output_o\ : std_logic;
SIGNAL \sAND[14]~output_o\ : std_logic;
SIGNAL \sAND[15]~output_o\ : std_logic;
SIGNAL \sOR[0]~output_o\ : std_logic;
SIGNAL \sOR[1]~output_o\ : std_logic;
SIGNAL \sOR[2]~output_o\ : std_logic;
SIGNAL \sOR[3]~output_o\ : std_logic;
SIGNAL \sOR[4]~output_o\ : std_logic;
SIGNAL \sOR[5]~output_o\ : std_logic;
SIGNAL \sOR[6]~output_o\ : std_logic;
SIGNAL \sOR[7]~output_o\ : std_logic;
SIGNAL \sOR[8]~output_o\ : std_logic;
SIGNAL \sOR[9]~output_o\ : std_logic;
SIGNAL \sOR[10]~output_o\ : std_logic;
SIGNAL \sOR[11]~output_o\ : std_logic;
SIGNAL \sOR[12]~output_o\ : std_logic;
SIGNAL \sOR[13]~output_o\ : std_logic;
SIGNAL \sOR[14]~output_o\ : std_logic;
SIGNAL \sOR[15]~output_o\ : std_logic;
SIGNAL \sNOT[0]~output_o\ : std_logic;
SIGNAL \sNOT[1]~output_o\ : std_logic;
SIGNAL \sNOT[2]~output_o\ : std_logic;
SIGNAL \sNOT[3]~output_o\ : std_logic;
SIGNAL \sNOT[4]~output_o\ : std_logic;
SIGNAL \sNOT[5]~output_o\ : std_logic;
SIGNAL \sNOT[6]~output_o\ : std_logic;
SIGNAL \sNOT[7]~output_o\ : std_logic;
SIGNAL \sNOT[8]~output_o\ : std_logic;
SIGNAL \sNOT[9]~output_o\ : std_logic;
SIGNAL \sNOT[10]~output_o\ : std_logic;
SIGNAL \sNOT[11]~output_o\ : std_logic;
SIGNAL \sNOT[12]~output_o\ : std_logic;
SIGNAL \sNOT[13]~output_o\ : std_logic;
SIGNAL \sNOT[14]~output_o\ : std_logic;
SIGNAL \sNOT[15]~output_o\ : std_logic;
SIGNAL \sJ[0]~output_o\ : std_logic;
SIGNAL \sJ[1]~output_o\ : std_logic;
SIGNAL \sJ[2]~output_o\ : std_logic;
SIGNAL \sJ[3]~output_o\ : std_logic;
SIGNAL \sJ[4]~output_o\ : std_logic;
SIGNAL \sJ[5]~output_o\ : std_logic;
SIGNAL \sJ[6]~output_o\ : std_logic;
SIGNAL \sJ[7]~output_o\ : std_logic;
SIGNAL \sJ[8]~output_o\ : std_logic;
SIGNAL \sJ[9]~output_o\ : std_logic;
SIGNAL \sJ[10]~output_o\ : std_logic;
SIGNAL \sJ[11]~output_o\ : std_logic;
SIGNAL \sJ[12]~output_o\ : std_logic;
SIGNAL \sJ[13]~output_o\ : std_logic;
SIGNAL \sJ[14]~output_o\ : std_logic;
SIGNAL \sJ[15]~output_o\ : std_logic;
SIGNAL \sJN[0]~output_o\ : std_logic;
SIGNAL \sJN[1]~output_o\ : std_logic;
SIGNAL \sJN[2]~output_o\ : std_logic;
SIGNAL \sJN[3]~output_o\ : std_logic;
SIGNAL \sJN[4]~output_o\ : std_logic;
SIGNAL \sJN[5]~output_o\ : std_logic;
SIGNAL \sJN[6]~output_o\ : std_logic;
SIGNAL \sJN[7]~output_o\ : std_logic;
SIGNAL \sJN[8]~output_o\ : std_logic;
SIGNAL \sJN[9]~output_o\ : std_logic;
SIGNAL \sJN[10]~output_o\ : std_logic;
SIGNAL \sJN[11]~output_o\ : std_logic;
SIGNAL \sJN[12]~output_o\ : std_logic;
SIGNAL \sJN[13]~output_o\ : std_logic;
SIGNAL \sJN[14]~output_o\ : std_logic;
SIGNAL \sJN[15]~output_o\ : std_logic;
SIGNAL \sJZ[0]~output_o\ : std_logic;
SIGNAL \sJZ[1]~output_o\ : std_logic;
SIGNAL \sJZ[2]~output_o\ : std_logic;
SIGNAL \sJZ[3]~output_o\ : std_logic;
SIGNAL \sJZ[4]~output_o\ : std_logic;
SIGNAL \sJZ[5]~output_o\ : std_logic;
SIGNAL \sJZ[6]~output_o\ : std_logic;
SIGNAL \sJZ[7]~output_o\ : std_logic;
SIGNAL \sJZ[8]~output_o\ : std_logic;
SIGNAL \sJZ[9]~output_o\ : std_logic;
SIGNAL \sJZ[10]~output_o\ : std_logic;
SIGNAL \sJZ[11]~output_o\ : std_logic;
SIGNAL \sJZ[12]~output_o\ : std_logic;
SIGNAL \sJZ[13]~output_o\ : std_logic;
SIGNAL \sJZ[14]~output_o\ : std_logic;
SIGNAL \sJZ[15]~output_o\ : std_logic;
SIGNAL \sIN[0]~output_o\ : std_logic;
SIGNAL \sIN[1]~output_o\ : std_logic;
SIGNAL \sIN[2]~output_o\ : std_logic;
SIGNAL \sIN[3]~output_o\ : std_logic;
SIGNAL \sIN[4]~output_o\ : std_logic;
SIGNAL \sIN[5]~output_o\ : std_logic;
SIGNAL \sIN[6]~output_o\ : std_logic;
SIGNAL \sIN[7]~output_o\ : std_logic;
SIGNAL \sIN[8]~output_o\ : std_logic;
SIGNAL \sIN[9]~output_o\ : std_logic;
SIGNAL \sIN[10]~output_o\ : std_logic;
SIGNAL \sIN[11]~output_o\ : std_logic;
SIGNAL \sIN[12]~output_o\ : std_logic;
SIGNAL \sIN[13]~output_o\ : std_logic;
SIGNAL \sIN[14]~output_o\ : std_logic;
SIGNAL \sIN[15]~output_o\ : std_logic;
SIGNAL \sOUT[0]~output_o\ : std_logic;
SIGNAL \sOUT[1]~output_o\ : std_logic;
SIGNAL \sOUT[2]~output_o\ : std_logic;
SIGNAL \sOUT[3]~output_o\ : std_logic;
SIGNAL \sOUT[4]~output_o\ : std_logic;
SIGNAL \sOUT[5]~output_o\ : std_logic;
SIGNAL \sOUT[6]~output_o\ : std_logic;
SIGNAL \sOUT[7]~output_o\ : std_logic;
SIGNAL \sOUT[8]~output_o\ : std_logic;
SIGNAL \sOUT[9]~output_o\ : std_logic;
SIGNAL \sOUT[10]~output_o\ : std_logic;
SIGNAL \sOUT[11]~output_o\ : std_logic;
SIGNAL \sOUT[12]~output_o\ : std_logic;
SIGNAL \sOUT[13]~output_o\ : std_logic;
SIGNAL \sOUT[14]~output_o\ : std_logic;
SIGNAL \sOUT[15]~output_o\ : std_logic;
SIGNAL \sSHR[0]~output_o\ : std_logic;
SIGNAL \sSHR[1]~output_o\ : std_logic;
SIGNAL \sSHR[2]~output_o\ : std_logic;
SIGNAL \sSHR[3]~output_o\ : std_logic;
SIGNAL \sSHR[4]~output_o\ : std_logic;
SIGNAL \sSHR[5]~output_o\ : std_logic;
SIGNAL \sSHR[6]~output_o\ : std_logic;
SIGNAL \sSHR[7]~output_o\ : std_logic;
SIGNAL \sSHR[8]~output_o\ : std_logic;
SIGNAL \sSHR[9]~output_o\ : std_logic;
SIGNAL \sSHR[10]~output_o\ : std_logic;
SIGNAL \sSHR[11]~output_o\ : std_logic;
SIGNAL \sSHR[12]~output_o\ : std_logic;
SIGNAL \sSHR[13]~output_o\ : std_logic;
SIGNAL \sSHR[14]~output_o\ : std_logic;
SIGNAL \sSHR[15]~output_o\ : std_logic;
SIGNAL \sSHL[0]~output_o\ : std_logic;
SIGNAL \sSHL[1]~output_o\ : std_logic;
SIGNAL \sSHL[2]~output_o\ : std_logic;
SIGNAL \sSHL[3]~output_o\ : std_logic;
SIGNAL \sSHL[4]~output_o\ : std_logic;
SIGNAL \sSHL[5]~output_o\ : std_logic;
SIGNAL \sSHL[6]~output_o\ : std_logic;
SIGNAL \sSHL[7]~output_o\ : std_logic;
SIGNAL \sSHL[8]~output_o\ : std_logic;
SIGNAL \sSHL[9]~output_o\ : std_logic;
SIGNAL \sSHL[10]~output_o\ : std_logic;
SIGNAL \sSHL[11]~output_o\ : std_logic;
SIGNAL \sSHL[12]~output_o\ : std_logic;
SIGNAL \sSHL[13]~output_o\ : std_logic;
SIGNAL \sSHL[14]~output_o\ : std_logic;
SIGNAL \sSHL[15]~output_o\ : std_logic;
SIGNAL \sHLT[0]~output_o\ : std_logic;
SIGNAL \sHLT[1]~output_o\ : std_logic;
SIGNAL \sHLT[2]~output_o\ : std_logic;
SIGNAL \sHLT[3]~output_o\ : std_logic;
SIGNAL \sHLT[4]~output_o\ : std_logic;
SIGNAL \sHLT[5]~output_o\ : std_logic;
SIGNAL \sHLT[6]~output_o\ : std_logic;
SIGNAL \sHLT[7]~output_o\ : std_logic;
SIGNAL \sHLT[8]~output_o\ : std_logic;
SIGNAL \sHLT[9]~output_o\ : std_logic;
SIGNAL \sHLT[10]~output_o\ : std_logic;
SIGNAL \sHLT[11]~output_o\ : std_logic;
SIGNAL \sHLT[12]~output_o\ : std_logic;
SIGNAL \sHLT[13]~output_o\ : std_logic;
SIGNAL \sHLT[14]~output_o\ : std_logic;
SIGNAL \sHLT[15]~output_o\ : std_logic;
SIGNAL \sDIR[0]~output_o\ : std_logic;
SIGNAL \sDIR[1]~output_o\ : std_logic;
SIGNAL \sDIR[2]~output_o\ : std_logic;
SIGNAL \sDIR[3]~output_o\ : std_logic;
SIGNAL \sDIR[4]~output_o\ : std_logic;
SIGNAL \sDIR[5]~output_o\ : std_logic;
SIGNAL \sDIR[6]~output_o\ : std_logic;
SIGNAL \sDIR[7]~output_o\ : std_logic;
SIGNAL \sDIR[8]~output_o\ : std_logic;
SIGNAL \sDIR[9]~output_o\ : std_logic;
SIGNAL \sDIR[10]~output_o\ : std_logic;
SIGNAL \sDIR[11]~output_o\ : std_logic;
SIGNAL \sDIR[12]~output_o\ : std_logic;
SIGNAL \sDIR[13]~output_o\ : std_logic;
SIGNAL \sDIR[14]~output_o\ : std_logic;
SIGNAL \sDIR[15]~output_o\ : std_logic;
SIGNAL \sIND[0]~output_o\ : std_logic;
SIGNAL \sIND[1]~output_o\ : std_logic;
SIGNAL \sIND[2]~output_o\ : std_logic;
SIGNAL \sIND[3]~output_o\ : std_logic;
SIGNAL \sIND[4]~output_o\ : std_logic;
SIGNAL \sIND[5]~output_o\ : std_logic;
SIGNAL \sIND[6]~output_o\ : std_logic;
SIGNAL \sIND[7]~output_o\ : std_logic;
SIGNAL \sIND[8]~output_o\ : std_logic;
SIGNAL \sIND[9]~output_o\ : std_logic;
SIGNAL \sIND[10]~output_o\ : std_logic;
SIGNAL \sIND[11]~output_o\ : std_logic;
SIGNAL \sIND[12]~output_o\ : std_logic;
SIGNAL \sIND[13]~output_o\ : std_logic;
SIGNAL \sIND[14]~output_o\ : std_logic;
SIGNAL \sIND[15]~output_o\ : std_logic;
SIGNAL \sIM[0]~output_o\ : std_logic;
SIGNAL \sIM[1]~output_o\ : std_logic;
SIGNAL \sIM[2]~output_o\ : std_logic;
SIGNAL \sIM[3]~output_o\ : std_logic;
SIGNAL \sIM[4]~output_o\ : std_logic;
SIGNAL \sIM[5]~output_o\ : std_logic;
SIGNAL \sIM[6]~output_o\ : std_logic;
SIGNAL \sIM[7]~output_o\ : std_logic;
SIGNAL \sIM[8]~output_o\ : std_logic;
SIGNAL \sIM[9]~output_o\ : std_logic;
SIGNAL \sIM[10]~output_o\ : std_logic;
SIGNAL \sIM[11]~output_o\ : std_logic;
SIGNAL \sIM[12]~output_o\ : std_logic;
SIGNAL \sIM[13]~output_o\ : std_logic;
SIGNAL \sIM[14]~output_o\ : std_logic;
SIGNAL \sIM[15]~output_o\ : std_logic;
SIGNAL \sSOP[0]~output_o\ : std_logic;
SIGNAL \sSOP[1]~output_o\ : std_logic;
SIGNAL \sSOP[2]~output_o\ : std_logic;
SIGNAL \sSOP[3]~output_o\ : std_logic;
SIGNAL \sSOP[4]~output_o\ : std_logic;
SIGNAL \sSOP[5]~output_o\ : std_logic;
SIGNAL \sSOP[6]~output_o\ : std_logic;
SIGNAL \sSOP[7]~output_o\ : std_logic;
SIGNAL \sSOP[8]~output_o\ : std_logic;
SIGNAL \sSOP[9]~output_o\ : std_logic;
SIGNAL \sSOP[10]~output_o\ : std_logic;
SIGNAL \sSOP[11]~output_o\ : std_logic;
SIGNAL \sSOP[12]~output_o\ : std_logic;
SIGNAL \sSOP[13]~output_o\ : std_logic;
SIGNAL \sSOP[14]~output_o\ : std_logic;
SIGNAL \sSOP[15]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \entrada[13]~input_o\ : std_logic;
SIGNAL \entrada[9]~input_o\ : std_logic;
SIGNAL \entrada[15]~input_o\ : std_logic;
SIGNAL \entrada[14]~input_o\ : std_logic;
SIGNAL \DECOD|Decoder0~0_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~3_combout\ : std_logic;
SIGNAL \UC|t2~0_combout\ : std_logic;
SIGNAL \UC|t1~1_combout\ : std_logic;
SIGNAL \UC|t2~q\ : std_logic;
SIGNAL \UC|t4~0_combout\ : std_logic;
SIGNAL \UC|t5~0_combout\ : std_logic;
SIGNAL \UC|t5~q\ : std_logic;
SIGNAL \UC|t7~0_combout\ : std_logic;
SIGNAL \UC|t8~0_combout\ : std_logic;
SIGNAL \UC|t8~q\ : std_logic;
SIGNAL \UC|t9~0_combout\ : std_logic;
SIGNAL \UC|t9~q\ : std_logic;
SIGNAL \ULA|Add0~38_combout\ : std_logic;
SIGNAL \ULA|Mux4~6_combout\ : std_logic;
SIGNAL \ULA|Mux4~3_combout\ : std_logic;
SIGNAL \ULA|Mux4~4_combout\ : std_logic;
SIGNAL \entrada[11]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[11]~11_combout\ : std_logic;
SIGNAL \RDM|conteudo[11]~feeder_combout\ : std_logic;
SIGNAL \DECOD|Mux15~11_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~0_combout\ : std_logic;
SIGNAL \DECOD|Mux15~12_combout\ : std_logic;
SIGNAL \DECOD|Mux15~3_combout\ : std_logic;
SIGNAL \DECOD|Mux15~4_combout\ : std_logic;
SIGNAL \UC|opULA[0]~0_combout\ : std_logic;
SIGNAL \DECOD|Mux15~5_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~2_combout\ : std_logic;
SIGNAL \UC|selectREM~0_combout\ : std_logic;
SIGNAL \DECOD|Mux15~1_combout\ : std_logic;
SIGNAL \DECOD|Mux15~9_combout\ : std_logic;
SIGNAL \DECOD|Mux15~10_combout\ : std_logic;
SIGNAL \DECOD|Mux15~8_combout\ : std_logic;
SIGNAL \UC|RwriteAC~1_combout\ : std_logic;
SIGNAL \UC|RwriteAC~0_combout\ : std_logic;
SIGNAL \DECOD|Mux15~14_combout\ : std_logic;
SIGNAL \DECOD|Mux15~7_combout\ : std_logic;
SIGNAL \UC|opULA[2]~3_combout\ : std_logic;
SIGNAL \UC|writeAC~0_combout\ : std_logic;
SIGNAL \ULA|Mux2~6_combout\ : std_logic;
SIGNAL \ULA|Mux2~3_combout\ : std_logic;
SIGNAL \ULA|Mux2~4_combout\ : std_logic;
SIGNAL \ULA|Add0~41_combout\ : std_logic;
SIGNAL \ULA|Add0~40\ : std_logic;
SIGNAL \ULA|Add0~42_combout\ : std_logic;
SIGNAL \ULA|Mux2~2_combout\ : std_logic;
SIGNAL \ULA|Mux2~5_combout\ : std_logic;
SIGNAL \ULA|Add0~47_combout\ : std_logic;
SIGNAL \ULA|Add0~44_combout\ : std_logic;
SIGNAL \ULA|Add0~43\ : std_logic;
SIGNAL \ULA|Add0~46\ : std_logic;
SIGNAL \ULA|Add0~48_combout\ : std_logic;
SIGNAL \ULA|Mux0~0_combout\ : std_logic;
SIGNAL \ULA|Mux0~1_combout\ : std_logic;
SIGNAL \entrada[8]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[8]~8_combout\ : std_logic;
SIGNAL \PC|counter[0]~16_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~2_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~1_combout\ : std_logic;
SIGNAL \UC|writeRDM~6_combout\ : std_logic;
SIGNAL \UC|got0~0_combout\ : std_logic;
SIGNAL \UC|got0~1_combout\ : std_logic;
SIGNAL \UC|incrementPC~0_combout\ : std_logic;
SIGNAL \UC|incrementPC~1_combout\ : std_logic;
SIGNAL \UC|incrementPC~2_combout\ : std_logic;
SIGNAL \PC|counter[0]~17\ : std_logic;
SIGNAL \PC|counter[1]~18_combout\ : std_logic;
SIGNAL \PC|counter[1]~19\ : std_logic;
SIGNAL \PC|counter[2]~20_combout\ : std_logic;
SIGNAL \PC|counter[2]~21\ : std_logic;
SIGNAL \PC|counter[3]~22_combout\ : std_logic;
SIGNAL \PC|counter[3]~23\ : std_logic;
SIGNAL \PC|counter[4]~24_combout\ : std_logic;
SIGNAL \PC|counter[4]~25\ : std_logic;
SIGNAL \PC|counter[5]~26_combout\ : std_logic;
SIGNAL \PC|counter[5]~27\ : std_logic;
SIGNAL \PC|counter[6]~28_combout\ : std_logic;
SIGNAL \PC|counter[6]~29\ : std_logic;
SIGNAL \PC|counter[7]~30_combout\ : std_logic;
SIGNAL \PC|counter[7]~31\ : std_logic;
SIGNAL \PC|counter[8]~32_combout\ : std_logic;
SIGNAL \PC|counter[8]~33\ : std_logic;
SIGNAL \PC|counter[9]~34_combout\ : std_logic;
SIGNAL \PC|counter[9]~35\ : std_logic;
SIGNAL \PC|counter[10]~36_combout\ : std_logic;
SIGNAL \PC|counter[10]~37\ : std_logic;
SIGNAL \PC|counter[11]~38_combout\ : std_logic;
SIGNAL \PC|counter[11]~39\ : std_logic;
SIGNAL \PC|counter[12]~40_combout\ : std_logic;
SIGNAL \PC|counter[12]~41\ : std_logic;
SIGNAL \PC|counter[13]~42_combout\ : std_logic;
SIGNAL \PC|counter[13]~43\ : std_logic;
SIGNAL \PC|counter[14]~44_combout\ : std_logic;
SIGNAL \muxREM|q[14]~14_combout\ : std_logic;
SIGNAL \UC|RwriteREM~3_combout\ : std_logic;
SIGNAL \UC|RwriteREM~2_combout\ : std_logic;
SIGNAL \UC|writeREM~0_combout\ : std_logic;
SIGNAL \UC|writeREM~1_combout\ : std_logic;
SIGNAL \muxREM|q[13]~13_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \UC|writeMEM~1_combout\ : std_logic;
SIGNAL \UC|writeMEM~0_combout\ : std_logic;
SIGNAL \UC|got0~2_combout\ : std_logic;
SIGNAL \UC|writeMEM~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \muxREM|q[0]~0_combout\ : std_logic;
SIGNAL \entrada[1]~input_o\ : std_logic;
SIGNAL \entrada[2]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[2]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \muxREM|q[2]~2_combout\ : std_logic;
SIGNAL \entrada[4]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[4]~4_combout\ : std_logic;
SIGNAL \muxREM|q[4]~4_combout\ : std_logic;
SIGNAL \entrada[6]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[6]~6_combout\ : std_logic;
SIGNAL \RDM|conteudo[6]~feeder_combout\ : std_logic;
SIGNAL \muxREM|q[6]~6_combout\ : std_logic;
SIGNAL \entrada[7]~input_o\ : std_logic;
SIGNAL \ULA|Mux8~10_combout\ : std_logic;
SIGNAL \ULA|Mux8~6_combout\ : std_logic;
SIGNAL \ULA|Mux8~7_combout\ : std_logic;
SIGNAL \ULA|Add0~23_combout\ : std_logic;
SIGNAL \ULA|Add0~20_combout\ : std_logic;
SIGNAL \ULA|Add0~17_combout\ : std_logic;
SIGNAL \ULA|Add0~14_combout\ : std_logic;
SIGNAL \ULA|Add0~11_combout\ : std_logic;
SIGNAL \ULA|Add0~8_combout\ : std_logic;
SIGNAL \ULA|Add0~5_combout\ : std_logic;
SIGNAL \ULA|Add0~0_combout\ : std_logic;
SIGNAL \ULA|Add0~2_cout\ : std_logic;
SIGNAL \ULA|Add0~4\ : std_logic;
SIGNAL \ULA|Add0~7\ : std_logic;
SIGNAL \ULA|Add0~10\ : std_logic;
SIGNAL \ULA|Add0~13\ : std_logic;
SIGNAL \ULA|Add0~16\ : std_logic;
SIGNAL \ULA|Add0~19\ : std_logic;
SIGNAL \ULA|Add0~22\ : std_logic;
SIGNAL \ULA|Add0~24_combout\ : std_logic;
SIGNAL \ULA|Mux8~5_combout\ : std_logic;
SIGNAL \ULA|Mux8~8_combout\ : std_logic;
SIGNAL \AC|conteudo[7]~feeder_combout\ : std_logic;
SIGNAL \RDM|conteudo[7]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\ : std_logic;
SIGNAL \muxREM|q[8]~8_combout\ : std_logic;
SIGNAL \muxREM|q[9]~9_combout\ : std_logic;
SIGNAL \muxREM|q[10]~10_combout\ : std_logic;
SIGNAL \muxREM|q[11]~11_combout\ : std_logic;
SIGNAL \muxREM|q[12]~12_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~2_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~5_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~7_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~9_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~6_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~8_combout\ : std_logic;
SIGNAL \UC|writeRDM~9_combout\ : std_logic;
SIGNAL \UC|writeRDM~3_combout\ : std_logic;
SIGNAL \UC|writeRDM~5_combout\ : std_logic;
SIGNAL \UC|writeRDM~4_combout\ : std_logic;
SIGNAL \UC|writeRDM~7_combout\ : std_logic;
SIGNAL \UC|writeRDM~8_combout\ : std_logic;
SIGNAL \muxREM|q[7]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout\ : std_logic;
SIGNAL \ULA|Mux9~2_combout\ : std_logic;
SIGNAL \ULA|Mux9~3_combout\ : std_logic;
SIGNAL \ULA|Add0~21_combout\ : std_logic;
SIGNAL \ULA|Mux9~0_combout\ : std_logic;
SIGNAL \ULA|Mux9~1_combout\ : std_logic;
SIGNAL \AC|conteudo[6]~feeder_combout\ : std_logic;
SIGNAL \ULA|Mux10~6_combout\ : std_logic;
SIGNAL \ULA|Mux10~3_combout\ : std_logic;
SIGNAL \ULA|Mux10~4_combout\ : std_logic;
SIGNAL \ULA|Add0~18_combout\ : std_logic;
SIGNAL \ULA|Mux10~2_combout\ : std_logic;
SIGNAL \ULA|Mux10~5_combout\ : std_logic;
SIGNAL \entrada[5]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[5]~5_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout\ : std_logic;
SIGNAL \muxREM|q[5]~5_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout\ : std_logic;
SIGNAL \ULA|Mux11~2_combout\ : std_logic;
SIGNAL \ULA|Mux11~3_combout\ : std_logic;
SIGNAL \ULA|Add0~15_combout\ : std_logic;
SIGNAL \ULA|Mux11~0_combout\ : std_logic;
SIGNAL \ULA|Mux11~1_combout\ : std_logic;
SIGNAL \ULA|Mux12~6_combout\ : std_logic;
SIGNAL \ULA|Mux12~3_combout\ : std_logic;
SIGNAL \ULA|Mux12~4_combout\ : std_logic;
SIGNAL \ULA|Add0~12_combout\ : std_logic;
SIGNAL \ULA|Mux12~2_combout\ : std_logic;
SIGNAL \ULA|Mux12~5_combout\ : std_logic;
SIGNAL \entrada[3]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[3]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout\ : std_logic;
SIGNAL \muxREM|q[3]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout\ : std_logic;
SIGNAL \ULA|Mux13~2_combout\ : std_logic;
SIGNAL \ULA|Mux13~3_combout\ : std_logic;
SIGNAL \ULA|Add0~9_combout\ : std_logic;
SIGNAL \ULA|Mux13~0_combout\ : std_logic;
SIGNAL \ULA|Mux13~1_combout\ : std_logic;
SIGNAL \ULA|Mux14~6_combout\ : std_logic;
SIGNAL \ULA|Mux14~3_combout\ : std_logic;
SIGNAL \ULA|Mux14~4_combout\ : std_logic;
SIGNAL \ULA|Add0~6_combout\ : std_logic;
SIGNAL \ULA|Mux14~2_combout\ : std_logic;
SIGNAL \ULA|Mux14~5_combout\ : std_logic;
SIGNAL \RDM|conteudo[1]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout\ : std_logic;
SIGNAL \muxREM|q[1]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout\ : std_logic;
SIGNAL \ULA|Mux7~2_combout\ : std_logic;
SIGNAL \ULA|Mux7~3_combout\ : std_logic;
SIGNAL \ULA|Add0~26_combout\ : std_logic;
SIGNAL \ULA|Add0~25\ : std_logic;
SIGNAL \ULA|Add0~27_combout\ : std_logic;
SIGNAL \ULA|Mux7~0_combout\ : std_logic;
SIGNAL \ULA|Mux7~1_combout\ : std_logic;
SIGNAL \ULA|Equal0~0_combout\ : std_logic;
SIGNAL \ULA|Equal0~1_combout\ : std_logic;
SIGNAL \ULA|Equal0~2_combout\ : std_logic;
SIGNAL \ULA|Equal0~3_combout\ : std_logic;
SIGNAL \ULA|Equal0~4_combout\ : std_logic;
SIGNAL \ULA|Equal0~5_combout\ : std_logic;
SIGNAL \ffZ|conteudo~q\ : std_logic;
SIGNAL \UC|writeRDM~2_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~1_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~3_combout\ : std_logic;
SIGNAL \UC|selectREM~1_combout\ : std_logic;
SIGNAL \PC|counter[14]~45\ : std_logic;
SIGNAL \PC|counter[15]~46_combout\ : std_logic;
SIGNAL \muxREM|q[15]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout\ : std_logic;
SIGNAL \ULA|Add0~35_combout\ : std_logic;
SIGNAL \ULA|Add0~32_combout\ : std_logic;
SIGNAL \ULA|Add0~29_combout\ : std_logic;
SIGNAL \ULA|Add0~28\ : std_logic;
SIGNAL \ULA|Add0~31\ : std_logic;
SIGNAL \ULA|Add0~34\ : std_logic;
SIGNAL \ULA|Add0~36_combout\ : std_logic;
SIGNAL \ULA|Mux4~2_combout\ : std_logic;
SIGNAL \ULA|Mux4~5_combout\ : std_logic;
SIGNAL \AC|conteudo[11]~feeder_combout\ : std_logic;
SIGNAL \ULA|Add0~37\ : std_logic;
SIGNAL \ULA|Add0~39_combout\ : std_logic;
SIGNAL \ULA|Mux3~0_combout\ : std_logic;
SIGNAL \ULA|Mux3~1_combout\ : std_logic;
SIGNAL \ULA|Mux3~2_combout\ : std_logic;
SIGNAL \ULA|Mux3~3_combout\ : std_logic;
SIGNAL \entrada[12]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[12]~12_combout\ : std_logic;
SIGNAL \RDM|conteudo[12]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout\ : std_logic;
SIGNAL \DECOD|Mux15~0_combout\ : std_logic;
SIGNAL \UC|always0~0_combout\ : std_logic;
SIGNAL \UC|always0~1_combout\ : std_logic;
SIGNAL \UC|always0~4_combout\ : std_logic;
SIGNAL \UC|always0~2_combout\ : std_logic;
SIGNAL \UC|always0~3_combout\ : std_logic;
SIGNAL \UC|always0~5_combout\ : std_logic;
SIGNAL \UC|t0~q\ : std_logic;
SIGNAL \UC|t1~0_combout\ : std_logic;
SIGNAL \UC|t1~q\ : std_logic;
SIGNAL \UC|t3~0_combout\ : std_logic;
SIGNAL \UC|t3~q\ : std_logic;
SIGNAL \UC|t4~1_combout\ : std_logic;
SIGNAL \UC|t4~q\ : std_logic;
SIGNAL \UC|t6~0_combout\ : std_logic;
SIGNAL \UC|t6~q\ : std_logic;
SIGNAL \UC|t7~1_combout\ : std_logic;
SIGNAL \UC|t7~q\ : std_logic;
SIGNAL \UC|writeOUT~0_combout\ : std_logic;
SIGNAL \UC|opULA[0]~2_combout\ : std_logic;
SIGNAL \ULA|Mux8~9_combout\ : std_logic;
SIGNAL \ULA|Add0~45_combout\ : std_logic;
SIGNAL \ULA|Mux1~0_combout\ : std_logic;
SIGNAL \ULA|Mux1~1_combout\ : std_logic;
SIGNAL \ULA|Mux1~2_combout\ : std_logic;
SIGNAL \ULA|Mux1~3_combout\ : std_logic;
SIGNAL \RDM|conteudo[14]~14_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout\ : std_logic;
SIGNAL \DECOD|Mux15~2_combout\ : std_logic;
SIGNAL \UC|opULA[2]~4_combout\ : std_logic;
SIGNAL \ULA|Mux0~2_combout\ : std_logic;
SIGNAL \ULA|Mux0~3_combout\ : std_logic;
SIGNAL \ffN|conteudo~q\ : std_logic;
SIGNAL \RDM|conteudo[15]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout\ : std_logic;
SIGNAL \RI|conteudo[15]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[15]~clkctrl_outclk\ : std_logic;
SIGNAL \DECOD|Mux15~13_combout\ : std_logic;
SIGNAL \UC|opULA[0]~1_combout\ : std_logic;
SIGNAL \UC|opULA[0]~7_combout\ : std_logic;
SIGNAL \ULA|Mux6~6_combout\ : std_logic;
SIGNAL \ULA|Mux6~3_combout\ : std_logic;
SIGNAL \ULA|Mux6~4_combout\ : std_logic;
SIGNAL \ULA|Add0~30_combout\ : std_logic;
SIGNAL \ULA|Mux6~2_combout\ : std_logic;
SIGNAL \ULA|Mux6~5_combout\ : std_logic;
SIGNAL \RDM|conteudo[9]~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout\ : std_logic;
SIGNAL \UC|writeOUT~combout\ : std_logic;
SIGNAL \ULA|Mux8~4_combout\ : std_logic;
SIGNAL \ULA|Add0~33_combout\ : std_logic;
SIGNAL \ULA|Mux5~0_combout\ : std_logic;
SIGNAL \ULA|Mux5~1_combout\ : std_logic;
SIGNAL \ULA|Mux5~2_combout\ : std_logic;
SIGNAL \ULA|Mux5~3_combout\ : std_logic;
SIGNAL \entrada[10]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[10]~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout\ : std_logic;
SIGNAL \UC|selectRDM[0]~3_combout\ : std_logic;
SIGNAL \UC|selectRDM[0]~4_combout\ : std_logic;
SIGNAL \RDM|conteudo[13]~13_combout\ : std_logic;
SIGNAL \RDM|conteudo[13]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout\ : std_logic;
SIGNAL \DECOD|Mux15~6_combout\ : std_logic;
SIGNAL \UC|opULA[1]~5_combout\ : std_logic;
SIGNAL \UC|opULA[1]~6_combout\ : std_logic;
SIGNAL \ULA|Mux15~2_combout\ : std_logic;
SIGNAL \ULA|Mux15~0_combout\ : std_logic;
SIGNAL \ULA|Add0~3_combout\ : std_logic;
SIGNAL \ULA|Mux15~1_combout\ : std_logic;
SIGNAL \ULA|Mux15~3_combout\ : std_logic;
SIGNAL \entrada[0]~input_o\ : std_logic;
SIGNAL \RDM|conteudo[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout\ : std_logic;
SIGNAL \OUT|conteudo[0]~feeder_combout\ : std_logic;
SIGNAL \UC|writeOUT~1_combout\ : std_logic;
SIGNAL \OUT|conteudo[1]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[2]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[3]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[4]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[5]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[6]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[7]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[8]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[9]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[10]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[11]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[12]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[13]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[14]~feeder_combout\ : std_logic;
SIGNAL \OUT|conteudo[15]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[0]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[1]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[2]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[3]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[4]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[5]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[6]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[7]~feeder_combout\ : std_logic;
SIGNAL \RI|conteudo[8]~feeder_combout\ : std_logic;
SIGNAL \DECOD|Mux15~15_combout\ : std_logic;
SIGNAL \RI|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \REM|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \AC|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \OUT|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PC|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DECOD|operacao\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RDM|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DECOD|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_t0~q\ : std_logic;

BEGIN

ww_clk <= clk;
ww_entrada <= entrada;
saida <= ww_saida;
T0 <= ww_T0;
T1 <= ww_T1;
T2 <= ww_T2;
T3 <= ww_T3;
T4 <= ww_T4;
T5 <= ww_T5;
T6 <= ww_T6;
T7 <= ww_T7;
T8 <= ww_T8;
T9 <= ww_T9;
acumulador <= ww_acumulador;
qREM <= ww_qREM;
qRDM <= ww_qRDM;
qRI <= ww_qRI;
qPC <= ww_qPC;
sNOP <= ww_sNOP;
sSTA <= ww_sSTA;
sLDA <= ww_sLDA;
sADD <= ww_sADD;
sSUB <= ww_sSUB;
sAND <= ww_sAND;
sOR <= ww_sOR;
sNOT <= ww_sNOT;
sJ <= ww_sJ;
sJN <= ww_sJN;
sJZ <= ww_sJZ;
sIN <= ww_sIN;
sOUT <= ww_sOUT;
sSHR <= ww_sSHR;
sSHL <= ww_sSHL;
sHLT <= ww_sHLT;
sDIR <= ww_sDIR;
sIND <= ww_sIND;
sIM <= ww_sIM;
sSOP <= ww_sSOP;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\RI|conteudo[15]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RI|conteudo\(15));

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\DECOD|ALT_INV_Decoder0~0_combout\ <= NOT \DECOD|Decoder0~0_combout\;
\UC|ALT_INV_t0~q\ <= NOT \UC|t0~q\;

-- Location: IOOBUF_X60_Y0_N9
\saida[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(0),
	devoe => ww_devoe,
	o => \saida[0]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\saida[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(1),
	devoe => ww_devoe,
	o => \saida[1]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\saida[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(2),
	devoe => ww_devoe,
	o => \saida[2]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\saida[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(3),
	devoe => ww_devoe,
	o => \saida[3]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\saida[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(4),
	devoe => ww_devoe,
	o => \saida[4]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\saida[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(5),
	devoe => ww_devoe,
	o => \saida[5]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\saida[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(6),
	devoe => ww_devoe,
	o => \saida[6]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\saida[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(7),
	devoe => ww_devoe,
	o => \saida[7]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\saida[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(8),
	devoe => ww_devoe,
	o => \saida[8]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\saida[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(9),
	devoe => ww_devoe,
	o => \saida[9]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\saida[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(10),
	devoe => ww_devoe,
	o => \saida[10]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\saida[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(11),
	devoe => ww_devoe,
	o => \saida[11]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\saida[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(12),
	devoe => ww_devoe,
	o => \saida[12]~output_o\);

-- Location: IOOBUF_X0_Y14_N2
\saida[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(13),
	devoe => ww_devoe,
	o => \saida[13]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\saida[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(14),
	devoe => ww_devoe,
	o => \saida[14]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\saida[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \OUT|conteudo\(15),
	devoe => ww_devoe,
	o => \saida[15]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\T0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALT_INV_t0~q\,
	devoe => ww_devoe,
	o => \T0~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\T1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t1~q\,
	devoe => ww_devoe,
	o => \T1~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\T2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t2~q\,
	devoe => ww_devoe,
	o => \T2~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\T3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t3~q\,
	devoe => ww_devoe,
	o => \T3~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\T4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t4~q\,
	devoe => ww_devoe,
	o => \T4~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\T5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t5~q\,
	devoe => ww_devoe,
	o => \T5~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\T6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t6~q\,
	devoe => ww_devoe,
	o => \T6~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\T7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t7~q\,
	devoe => ww_devoe,
	o => \T7~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\T8~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t8~q\,
	devoe => ww_devoe,
	o => \T8~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\T9~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t9~q\,
	devoe => ww_devoe,
	o => \T9~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\acumulador[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(0),
	devoe => ww_devoe,
	o => \acumulador[0]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\acumulador[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(1),
	devoe => ww_devoe,
	o => \acumulador[1]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\acumulador[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(2),
	devoe => ww_devoe,
	o => \acumulador[2]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\acumulador[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(3),
	devoe => ww_devoe,
	o => \acumulador[3]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\acumulador[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(4),
	devoe => ww_devoe,
	o => \acumulador[4]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\acumulador[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(5),
	devoe => ww_devoe,
	o => \acumulador[5]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\acumulador[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(6),
	devoe => ww_devoe,
	o => \acumulador[6]~output_o\);

-- Location: IOOBUF_X115_Y14_N2
\acumulador[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(7),
	devoe => ww_devoe,
	o => \acumulador[7]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\acumulador[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(8),
	devoe => ww_devoe,
	o => \acumulador[8]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\acumulador[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(9),
	devoe => ww_devoe,
	o => \acumulador[9]~output_o\);

-- Location: IOOBUF_X115_Y15_N9
\acumulador[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(10),
	devoe => ww_devoe,
	o => \acumulador[10]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\acumulador[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(11),
	devoe => ww_devoe,
	o => \acumulador[11]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\acumulador[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(12),
	devoe => ww_devoe,
	o => \acumulador[12]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\acumulador[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(13),
	devoe => ww_devoe,
	o => \acumulador[13]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\acumulador[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AC|conteudo\(14),
	devoe => ww_devoe,
	o => \acumulador[14]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\acumulador[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ffN|conteudo~q\,
	devoe => ww_devoe,
	o => \acumulador[15]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\qREM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(0),
	devoe => ww_devoe,
	o => \qREM[0]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\qREM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(1),
	devoe => ww_devoe,
	o => \qREM[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\qREM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(2),
	devoe => ww_devoe,
	o => \qREM[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\qREM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(3),
	devoe => ww_devoe,
	o => \qREM[3]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\qREM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(4),
	devoe => ww_devoe,
	o => \qREM[4]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\qREM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(5),
	devoe => ww_devoe,
	o => \qREM[5]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\qREM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(6),
	devoe => ww_devoe,
	o => \qREM[6]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\qREM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(7),
	devoe => ww_devoe,
	o => \qREM[7]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\qREM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(8),
	devoe => ww_devoe,
	o => \qREM[8]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\qREM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(9),
	devoe => ww_devoe,
	o => \qREM[9]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\qREM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(10),
	devoe => ww_devoe,
	o => \qREM[10]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\qREM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(11),
	devoe => ww_devoe,
	o => \qREM[11]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\qREM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(12),
	devoe => ww_devoe,
	o => \qREM[12]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\qREM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(13),
	devoe => ww_devoe,
	o => \qREM[13]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\qREM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(14),
	devoe => ww_devoe,
	o => \qREM[14]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\qREM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \REM|conteudo\(15),
	devoe => ww_devoe,
	o => \qREM[15]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\qRDM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(0),
	devoe => ww_devoe,
	o => \qRDM[0]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\qRDM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(1),
	devoe => ww_devoe,
	o => \qRDM[1]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\qRDM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(2),
	devoe => ww_devoe,
	o => \qRDM[2]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\qRDM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(3),
	devoe => ww_devoe,
	o => \qRDM[3]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\qRDM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(4),
	devoe => ww_devoe,
	o => \qRDM[4]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\qRDM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(5),
	devoe => ww_devoe,
	o => \qRDM[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\qRDM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(6),
	devoe => ww_devoe,
	o => \qRDM[6]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\qRDM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(7),
	devoe => ww_devoe,
	o => \qRDM[7]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\qRDM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(8),
	devoe => ww_devoe,
	o => \qRDM[8]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\qRDM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(9),
	devoe => ww_devoe,
	o => \qRDM[9]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\qRDM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(10),
	devoe => ww_devoe,
	o => \qRDM[10]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\qRDM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(11),
	devoe => ww_devoe,
	o => \qRDM[11]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\qRDM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(12),
	devoe => ww_devoe,
	o => \qRDM[12]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\qRDM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(13),
	devoe => ww_devoe,
	o => \qRDM[13]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\qRDM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(14),
	devoe => ww_devoe,
	o => \qRDM[14]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\qRDM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|conteudo\(15),
	devoe => ww_devoe,
	o => \qRDM[15]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\qRI[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(0),
	devoe => ww_devoe,
	o => \qRI[0]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\qRI[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(1),
	devoe => ww_devoe,
	o => \qRI[1]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\qRI[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(2),
	devoe => ww_devoe,
	o => \qRI[2]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\qRI[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(3),
	devoe => ww_devoe,
	o => \qRI[3]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\qRI[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(4),
	devoe => ww_devoe,
	o => \qRI[4]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\qRI[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(5),
	devoe => ww_devoe,
	o => \qRI[5]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\qRI[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(6),
	devoe => ww_devoe,
	o => \qRI[6]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\qRI[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(7),
	devoe => ww_devoe,
	o => \qRI[7]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\qRI[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(8),
	devoe => ww_devoe,
	o => \qRI[8]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\qRI[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(9),
	devoe => ww_devoe,
	o => \qRI[9]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\qRI[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(10),
	devoe => ww_devoe,
	o => \qRI[10]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\qRI[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(11),
	devoe => ww_devoe,
	o => \qRI[11]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\qRI[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(12),
	devoe => ww_devoe,
	o => \qRI[12]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\qRI[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(13),
	devoe => ww_devoe,
	o => \qRI[13]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\qRI[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(14),
	devoe => ww_devoe,
	o => \qRI[14]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\qRI[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RI|conteudo\(15),
	devoe => ww_devoe,
	o => \qRI[15]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\qPC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(0),
	devoe => ww_devoe,
	o => \qPC[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\qPC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(1),
	devoe => ww_devoe,
	o => \qPC[1]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\qPC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(2),
	devoe => ww_devoe,
	o => \qPC[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\qPC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(3),
	devoe => ww_devoe,
	o => \qPC[3]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\qPC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(4),
	devoe => ww_devoe,
	o => \qPC[4]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\qPC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(5),
	devoe => ww_devoe,
	o => \qPC[5]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\qPC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(6),
	devoe => ww_devoe,
	o => \qPC[6]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\qPC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(7),
	devoe => ww_devoe,
	o => \qPC[7]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\qPC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(8),
	devoe => ww_devoe,
	o => \qPC[8]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\qPC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(9),
	devoe => ww_devoe,
	o => \qPC[9]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\qPC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(10),
	devoe => ww_devoe,
	o => \qPC[10]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\qPC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(11),
	devoe => ww_devoe,
	o => \qPC[11]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\qPC[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(12),
	devoe => ww_devoe,
	o => \qPC[12]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\qPC[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(13),
	devoe => ww_devoe,
	o => \qPC[13]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\qPC[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(14),
	devoe => ww_devoe,
	o => \qPC[14]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\qPC[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|counter\(15),
	devoe => ww_devoe,
	o => \qPC[15]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\sNOP[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(15),
	devoe => ww_devoe,
	o => \sNOP[0]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\sNOP[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[1]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\sNOP[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[2]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\sNOP[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[3]~output_o\);

-- Location: IOOBUF_X0_Y67_N23
\sNOP[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[4]~output_o\);

-- Location: IOOBUF_X1_Y73_N9
\sNOP[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[5]~output_o\);

-- Location: IOOBUF_X115_Y52_N9
\sNOP[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[6]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\sNOP[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[7]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\sNOP[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[8]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\sNOP[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[9]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\sNOP[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[10]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\sNOP[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[11]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\sNOP[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[12]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\sNOP[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[13]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\sNOP[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[14]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\sNOP[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOP[15]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\sSTA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(14),
	devoe => ww_devoe,
	o => \sSTA[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\sSTA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[1]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\sSTA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[2]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\sSTA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[3]~output_o\);

-- Location: IOOBUF_X40_Y73_N2
\sSTA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[4]~output_o\);

-- Location: IOOBUF_X115_Y4_N23
\sSTA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[5]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\sSTA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[6]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\sSTA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[7]~output_o\);

-- Location: IOOBUF_X115_Y4_N16
\sSTA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[8]~output_o\);

-- Location: IOOBUF_X115_Y23_N2
\sSTA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[9]~output_o\);

-- Location: IOOBUF_X13_Y73_N16
\sSTA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[10]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\sSTA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[11]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\sSTA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[12]~output_o\);

-- Location: IOOBUF_X9_Y73_N2
\sSTA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[13]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\sSTA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[14]~output_o\);

-- Location: IOOBUF_X0_Y13_N2
\sSTA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSTA[15]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\sLDA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(13),
	devoe => ww_devoe,
	o => \sLDA[0]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\sLDA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\sLDA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[2]~output_o\);

-- Location: IOOBUF_X3_Y73_N9
\sLDA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[3]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\sLDA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[4]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\sLDA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N2
\sLDA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[6]~output_o\);

-- Location: IOOBUF_X115_Y61_N16
\sLDA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\sLDA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[8]~output_o\);

-- Location: IOOBUF_X0_Y57_N23
\sLDA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[9]~output_o\);

-- Location: IOOBUF_X87_Y73_N2
\sLDA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[10]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\sLDA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[11]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\sLDA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[12]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\sLDA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[13]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\sLDA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[14]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\sLDA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sLDA[15]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\sADD[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(12),
	devoe => ww_devoe,
	o => \sADD[0]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\sADD[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[1]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\sADD[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[2]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\sADD[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[3]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\sADD[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[4]~output_o\);

-- Location: IOOBUF_X115_Y55_N16
\sADD[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[5]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\sADD[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N2
\sADD[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\sADD[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[8]~output_o\);

-- Location: IOOBUF_X115_Y11_N9
\sADD[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[9]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\sADD[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[10]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\sADD[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[11]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\sADD[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[12]~output_o\);

-- Location: IOOBUF_X115_Y69_N23
\sADD[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[13]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\sADD[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[14]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\sADD[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sADD[15]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\sSUB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(11),
	devoe => ww_devoe,
	o => \sSUB[0]~output_o\);

-- Location: IOOBUF_X102_Y73_N9
\sSUB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[1]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\sSUB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[2]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\sSUB[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[3]~output_o\);

-- Location: IOOBUF_X0_Y69_N9
\sSUB[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[4]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\sSUB[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[5]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\sSUB[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\sSUB[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[7]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\sSUB[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[8]~output_o\);

-- Location: IOOBUF_X105_Y73_N9
\sSUB[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[9]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\sSUB[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[10]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\sSUB[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[11]~output_o\);

-- Location: IOOBUF_X0_Y53_N2
\sSUB[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[12]~output_o\);

-- Location: IOOBUF_X115_Y59_N16
\sSUB[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[13]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\sSUB[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[14]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\sSUB[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSUB[15]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\sAND[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(10),
	devoe => ww_devoe,
	o => \sAND[0]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\sAND[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[1]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\sAND[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[2]~output_o\);

-- Location: IOOBUF_X115_Y63_N2
\sAND[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[3]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\sAND[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N23
\sAND[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[5]~output_o\);

-- Location: IOOBUF_X1_Y73_N2
\sAND[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\sAND[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[7]~output_o\);

-- Location: IOOBUF_X0_Y55_N16
\sAND[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[8]~output_o\);

-- Location: IOOBUF_X115_Y62_N9
\sAND[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[9]~output_o\);

-- Location: IOOBUF_X115_Y13_N9
\sAND[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[10]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\sAND[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[11]~output_o\);

-- Location: IOOBUF_X100_Y73_N16
\sAND[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[12]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\sAND[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[13]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\sAND[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[14]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\sAND[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sAND[15]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\sOR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(9),
	devoe => ww_devoe,
	o => \sOR[0]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\sOR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[1]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\sOR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[2]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\sOR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[3]~output_o\);

-- Location: IOOBUF_X0_Y55_N9
\sOR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[4]~output_o\);

-- Location: IOOBUF_X115_Y57_N23
\sOR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[5]~output_o\);

-- Location: IOOBUF_X96_Y0_N2
\sOR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[6]~output_o\);

-- Location: IOOBUF_X115_Y6_N16
\sOR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[7]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\sOR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[8]~output_o\);

-- Location: IOOBUF_X115_Y55_N23
\sOR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[9]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\sOR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[10]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\sOR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[11]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\sOR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[12]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\sOR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[13]~output_o\);

-- Location: IOOBUF_X115_Y23_N9
\sOR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[14]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\sOR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOR[15]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\sNOT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(8),
	devoe => ww_devoe,
	o => \sNOT[0]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\sNOT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[1]~output_o\);

-- Location: IOOBUF_X102_Y0_N16
\sNOT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[2]~output_o\);

-- Location: IOOBUF_X115_Y28_N2
\sNOT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[3]~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\sNOT[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[4]~output_o\);

-- Location: IOOBUF_X115_Y13_N2
\sNOT[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[5]~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\sNOT[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[6]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\sNOT[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[7]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\sNOT[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[8]~output_o\);

-- Location: IOOBUF_X0_Y52_N23
\sNOT[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[9]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\sNOT[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[10]~output_o\);

-- Location: IOOBUF_X113_Y73_N2
\sNOT[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[11]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\sNOT[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[12]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\sNOT[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[13]~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\sNOT[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[14]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\sNOT[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sNOT[15]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\sJ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(7),
	devoe => ww_devoe,
	o => \sJ[0]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\sJ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[1]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\sJ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[2]~output_o\);

-- Location: IOOBUF_X115_Y24_N2
\sJ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[3]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\sJ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[4]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\sJ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[5]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\sJ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[6]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\sJ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[7]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\sJ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[8]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\sJ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[9]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\sJ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[10]~output_o\);

-- Location: IOOBUF_X85_Y73_N2
\sJ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[11]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\sJ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[12]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\sJ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[13]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\sJ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[14]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\sJ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJ[15]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\sJN[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(6),
	devoe => ww_devoe,
	o => \sJN[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\sJN[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[1]~output_o\);

-- Location: IOOBUF_X115_Y68_N23
\sJN[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[2]~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\sJN[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[3]~output_o\);

-- Location: IOOBUF_X115_Y64_N2
\sJN[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[4]~output_o\);

-- Location: IOOBUF_X115_Y60_N16
\sJN[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[5]~output_o\);

-- Location: IOOBUF_X111_Y0_N9
\sJN[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[6]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\sJN[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[7]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\sJN[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[8]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\sJN[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[9]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\sJN[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[10]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\sJN[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[11]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\sJN[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[12]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\sJN[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[13]~output_o\);

-- Location: IOOBUF_X115_Y57_N16
\sJN[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[14]~output_o\);

-- Location: IOOBUF_X111_Y73_N2
\sJN[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJN[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\sJZ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(5),
	devoe => ww_devoe,
	o => \sJZ[0]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\sJZ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[1]~output_o\);

-- Location: IOOBUF_X96_Y73_N23
\sJZ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[2]~output_o\);

-- Location: IOOBUF_X5_Y73_N2
\sJZ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[3]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\sJZ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[4]~output_o\);

-- Location: IOOBUF_X115_Y15_N2
\sJZ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[5]~output_o\);

-- Location: IOOBUF_X5_Y73_N23
\sJZ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[6]~output_o\);

-- Location: IOOBUF_X96_Y73_N16
\sJZ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[7]~output_o\);

-- Location: IOOBUF_X3_Y73_N2
\sJZ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[8]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\sJZ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[9]~output_o\);

-- Location: IOOBUF_X107_Y0_N2
\sJZ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[10]~output_o\);

-- Location: IOOBUF_X87_Y73_N23
\sJZ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[11]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\sJZ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[12]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\sJZ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[13]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\sJZ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[14]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\sJZ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sJZ[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\sIN[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(4),
	devoe => ww_devoe,
	o => \sIN[0]~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\sIN[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[1]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\sIN[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[2]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\sIN[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[3]~output_o\);

-- Location: IOOBUF_X115_Y24_N9
\sIN[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[4]~output_o\);

-- Location: IOOBUF_X0_Y68_N2
\sIN[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[5]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\sIN[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[6]~output_o\);

-- Location: IOOBUF_X115_Y10_N9
\sIN[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[7]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\sIN[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[8]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\sIN[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[9]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\sIN[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[10]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\sIN[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[11]~output_o\);

-- Location: IOOBUF_X3_Y73_N23
\sIN[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[12]~output_o\);

-- Location: IOOBUF_X7_Y73_N23
\sIN[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[13]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\sIN[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[14]~output_o\);

-- Location: IOOBUF_X115_Y50_N9
\sIN[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIN[15]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\sOUT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(3),
	devoe => ww_devoe,
	o => \sOUT[0]~output_o\);

-- Location: IOOBUF_X109_Y73_N9
\sOUT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[1]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\sOUT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[2]~output_o\);

-- Location: IOOBUF_X115_Y66_N16
\sOUT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[3]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\sOUT[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[4]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\sOUT[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[5]~output_o\);

-- Location: IOOBUF_X113_Y73_N9
\sOUT[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\sOUT[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[7]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\sOUT[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[8]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\sOUT[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[9]~output_o\);

-- Location: IOOBUF_X109_Y73_N2
\sOUT[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[10]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\sOUT[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[11]~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\sOUT[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[12]~output_o\);

-- Location: IOOBUF_X0_Y53_N9
\sOUT[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[13]~output_o\);

-- Location: IOOBUF_X115_Y65_N23
\sOUT[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[14]~output_o\);

-- Location: IOOBUF_X100_Y73_N23
\sOUT[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sOUT[15]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\sSHR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(2),
	devoe => ww_devoe,
	o => \sSHR[0]~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\sSHR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[1]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\sSHR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[2]~output_o\);

-- Location: IOOBUF_X115_Y64_N9
\sSHR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[3]~output_o\);

-- Location: IOOBUF_X115_Y26_N16
\sSHR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[4]~output_o\);

-- Location: IOOBUF_X113_Y0_N9
\sSHR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[5]~output_o\);

-- Location: IOOBUF_X115_Y66_N23
\sSHR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[6]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\sSHR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[7]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\sSHR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[8]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\sSHR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[9]~output_o\);

-- Location: IOOBUF_X0_Y66_N16
\sSHR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[10]~output_o\);

-- Location: IOOBUF_X115_Y51_N9
\sSHR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[11]~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\sSHR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[12]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\sSHR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[13]~output_o\);

-- Location: IOOBUF_X115_Y69_N16
\sSHR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[14]~output_o\);

-- Location: IOOBUF_X102_Y0_N23
\sSHR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHR[15]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\sSHL[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(1),
	devoe => ww_devoe,
	o => \sSHL[0]~output_o\);

-- Location: IOOBUF_X0_Y64_N2
\sSHL[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[1]~output_o\);

-- Location: IOOBUF_X115_Y49_N9
\sSHL[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[2]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\sSHL[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\sSHL[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[4]~output_o\);

-- Location: IOOBUF_X115_Y62_N16
\sSHL[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[5]~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\sSHL[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[6]~output_o\);

-- Location: IOOBUF_X81_Y73_N9
\sSHL[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[7]~output_o\);

-- Location: IOOBUF_X105_Y73_N2
\sSHL[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[8]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\sSHL[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[9]~output_o\);

-- Location: IOOBUF_X0_Y59_N16
\sSHL[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[10]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\sSHL[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[11]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\sSHL[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[12]~output_o\);

-- Location: IOOBUF_X23_Y73_N23
\sSHL[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[13]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\sSHL[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[14]~output_o\);

-- Location: IOOBUF_X115_Y56_N16
\sSHL[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSHL[15]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\sHLT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|operacao\(0),
	devoe => ww_devoe,
	o => \sHLT[0]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\sHLT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\sHLT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[2]~output_o\);

-- Location: IOOBUF_X115_Y7_N16
\sHLT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[3]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\sHLT[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[4]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\sHLT[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[5]~output_o\);

-- Location: IOOBUF_X115_Y53_N16
\sHLT[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[6]~output_o\);

-- Location: IOOBUF_X109_Y0_N2
\sHLT[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[7]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\sHLT[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[8]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\sHLT[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[9]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\sHLT[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[10]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\sHLT[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[11]~output_o\);

-- Location: IOOBUF_X96_Y0_N23
\sHLT[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[12]~output_o\);

-- Location: IOOBUF_X0_Y68_N9
\sHLT[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[13]~output_o\);

-- Location: IOOBUF_X115_Y51_N2
\sHLT[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[14]~output_o\);

-- Location: IOOBUF_X13_Y0_N23
\sHLT[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sHLT[15]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\sDIR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|ALT_INV_Decoder0~0_combout\,
	devoe => ww_devoe,
	o => \sDIR[0]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\sDIR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[1]~output_o\);

-- Location: IOOBUF_X89_Y73_N9
\sDIR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[2]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\sDIR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[3]~output_o\);

-- Location: IOOBUF_X115_Y56_N23
\sDIR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[4]~output_o\);

-- Location: IOOBUF_X115_Y9_N23
\sDIR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[5]~output_o\);

-- Location: IOOBUF_X91_Y73_N16
\sDIR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[6]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\sDIR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[7]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\sDIR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[8]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\sDIR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[9]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\sDIR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[10]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\sDIR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[11]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\sDIR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[12]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\sDIR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[13]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\sDIR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[14]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\sDIR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sDIR[15]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\sIND[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => \sIND[0]~output_o\);

-- Location: IOOBUF_X102_Y73_N2
\sIND[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[1]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\sIND[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[2]~output_o\);

-- Location: IOOBUF_X7_Y73_N16
\sIND[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[3]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\sIND[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[4]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\sIND[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[5]~output_o\);

-- Location: IOOBUF_X0_Y67_N16
\sIND[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[6]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\sIND[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[7]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\sIND[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[8]~output_o\);

-- Location: IOOBUF_X89_Y73_N23
\sIND[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[9]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\sIND[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[10]~output_o\);

-- Location: IOOBUF_X18_Y73_N16
\sIND[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[11]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\sIND[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[12]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\sIND[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[13]~output_o\);

-- Location: IOOBUF_X115_Y65_N16
\sIND[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[14]~output_o\);

-- Location: IOOBUF_X98_Y73_N23
\sIND[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIND[15]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\sIM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|Decoder0~2_combout\,
	devoe => ww_devoe,
	o => \sIM[0]~output_o\);

-- Location: IOOBUF_X115_Y17_N2
\sIM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[1]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\sIM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[2]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\sIM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[3]~output_o\);

-- Location: IOOBUF_X109_Y0_N9
\sIM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[4]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\sIM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[5]~output_o\);

-- Location: IOOBUF_X115_Y8_N23
\sIM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[6]~output_o\);

-- Location: IOOBUF_X9_Y73_N9
\sIM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[7]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\sIM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[8]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\sIM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[9]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\sIM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[10]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\sIM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[11]~output_o\);

-- Location: IOOBUF_X105_Y0_N16
\sIM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[12]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\sIM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[13]~output_o\);

-- Location: IOOBUF_X0_Y57_N16
\sIM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[14]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\sIM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sIM[15]~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\sSOP[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DECOD|Decoder0~3_combout\,
	devoe => ww_devoe,
	o => \sSOP[0]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\sSOP[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[1]~output_o\);

-- Location: IOOBUF_X115_Y52_N2
\sSOP[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[2]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\sSOP[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[3]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\sSOP[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[4]~output_o\);

-- Location: IOOBUF_X115_Y8_N16
\sSOP[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[5]~output_o\);

-- Location: IOOBUF_X85_Y73_N9
\sSOP[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[6]~output_o\);

-- Location: IOOBUF_X115_Y14_N9
\sSOP[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[7]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\sSOP[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[8]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\sSOP[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[9]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\sSOP[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[10]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\sSOP[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[11]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\sSOP[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[12]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\sSOP[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[13]~output_o\);

-- Location: IOOBUF_X0_Y62_N23
\sSOP[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[14]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\sSOP[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sSOP[15]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y27_N1
\entrada[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(13),
	o => \entrada[13]~input_o\);

-- Location: IOIBUF_X52_Y0_N22
\entrada[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(9),
	o => \entrada[9]~input_o\);

-- Location: IOIBUF_X45_Y0_N15
\entrada[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(15),
	o => \entrada[15]~input_o\);

-- Location: IOIBUF_X27_Y0_N8
\entrada[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(14),
	o => \entrada[14]~input_o\);

-- Location: LCCOMB_X58_Y32_N0
\DECOD|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~0_combout\ = (\RI|conteudo\(9)) # (\RI|conteudo\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \DECOD|Decoder0~0_combout\);

-- Location: LCCOMB_X59_Y33_N12
\DECOD|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~3_combout\ = (\RI|conteudo\(9) & \RI|conteudo\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \DECOD|Decoder0~3_combout\);

-- Location: LCCOMB_X59_Y33_N0
\UC|t2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t2~0_combout\ = (\UC|t0~q\ & (\UC|t1~q\ & \UC|always0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t0~q\,
	datac => \UC|t1~q\,
	datad => \UC|always0~5_combout\,
	combout => \UC|t2~0_combout\);

-- Location: LCCOMB_X59_Y33_N22
\UC|t1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t1~1_combout\ = (\UC|t7~q\) # ((\UC|t6~q\) # ((\UC|t8~q\) # (!\UC|t7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \UC|t6~q\,
	datac => \UC|t8~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t1~1_combout\);

-- Location: FF_X59_Y33_N1
\UC|t2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t2~0_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t2~q\);

-- Location: LCCOMB_X59_Y33_N6
\UC|t4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t4~0_combout\ = (\UC|t0~q\ & (!\UC|t2~q\ & (!\UC|t1~q\ & \UC|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t0~q\,
	datab => \UC|t2~q\,
	datac => \UC|t1~q\,
	datad => \UC|always0~5_combout\,
	combout => \UC|t4~0_combout\);

-- Location: LCCOMB_X58_Y32_N14
\UC|t5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t5~0_combout\ = (!\UC|t3~q\ & (\UC|t4~q\ & \UC|t4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datac => \UC|t4~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t5~0_combout\);

-- Location: FF_X58_Y32_N15
\UC|t5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t5~q\);

-- Location: LCCOMB_X59_Y33_N16
\UC|t7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~0_combout\ = (!\UC|t4~q\ & (!\UC|t3~q\ & (!\UC|t5~q\ & \UC|t4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|t3~q\,
	datac => \UC|t5~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t7~0_combout\);

-- Location: LCCOMB_X59_Y33_N18
\UC|t8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t8~0_combout\ = (\UC|t7~q\ & (!\UC|t6~q\ & \UC|t7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \UC|t6~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t8~0_combout\);

-- Location: FF_X59_Y33_N19
\UC|t8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t8~q\);

-- Location: LCCOMB_X58_Y32_N22
\UC|t9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t9~0_combout\ = (!\UC|t6~q\ & (!\UC|t7~q\ & (\UC|t8~q\ & \UC|t7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t7~q\,
	datac => \UC|t8~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t9~0_combout\);

-- Location: FF_X58_Y32_N23
\UC|t9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t9~q\);

-- Location: LCCOMB_X59_Y32_N28
\ULA|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~38_combout\ = \RDM|conteudo\(12) $ (((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~1_combout\,
	datac => \RDM|conteudo\(12),
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~38_combout\);

-- Location: LCCOMB_X57_Y30_N26
\ULA|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~6_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(12))))) # (!\UC|opULA[0]~1_combout\ & ((\UC|opULA[0]~2_combout\ & ((\AC|conteudo\(12)))) # (!\UC|opULA[0]~2_combout\ & (\AC|conteudo\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \AC|conteudo\(12),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Mux4~6_combout\);

-- Location: LCCOMB_X57_Y30_N30
\ULA|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~3_combout\ = (\UC|opULA[0]~7_combout\ & ((\UC|opULA[1]~6_combout\) # (\AC|conteudo\(11) $ (!\ULA|Mux4~6_combout\)))) # (!\UC|opULA[0]~7_combout\ & (\UC|opULA[1]~6_combout\ & (\AC|conteudo\(11) $ (!\ULA|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~7_combout\,
	datab => \AC|conteudo\(11),
	datac => \ULA|Mux4~6_combout\,
	datad => \UC|opULA[1]~6_combout\,
	combout => \ULA|Mux4~3_combout\);

-- Location: LCCOMB_X57_Y30_N8
\ULA|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~4_combout\ = \AC|conteudo\(11) $ (((\ULA|Mux4~3_combout\ & !\ULA|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AC|conteudo\(11),
	datac => \ULA|Mux4~3_combout\,
	datad => \ULA|Mux8~4_combout\,
	combout => \ULA|Mux4~4_combout\);

-- Location: IOIBUF_X65_Y0_N1
\entrada[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(11),
	o => \entrada[11]~input_o\);

-- Location: LCCOMB_X62_Y14_N30
\RDM|conteudo[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[11]~11_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[11]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[11]~input_o\,
	datac => \AC|conteudo\(11),
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[11]~11_combout\);

-- Location: LCCOMB_X63_Y14_N8
\RDM|conteudo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[11]~feeder_combout\ = \RDM|conteudo[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo[11]~11_combout\,
	combout => \RDM|conteudo[11]~feeder_combout\);

-- Location: FF_X61_Y32_N1
\RI|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(11),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(11));

-- Location: LCCOMB_X61_Y32_N30
\DECOD|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~11_combout\ = (!\RI|conteudo\(13) & (\RI|conteudo\(11) & (\RI|conteudo\(14) & \RI|conteudo\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(12),
	combout => \DECOD|Mux15~11_combout\);

-- Location: LCCOMB_X61_Y32_N2
\DECOD|operacao[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(4) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(4))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(4),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~11_combout\,
	combout => \DECOD|operacao\(4));

-- Location: LCCOMB_X62_Y33_N18
\UC|RwriteRDM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~0_combout\ = (\UC|t3~q\ & (!\RI|conteudo\(9) & \RI|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datac => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \UC|RwriteRDM~0_combout\);

-- Location: LCCOMB_X60_Y32_N8
\DECOD|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~12_combout\ = (\RI|conteudo\(14) & (!\RI|conteudo\(12) & (!\RI|conteudo\(11) & \RI|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(13),
	combout => \DECOD|Mux15~12_combout\);

-- Location: LCCOMB_X60_Y32_N12
\DECOD|operacao[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(3) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(3))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(3),
	datac => \DECOD|Mux15~12_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(3));

-- Location: LCCOMB_X61_Y32_N22
\DECOD|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~3_combout\ = (!\RI|conteudo\(14) & (!\RI|conteudo\(13) & (\RI|conteudo\(12) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~3_combout\);

-- Location: LCCOMB_X60_Y32_N28
\DECOD|operacao[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(12) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(12)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|Mux15~3_combout\,
	datac => \DECOD|operacao\(12),
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(12));

-- Location: LCCOMB_X60_Y32_N30
\DECOD|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~4_combout\ = (!\RI|conteudo\(14) & (!\RI|conteudo\(12) & (!\RI|conteudo\(11) & \RI|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(13),
	combout => \DECOD|Mux15~4_combout\);

-- Location: LCCOMB_X60_Y32_N10
\DECOD|operacao[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(11) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(11))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(11),
	datac => \DECOD|Mux15~4_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(11));

-- Location: LCCOMB_X60_Y32_N24
\UC|opULA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~0_combout\ = (!\DECOD|operacao\(11) & (!\DECOD|operacao\(9) & !\DECOD|operacao\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(11),
	datac => \DECOD|operacao\(9),
	datad => \DECOD|operacao\(13),
	combout => \UC|opULA[0]~0_combout\);

-- Location: LCCOMB_X60_Y32_N4
\DECOD|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~5_combout\ = (\RI|conteudo\(13) & (!\RI|conteudo\(12) & (\RI|conteudo\(11) & !\RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~5_combout\);

-- Location: LCCOMB_X60_Y32_N0
\DECOD|operacao[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(10) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(10))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(10),
	datac => \DECOD|Mux15~5_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(10));

-- Location: LCCOMB_X60_Y32_N22
\UC|selectRDM[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~2_combout\ = (!\DECOD|operacao\(3) & (!\DECOD|operacao\(12) & (\UC|opULA[0]~0_combout\ & !\DECOD|operacao\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(3),
	datab => \DECOD|operacao\(12),
	datac => \UC|opULA[0]~0_combout\,
	datad => \DECOD|operacao\(10),
	combout => \UC|selectRDM[1]~2_combout\);

-- Location: LCCOMB_X61_Y33_N14
\UC|selectREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectREM~0_combout\ = ((\UC|RwriteRDM~0_combout\ & ((\DECOD|operacao\(4)) # (!\UC|selectRDM[1]~2_combout\)))) # (!\UC|t0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(4),
	datab => \UC|RwriteRDM~0_combout\,
	datac => \UC|t0~q\,
	datad => \UC|selectRDM[1]~2_combout\,
	combout => \UC|selectREM~0_combout\);

-- Location: LCCOMB_X61_Y32_N18
\DECOD|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~1_combout\ = (!\RI|conteudo\(14) & (!\RI|conteudo\(13) & (!\RI|conteudo\(12) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~1_combout\);

-- Location: LCCOMB_X61_Y32_N26
\DECOD|operacao[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(14) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(14)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|Mux15~1_combout\,
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|operacao\(14),
	combout => \DECOD|operacao\(14));

-- Location: LCCOMB_X61_Y32_N10
\DECOD|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~9_combout\ = (\RI|conteudo\(14) & (!\RI|conteudo\(12) & (!\RI|conteudo\(13) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~9_combout\);

-- Location: LCCOMB_X60_Y33_N12
\DECOD|operacao[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(6) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(6))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(6),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~9_combout\,
	combout => \DECOD|operacao\(6));

-- Location: LCCOMB_X60_Y33_N18
\DECOD|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~10_combout\ = (\RI|conteudo\(14) & (!\RI|conteudo\(13) & (\RI|conteudo\(12) & !\RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~10_combout\);

-- Location: LCCOMB_X60_Y33_N26
\DECOD|operacao[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(5) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(5))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(5),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~10_combout\,
	combout => \DECOD|operacao\(5));

-- Location: LCCOMB_X61_Y32_N0
\DECOD|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~8_combout\ = (\RI|conteudo\(14) & (!\RI|conteudo\(12) & (!\RI|conteudo\(11) & !\RI|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(13),
	combout => \DECOD|Mux15~8_combout\);

-- Location: LCCOMB_X61_Y32_N28
\DECOD|operacao[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(7) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(7)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Mux15~8_combout\,
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|operacao\(7),
	combout => \DECOD|operacao\(7));

-- Location: LCCOMB_X60_Y32_N6
\UC|RwriteAC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~1_combout\ = (!\DECOD|operacao\(13) & (!\DECOD|operacao\(11) & (!\DECOD|operacao\(9) & !\DECOD|operacao\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(13),
	datab => \DECOD|operacao\(11),
	datac => \DECOD|operacao\(9),
	datad => \DECOD|operacao\(10),
	combout => \UC|RwriteAC~1_combout\);

-- Location: LCCOMB_X58_Y32_N4
\UC|RwriteAC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~0_combout\ = (\UC|t3~q\ & (\RI|conteudo\(9) & \RI|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datab => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \UC|RwriteAC~0_combout\);

-- Location: LCCOMB_X61_Y32_N4
\DECOD|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~14_combout\ = (\RI|conteudo\(14) & (\RI|conteudo\(12) & (\RI|conteudo\(13) & !\RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~14_combout\);

-- Location: LCCOMB_X61_Y32_N12
\DECOD|operacao[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(1) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(1)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|Mux15~14_combout\,
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|operacao\(1),
	combout => \DECOD|operacao\(1));

-- Location: LCCOMB_X61_Y32_N8
\DECOD|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~7_combout\ = (!\RI|conteudo\(14) & (\RI|conteudo\(13) & (\RI|conteudo\(12) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~7_combout\);

-- Location: LCCOMB_X62_Y32_N16
\DECOD|operacao[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(8) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(8)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Mux15~7_combout\,
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|operacao\(8),
	combout => \DECOD|operacao\(8));

-- Location: LCCOMB_X58_Y32_N2
\UC|opULA[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[2]~3_combout\ = (\UC|RwriteAC~0_combout\ & ((\DECOD|operacao\(2)) # ((\DECOD|operacao\(1)) # (\DECOD|operacao\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(2),
	datab => \UC|RwriteAC~0_combout\,
	datac => \DECOD|operacao\(1),
	datad => \DECOD|operacao\(8),
	combout => \UC|opULA[2]~3_combout\);

-- Location: LCCOMB_X60_Y32_N16
\UC|writeAC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeAC~0_combout\ = (\UC|opULA[2]~3_combout\) # ((\UC|writeOUT~combout\ & ((\DECOD|operacao\(12)) # (!\UC|RwriteAC~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~1_combout\,
	datab => \DECOD|operacao\(12),
	datac => \UC|opULA[2]~3_combout\,
	datad => \UC|writeOUT~combout\,
	combout => \UC|writeAC~0_combout\);

-- Location: FF_X56_Y30_N23
\AC|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux2~5_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(13));

-- Location: LCCOMB_X59_Y30_N10
\ULA|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~6_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(14))))) # (!\UC|opULA[0]~1_combout\ & ((\UC|opULA[0]~2_combout\ & ((\AC|conteudo\(14)))) # (!\UC|opULA[0]~2_combout\ & (\AC|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \AC|conteudo\(12),
	datac => \UC|opULA[0]~2_combout\,
	datad => \AC|conteudo\(14),
	combout => \ULA|Mux2~6_combout\);

-- Location: LCCOMB_X56_Y30_N0
\ULA|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~3_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\) # (\AC|conteudo\(13) $ (!\ULA|Mux2~6_combout\)))) # (!\UC|opULA[1]~6_combout\ & (\UC|opULA[0]~7_combout\ & (\AC|conteudo\(13) $ (!\ULA|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \UC|opULA[1]~6_combout\,
	datac => \UC|opULA[0]~7_combout\,
	datad => \ULA|Mux2~6_combout\,
	combout => \ULA|Mux2~3_combout\);

-- Location: LCCOMB_X56_Y30_N10
\ULA|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~4_combout\ = \AC|conteudo\(13) $ (((!\ULA|Mux8~4_combout\ & \ULA|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Mux2~3_combout\,
	combout => \ULA|Mux2~4_combout\);

-- Location: LCCOMB_X59_Y32_N18
\ULA|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~41_combout\ = \RDM|conteudo\(13) $ (((\UC|opULA[0]~2_combout\) # (\UC|opULA[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~2_combout\,
	datac => \RDM|conteudo\(13),
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Add0~41_combout\);

-- Location: LCCOMB_X58_Y30_N10
\ULA|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~39_combout\ = (\ULA|Add0~38_combout\ & ((\AC|conteudo\(12) & (\ULA|Add0~37\ & VCC)) # (!\AC|conteudo\(12) & (!\ULA|Add0~37\)))) # (!\ULA|Add0~38_combout\ & ((\AC|conteudo\(12) & (!\ULA|Add0~37\)) # (!\AC|conteudo\(12) & ((\ULA|Add0~37\) # 
-- (GND)))))
-- \ULA|Add0~40\ = CARRY((\ULA|Add0~38_combout\ & (!\AC|conteudo\(12) & !\ULA|Add0~37\)) # (!\ULA|Add0~38_combout\ & ((!\ULA|Add0~37\) # (!\AC|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~38_combout\,
	datab => \AC|conteudo\(12),
	datad => VCC,
	cin => \ULA|Add0~37\,
	combout => \ULA|Add0~39_combout\,
	cout => \ULA|Add0~40\);

-- Location: LCCOMB_X58_Y30_N12
\ULA|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~42_combout\ = ((\AC|conteudo\(13) $ (\ULA|Add0~41_combout\ $ (!\ULA|Add0~40\)))) # (GND)
-- \ULA|Add0~43\ = CARRY((\AC|conteudo\(13) & ((\ULA|Add0~41_combout\) # (!\ULA|Add0~40\))) # (!\AC|conteudo\(13) & (\ULA|Add0~41_combout\ & !\ULA|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \ULA|Add0~41_combout\,
	datad => VCC,
	cin => \ULA|Add0~40\,
	combout => \ULA|Add0~42_combout\,
	cout => \ULA|Add0~43\);

-- Location: LCCOMB_X57_Y30_N18
\ULA|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~2_combout\ = (\ULA|Mux8~4_combout\ & ((\RDM|conteudo\(13)))) # (!\ULA|Mux8~4_combout\ & (\ULA|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux8~4_combout\,
	datac => \ULA|Add0~42_combout\,
	datad => \RDM|conteudo\(13),
	combout => \ULA|Mux2~2_combout\);

-- Location: LCCOMB_X56_Y30_N22
\ULA|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~5_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux2~4_combout\ & (\ULA|Mux8~4_combout\)) # (!\ULA|Mux2~4_combout\ & ((\ULA|Mux2~2_combout\) # (!\ULA|Mux8~4_combout\))))) # (!\ULA|Mux8~9_combout\ & (\ULA|Mux2~2_combout\ & ((\ULA|Mux2~4_combout\) # 
-- (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~4_combout\,
	datab => \ULA|Mux8~9_combout\,
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Mux2~2_combout\,
	combout => \ULA|Mux2~5_combout\);

-- Location: LCCOMB_X59_Y30_N0
\ULA|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~47_combout\ = \RDM|conteudo\(15) $ (((\UC|opULA[0]~2_combout\) # (\UC|opULA[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~2_combout\,
	datab => \RDM|conteudo\(15),
	datad => \UC|opULA[0]~1_combout\,
	combout => \ULA|Add0~47_combout\);

-- Location: LCCOMB_X59_Y32_N20
\ULA|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~44_combout\ = \RDM|conteudo\(14) $ (((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~1_combout\,
	datac => \RDM|conteudo\(14),
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~44_combout\);

-- Location: LCCOMB_X58_Y30_N14
\ULA|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~45_combout\ = (\AC|conteudo\(14) & ((\ULA|Add0~44_combout\ & (\ULA|Add0~43\ & VCC)) # (!\ULA|Add0~44_combout\ & (!\ULA|Add0~43\)))) # (!\AC|conteudo\(14) & ((\ULA|Add0~44_combout\ & (!\ULA|Add0~43\)) # (!\ULA|Add0~44_combout\ & ((\ULA|Add0~43\) 
-- # (GND)))))
-- \ULA|Add0~46\ = CARRY((\AC|conteudo\(14) & (!\ULA|Add0~44_combout\ & !\ULA|Add0~43\)) # (!\AC|conteudo\(14) & ((!\ULA|Add0~43\) # (!\ULA|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(14),
	datab => \ULA|Add0~44_combout\,
	datad => VCC,
	cin => \ULA|Add0~43\,
	combout => \ULA|Add0~45_combout\,
	cout => \ULA|Add0~46\);

-- Location: LCCOMB_X58_Y30_N16
\ULA|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~48_combout\ = \ffN|conteudo~q\ $ (\ULA|Add0~46\ $ (!\ULA|Add0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ffN|conteudo~q\,
	datad => \ULA|Add0~47_combout\,
	cin => \ULA|Add0~46\,
	combout => \ULA|Add0~48_combout\);

-- Location: LCCOMB_X59_Y30_N28
\ULA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~0_combout\ = (!\UC|opULA[0]~7_combout\ & ((\UC|opULA[1]~6_combout\ & (\AC|conteudo\(14))) # (!\UC|opULA[1]~6_combout\ & ((!\ffN|conteudo~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(14),
	datab => \UC|opULA[1]~6_combout\,
	datac => \ffN|conteudo~q\,
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux0~0_combout\);

-- Location: LCCOMB_X59_Y30_N6
\ULA|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~1_combout\ = (\UC|opULA[2]~4_combout\ & (((\ULA|Mux0~0_combout\)))) # (!\UC|opULA[2]~4_combout\ & (!\UC|opULA[1]~6_combout\ & (\ULA|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[2]~4_combout\,
	datab => \UC|opULA[1]~6_combout\,
	datac => \ULA|Add0~48_combout\,
	datad => \ULA|Mux0~0_combout\,
	combout => \ULA|Mux0~1_combout\);

-- Location: FF_X58_Y30_N31
\AC|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux7~1_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(8));

-- Location: IOIBUF_X29_Y0_N15
\entrada[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(8),
	o => \entrada[8]~input_o\);

-- Location: LCCOMB_X56_Y14_N16
\RDM|conteudo[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[8]~8_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[8]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \entrada[8]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[8]~8_combout\);

-- Location: LCCOMB_X62_Y17_N0
\PC|counter[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[0]~16_combout\ = \PC|counter\(0) $ (VCC)
-- \PC|counter[0]~17\ = CARRY(\PC|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(0),
	datad => VCC,
	combout => \PC|counter[0]~16_combout\,
	cout => \PC|counter[0]~17\);

-- Location: LCCOMB_X61_Y33_N12
\UC|RwriteRDM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~2_combout\ = (!\DECOD|operacao\(14) & (!\DECOD|operacao\(4) & \UC|selectRDM[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(14),
	datac => \DECOD|operacao\(4),
	datad => \UC|selectRDM[1]~2_combout\,
	combout => \UC|RwriteRDM~2_combout\);

-- Location: LCCOMB_X61_Y33_N8
\DECOD|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~1_combout\ = (\RI|conteudo\(9) & !\RI|conteudo\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \DECOD|Decoder0~1_combout\);

-- Location: LCCOMB_X61_Y33_N18
\UC|writeRDM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~6_combout\ = (\UC|RwriteRDM~2_combout\ & (((\DECOD|Decoder0~1_combout\ & !\UC|RwriteRDM~1_combout\)))) # (!\UC|RwriteRDM~2_combout\ & (((\DECOD|Decoder0~1_combout\)) # (!\DECOD|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~2_combout\,
	datab => \DECOD|Decoder0~0_combout\,
	datac => \DECOD|Decoder0~1_combout\,
	datad => \UC|RwriteRDM~1_combout\,
	combout => \UC|writeRDM~6_combout\);

-- Location: LCCOMB_X60_Y33_N28
\UC|got0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~0_combout\ = (\DECOD|operacao\(5) & (((!\ffN|conteudo~q\ & \DECOD|operacao\(6))) # (!\ffZ|conteudo~q\))) # (!\DECOD|operacao\(5) & (((!\ffN|conteudo~q\ & \DECOD|operacao\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(5),
	datab => \ffZ|conteudo~q\,
	datac => \ffN|conteudo~q\,
	datad => \DECOD|operacao\(6),
	combout => \UC|got0~0_combout\);

-- Location: LCCOMB_X61_Y33_N26
\UC|got0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~1_combout\ = (!\RI|conteudo\(10) & (\UC|t3~q\ & \UC|got0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(10),
	datac => \UC|t3~q\,
	datad => \UC|got0~0_combout\,
	combout => \UC|got0~1_combout\);

-- Location: LCCOMB_X62_Y33_N24
\UC|incrementPC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|incrementPC~0_combout\ = (\UC|RwriteRDM~0_combout\ & ((\DECOD|operacao\(6)) # ((\DECOD|operacao\(7)) # (\DECOD|operacao\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(6),
	datab => \DECOD|operacao\(7),
	datac => \DECOD|operacao\(5),
	datad => \UC|RwriteRDM~0_combout\,
	combout => \UC|incrementPC~0_combout\);

-- Location: LCCOMB_X61_Y33_N28
\UC|incrementPC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|incrementPC~1_combout\ = (\UC|t1~q\) # ((\UC|got0~1_combout\) # (\UC|incrementPC~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datac => \UC|got0~1_combout\,
	datad => \UC|incrementPC~0_combout\,
	combout => \UC|incrementPC~1_combout\);

-- Location: LCCOMB_X61_Y33_N6
\UC|incrementPC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|incrementPC~2_combout\ = (\UC|incrementPC~1_combout\) # ((\UC|t4~q\ & \UC|writeRDM~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|writeRDM~6_combout\,
	datad => \UC|incrementPC~1_combout\,
	combout => \UC|incrementPC~2_combout\);

-- Location: FF_X62_Y17_N1
\PC|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[0]~16_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(0));

-- Location: LCCOMB_X62_Y17_N2
\PC|counter[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[1]~18_combout\ = (\PC|counter\(1) & (!\PC|counter[0]~17\)) # (!\PC|counter\(1) & ((\PC|counter[0]~17\) # (GND)))
-- \PC|counter[1]~19\ = CARRY((!\PC|counter[0]~17\) # (!\PC|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(1),
	datad => VCC,
	cin => \PC|counter[0]~17\,
	combout => \PC|counter[1]~18_combout\,
	cout => \PC|counter[1]~19\);

-- Location: FF_X62_Y17_N3
\PC|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[1]~18_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(1));

-- Location: LCCOMB_X62_Y17_N4
\PC|counter[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[2]~20_combout\ = (\PC|counter\(2) & (\PC|counter[1]~19\ $ (GND))) # (!\PC|counter\(2) & (!\PC|counter[1]~19\ & VCC))
-- \PC|counter[2]~21\ = CARRY((\PC|counter\(2) & !\PC|counter[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(2),
	datad => VCC,
	cin => \PC|counter[1]~19\,
	combout => \PC|counter[2]~20_combout\,
	cout => \PC|counter[2]~21\);

-- Location: FF_X62_Y17_N5
\PC|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[2]~20_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(2));

-- Location: LCCOMB_X62_Y17_N6
\PC|counter[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[3]~22_combout\ = (\PC|counter\(3) & (!\PC|counter[2]~21\)) # (!\PC|counter\(3) & ((\PC|counter[2]~21\) # (GND)))
-- \PC|counter[3]~23\ = CARRY((!\PC|counter[2]~21\) # (!\PC|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(3),
	datad => VCC,
	cin => \PC|counter[2]~21\,
	combout => \PC|counter[3]~22_combout\,
	cout => \PC|counter[3]~23\);

-- Location: FF_X62_Y17_N7
\PC|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[3]~22_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(3));

-- Location: LCCOMB_X62_Y17_N8
\PC|counter[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[4]~24_combout\ = (\PC|counter\(4) & (\PC|counter[3]~23\ $ (GND))) # (!\PC|counter\(4) & (!\PC|counter[3]~23\ & VCC))
-- \PC|counter[4]~25\ = CARRY((\PC|counter\(4) & !\PC|counter[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(4),
	datad => VCC,
	cin => \PC|counter[3]~23\,
	combout => \PC|counter[4]~24_combout\,
	cout => \PC|counter[4]~25\);

-- Location: FF_X62_Y17_N9
\PC|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[4]~24_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(4));

-- Location: LCCOMB_X62_Y17_N10
\PC|counter[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[5]~26_combout\ = (\PC|counter\(5) & (!\PC|counter[4]~25\)) # (!\PC|counter\(5) & ((\PC|counter[4]~25\) # (GND)))
-- \PC|counter[5]~27\ = CARRY((!\PC|counter[4]~25\) # (!\PC|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(5),
	datad => VCC,
	cin => \PC|counter[4]~25\,
	combout => \PC|counter[5]~26_combout\,
	cout => \PC|counter[5]~27\);

-- Location: FF_X62_Y17_N11
\PC|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[5]~26_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(5));

-- Location: LCCOMB_X62_Y17_N12
\PC|counter[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[6]~28_combout\ = (\PC|counter\(6) & (\PC|counter[5]~27\ $ (GND))) # (!\PC|counter\(6) & (!\PC|counter[5]~27\ & VCC))
-- \PC|counter[6]~29\ = CARRY((\PC|counter\(6) & !\PC|counter[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(6),
	datad => VCC,
	cin => \PC|counter[5]~27\,
	combout => \PC|counter[6]~28_combout\,
	cout => \PC|counter[6]~29\);

-- Location: FF_X62_Y17_N13
\PC|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[6]~28_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(6));

-- Location: LCCOMB_X62_Y17_N14
\PC|counter[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[7]~30_combout\ = (\PC|counter\(7) & (!\PC|counter[6]~29\)) # (!\PC|counter\(7) & ((\PC|counter[6]~29\) # (GND)))
-- \PC|counter[7]~31\ = CARRY((!\PC|counter[6]~29\) # (!\PC|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(7),
	datad => VCC,
	cin => \PC|counter[6]~29\,
	combout => \PC|counter[7]~30_combout\,
	cout => \PC|counter[7]~31\);

-- Location: FF_X62_Y17_N15
\PC|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[7]~30_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(7));

-- Location: LCCOMB_X62_Y17_N16
\PC|counter[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[8]~32_combout\ = (\PC|counter\(8) & (\PC|counter[7]~31\ $ (GND))) # (!\PC|counter\(8) & (!\PC|counter[7]~31\ & VCC))
-- \PC|counter[8]~33\ = CARRY((\PC|counter\(8) & !\PC|counter[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(8),
	datad => VCC,
	cin => \PC|counter[7]~31\,
	combout => \PC|counter[8]~32_combout\,
	cout => \PC|counter[8]~33\);

-- Location: FF_X62_Y17_N17
\PC|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[8]~32_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(8));

-- Location: LCCOMB_X62_Y17_N18
\PC|counter[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[9]~34_combout\ = (\PC|counter\(9) & (!\PC|counter[8]~33\)) # (!\PC|counter\(9) & ((\PC|counter[8]~33\) # (GND)))
-- \PC|counter[9]~35\ = CARRY((!\PC|counter[8]~33\) # (!\PC|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(9),
	datad => VCC,
	cin => \PC|counter[8]~33\,
	combout => \PC|counter[9]~34_combout\,
	cout => \PC|counter[9]~35\);

-- Location: FF_X62_Y17_N19
\PC|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[9]~34_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(9));

-- Location: LCCOMB_X62_Y17_N20
\PC|counter[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[10]~36_combout\ = (\PC|counter\(10) & (\PC|counter[9]~35\ $ (GND))) # (!\PC|counter\(10) & (!\PC|counter[9]~35\ & VCC))
-- \PC|counter[10]~37\ = CARRY((\PC|counter\(10) & !\PC|counter[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(10),
	datad => VCC,
	cin => \PC|counter[9]~35\,
	combout => \PC|counter[10]~36_combout\,
	cout => \PC|counter[10]~37\);

-- Location: FF_X62_Y17_N21
\PC|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[10]~36_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(10));

-- Location: LCCOMB_X62_Y17_N22
\PC|counter[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[11]~38_combout\ = (\PC|counter\(11) & (!\PC|counter[10]~37\)) # (!\PC|counter\(11) & ((\PC|counter[10]~37\) # (GND)))
-- \PC|counter[11]~39\ = CARRY((!\PC|counter[10]~37\) # (!\PC|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(11),
	datad => VCC,
	cin => \PC|counter[10]~37\,
	combout => \PC|counter[11]~38_combout\,
	cout => \PC|counter[11]~39\);

-- Location: FF_X62_Y17_N23
\PC|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[11]~38_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(11));

-- Location: LCCOMB_X62_Y17_N24
\PC|counter[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[12]~40_combout\ = (\PC|counter\(12) & (\PC|counter[11]~39\ $ (GND))) # (!\PC|counter\(12) & (!\PC|counter[11]~39\ & VCC))
-- \PC|counter[12]~41\ = CARRY((\PC|counter\(12) & !\PC|counter[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(12),
	datad => VCC,
	cin => \PC|counter[11]~39\,
	combout => \PC|counter[12]~40_combout\,
	cout => \PC|counter[12]~41\);

-- Location: FF_X62_Y17_N25
\PC|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[12]~40_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(12));

-- Location: LCCOMB_X62_Y17_N26
\PC|counter[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[13]~42_combout\ = (\PC|counter\(13) & (!\PC|counter[12]~41\)) # (!\PC|counter\(13) & ((\PC|counter[12]~41\) # (GND)))
-- \PC|counter[13]~43\ = CARRY((!\PC|counter[12]~41\) # (!\PC|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(13),
	datad => VCC,
	cin => \PC|counter[12]~41\,
	combout => \PC|counter[13]~42_combout\,
	cout => \PC|counter[13]~43\);

-- Location: FF_X62_Y17_N27
\PC|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[13]~42_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(13));

-- Location: LCCOMB_X62_Y17_N28
\PC|counter[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[14]~44_combout\ = (\PC|counter\(14) & (\PC|counter[13]~43\ $ (GND))) # (!\PC|counter\(14) & (!\PC|counter[13]~43\ & VCC))
-- \PC|counter[14]~45\ = CARRY((\PC|counter\(14) & !\PC|counter[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(14),
	datad => VCC,
	cin => \PC|counter[13]~43\,
	combout => \PC|counter[14]~44_combout\,
	cout => \PC|counter[14]~45\);

-- Location: FF_X62_Y17_N29
\PC|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[14]~44_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(14));

-- Location: LCCOMB_X61_Y17_N28
\muxREM|q[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[14]~14_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(14)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(14),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(14),
	combout => \muxREM|q[14]~14_combout\);

-- Location: LCCOMB_X61_Y33_N24
\UC|RwriteREM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteREM~3_combout\ = (\UC|t5~q\ & (!\RI|conteudo\(10) & (!\RI|conteudo\(9) & !\UC|RwriteRDM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t5~q\,
	datab => \RI|conteudo\(10),
	datac => \RI|conteudo\(9),
	datad => \UC|RwriteRDM~2_combout\,
	combout => \UC|RwriteREM~3_combout\);

-- Location: LCCOMB_X62_Y33_N14
\UC|RwriteREM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteREM~2_combout\ = (\RI|conteudo\(10) & (\UC|t4~q\ & (!\RI|conteudo\(9) & \DECOD|operacao\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|t4~q\,
	datac => \RI|conteudo\(9),
	datad => \DECOD|operacao\(14),
	combout => \UC|RwriteREM~2_combout\);

-- Location: LCCOMB_X61_Y33_N20
\UC|writeREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~0_combout\ = (\DECOD|Decoder0~1_combout\ & (\UC|RwriteRDM~3_combout\ & ((\UC|t7~q\) # (\UC|t5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \DECOD|Decoder0~1_combout\,
	datac => \UC|t5~q\,
	datad => \UC|RwriteRDM~3_combout\,
	combout => \UC|writeREM~0_combout\);

-- Location: LCCOMB_X61_Y33_N30
\UC|writeREM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~1_combout\ = (\UC|selectREM~1_combout\) # ((\UC|RwriteREM~3_combout\) # ((\UC|RwriteREM~2_combout\) # (\UC|writeREM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectREM~1_combout\,
	datab => \UC|RwriteREM~3_combout\,
	datac => \UC|RwriteREM~2_combout\,
	datad => \UC|writeREM~0_combout\,
	combout => \UC|writeREM~1_combout\);

-- Location: FF_X61_Y17_N29
\REM|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[14]~14_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(14));

-- Location: FF_X59_Y17_N17
\MEM|ram_rtl_0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X61_Y17_N30
\muxREM|q[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[13]~13_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(13))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(13),
	datab => \RDM|conteudo\(13),
	datac => \UC|selectREM~1_combout\,
	combout => \muxREM|q[13]~13_combout\);

-- Location: FF_X61_Y17_N31
\REM|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[13]~13_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(13));

-- Location: LCCOMB_X63_Y14_N2
\MEM|ram_rtl_0|auto_generated|address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\ = \REM|conteudo\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(13),
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X63_Y14_N3
\MEM|ram_rtl_0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X59_Y33_N4
\UC|writeMEM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~1_combout\ = (\UC|t9~q\) # ((\UC|t4~q\ & (!\RI|conteudo\(9) & \RI|conteudo\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \RI|conteudo\(9),
	datac => \UC|t9~q\,
	datad => \RI|conteudo\(10),
	combout => \UC|writeMEM~1_combout\);

-- Location: LCCOMB_X59_Y33_N26
\UC|writeMEM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~0_combout\ = (!\DECOD|Decoder0~0_combout\ & (\UC|t7~q\ & ((\DECOD|operacao\(14)) # (\DECOD|operacao\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \UC|t7~q\,
	datac => \DECOD|operacao\(14),
	datad => \DECOD|operacao\(4),
	combout => \UC|writeMEM~0_combout\);

-- Location: LCCOMB_X59_Y33_N28
\UC|got0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~2_combout\ = (\RI|conteudo\(10) & (\DECOD|operacao\(14) & (!\RI|conteudo\(9) & \UC|t6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \DECOD|operacao\(14),
	datac => \RI|conteudo\(9),
	datad => \UC|t6~q\,
	combout => \UC|got0~2_combout\);

-- Location: LCCOMB_X59_Y33_N14
\UC|writeMEM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~2_combout\ = (\UC|writeMEM~0_combout\) # ((\UC|got0~2_combout\) # ((\UC|writeMEM~1_combout\ & \DECOD|operacao\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeMEM~1_combout\,
	datab => \DECOD|operacao\(4),
	datac => \UC|writeMEM~0_combout\,
	datad => \UC|got0~2_combout\,
	combout => \UC|writeMEM~2_combout\);

-- Location: LCCOMB_X59_Y17_N24
\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\ = (\REM|conteudo\(15) & (\REM|conteudo\(13) & (\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(15),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\);

-- Location: LCCOMB_X59_Y17_N6
\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\REM|conteudo\(13) & (\REM|conteudo\(14) & \REM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: LCCOMB_X61_Y17_N20
\muxREM|q[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[0]~0_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(0))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectREM~1_combout\,
	datac => \PC|counter\(0),
	datad => \RDM|conteudo\(0),
	combout => \muxREM|q[0]~0_combout\);

-- Location: FF_X61_Y17_N21
\REM|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[0]~0_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(0));

-- Location: IOIBUF_X56_Y73_N22
\entrada[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(1),
	o => \entrada[1]~input_o\);

-- Location: IOIBUF_X115_Y27_N8
\entrada[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(2),
	o => \entrada[2]~input_o\);

-- Location: LCCOMB_X59_Y27_N0
\RDM|conteudo[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[2]~2_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[2]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \UC|selectRDM[0]~4_combout\,
	datad => \entrada[2]~input_o\,
	combout => \RDM|conteudo[2]~2_combout\);

-- Location: LCCOMB_X59_Y17_N28
\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\ = (\REM|conteudo\(15) & (!\REM|conteudo\(13) & (!\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(15),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\);

-- Location: LCCOMB_X59_Y17_N26
\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\REM|conteudo\(13) & (!\REM|conteudo\(14) & \REM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: LCCOMB_X61_Y17_N8
\muxREM|q[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[2]~2_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(2)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(2),
	combout => \muxREM|q[2]~2_combout\);

-- Location: FF_X61_Y17_N9
\REM|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[2]~2_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(2));

-- Location: IOIBUF_X115_Y31_N1
\entrada[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(4),
	o => \entrada[4]~input_o\);

-- Location: LCCOMB_X58_Y31_N0
\RDM|conteudo[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[4]~4_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[4]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \entrada[4]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[4]~4_combout\);

-- Location: LCCOMB_X61_Y17_N4
\muxREM|q[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[4]~4_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(4)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectREM~1_combout\,
	datab => \RDM|conteudo\(4),
	datac => \PC|counter\(4),
	combout => \muxREM|q[4]~4_combout\);

-- Location: FF_X61_Y17_N5
\REM|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[4]~4_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(4));

-- Location: IOIBUF_X27_Y0_N22
\entrada[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(6),
	o => \entrada[6]~input_o\);

-- Location: LCCOMB_X55_Y15_N24
\RDM|conteudo[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[6]~6_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[6]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[6]~input_o\,
	datac => \AC|conteudo\(6),
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[6]~6_combout\);

-- Location: LCCOMB_X63_Y15_N0
\RDM|conteudo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[6]~feeder_combout\ = \RDM|conteudo[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo[6]~6_combout\,
	combout => \RDM|conteudo[6]~feeder_combout\);

-- Location: LCCOMB_X61_Y17_N12
\muxREM|q[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[6]~6_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(6)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(6),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(6),
	combout => \muxREM|q[6]~6_combout\);

-- Location: FF_X61_Y17_N13
\REM|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[6]~6_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(6));

-- Location: IOIBUF_X23_Y0_N22
\entrada[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(7),
	o => \entrada[7]~input_o\);

-- Location: LCCOMB_X57_Y32_N24
\ULA|Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~10_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(8))))) # (!\UC|opULA[0]~1_combout\ & ((\UC|opULA[0]~2_combout\ & ((\AC|conteudo\(8)))) # (!\UC|opULA[0]~2_combout\ & (\AC|conteudo\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \UC|opULA[0]~2_combout\,
	datac => \AC|conteudo\(6),
	datad => \AC|conteudo\(8),
	combout => \ULA|Mux8~10_combout\);

-- Location: LCCOMB_X57_Y32_N10
\ULA|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~6_combout\ = (\UC|opULA[0]~7_combout\ & ((\UC|opULA[1]~6_combout\) # (\AC|conteudo\(7) $ (!\ULA|Mux8~10_combout\)))) # (!\UC|opULA[0]~7_combout\ & (\UC|opULA[1]~6_combout\ & (\AC|conteudo\(7) $ (!\ULA|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \UC|opULA[0]~7_combout\,
	datac => \UC|opULA[1]~6_combout\,
	datad => \ULA|Mux8~10_combout\,
	combout => \ULA|Mux8~6_combout\);

-- Location: LCCOMB_X57_Y32_N4
\ULA|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~7_combout\ = \AC|conteudo\(7) $ (((!\ULA|Mux8~4_combout\ & \ULA|Mux8~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Mux8~6_combout\,
	combout => \ULA|Mux8~7_combout\);

-- Location: LCCOMB_X58_Y30_N26
\ULA|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~23_combout\ = \RDM|conteudo\(7) $ (((\UC|opULA[0]~2_combout\) # (\UC|opULA[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~2_combout\,
	datac => \UC|opULA[0]~1_combout\,
	datad => \RDM|conteudo\(7),
	combout => \ULA|Add0~23_combout\);

-- Location: LCCOMB_X59_Y32_N30
\ULA|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~20_combout\ = \RDM|conteudo\(6) $ (((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~1_combout\,
	datac => \RDM|conteudo\(6),
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~20_combout\);

-- Location: LCCOMB_X58_Y31_N6
\ULA|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~17_combout\ = \RDM|conteudo\(5) $ (((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datac => \RDM|conteudo\(5),
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~17_combout\);

-- Location: LCCOMB_X58_Y31_N8
\ULA|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~14_combout\ = \RDM|conteudo\(4) $ (((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(4),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~14_combout\);

-- Location: LCCOMB_X59_Y31_N24
\ULA|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~11_combout\ = \RDM|conteudo\(3) $ (((\UC|opULA[0]~2_combout\) # ((\DECOD|operacao\(2) & \UC|RwriteAC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \DECOD|operacao\(2),
	datac => \UC|RwriteAC~0_combout\,
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~11_combout\);

-- Location: LCCOMB_X58_Y31_N2
\ULA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~8_combout\ = \RDM|conteudo\(2) $ (((\UC|opULA[0]~2_combout\) # ((\DECOD|operacao\(2) & \UC|RwriteAC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \DECOD|operacao\(2),
	datac => \UC|RwriteAC~0_combout\,
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~8_combout\);

-- Location: LCCOMB_X58_Y31_N4
\ULA|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~5_combout\ = \RDM|conteudo\(1) $ (((\UC|opULA[0]~2_combout\) # ((\DECOD|operacao\(2) & \UC|RwriteAC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(1),
	datab => \DECOD|operacao\(2),
	datac => \UC|RwriteAC~0_combout\,
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~5_combout\);

-- Location: LCCOMB_X58_Y31_N10
\ULA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~0_combout\ = \RDM|conteudo\(0) $ (((\UC|opULA[0]~2_combout\) # ((\DECOD|operacao\(2) & \UC|RwriteAC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datab => \DECOD|operacao\(2),
	datac => \UC|RwriteAC~0_combout\,
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Add0~0_combout\);

-- Location: LCCOMB_X58_Y31_N16
\ULA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~2_cout\ = CARRY((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \UC|opULA[0]~2_combout\,
	datad => VCC,
	cout => \ULA|Add0~2_cout\);

-- Location: LCCOMB_X58_Y31_N18
\ULA|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~3_combout\ = (\ULA|Add0~0_combout\ & ((\AC|conteudo\(0) & (\ULA|Add0~2_cout\ & VCC)) # (!\AC|conteudo\(0) & (!\ULA|Add0~2_cout\)))) # (!\ULA|Add0~0_combout\ & ((\AC|conteudo\(0) & (!\ULA|Add0~2_cout\)) # (!\AC|conteudo\(0) & ((\ULA|Add0~2_cout\) 
-- # (GND)))))
-- \ULA|Add0~4\ = CARRY((\ULA|Add0~0_combout\ & (!\AC|conteudo\(0) & !\ULA|Add0~2_cout\)) # (!\ULA|Add0~0_combout\ & ((!\ULA|Add0~2_cout\) # (!\AC|conteudo\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~0_combout\,
	datab => \AC|conteudo\(0),
	datad => VCC,
	cin => \ULA|Add0~2_cout\,
	combout => \ULA|Add0~3_combout\,
	cout => \ULA|Add0~4\);

-- Location: LCCOMB_X58_Y31_N20
\ULA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~6_combout\ = ((\AC|conteudo\(1) $ (\ULA|Add0~5_combout\ $ (!\ULA|Add0~4\)))) # (GND)
-- \ULA|Add0~7\ = CARRY((\AC|conteudo\(1) & ((\ULA|Add0~5_combout\) # (!\ULA|Add0~4\))) # (!\AC|conteudo\(1) & (\ULA|Add0~5_combout\ & !\ULA|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(1),
	datab => \ULA|Add0~5_combout\,
	datad => VCC,
	cin => \ULA|Add0~4\,
	combout => \ULA|Add0~6_combout\,
	cout => \ULA|Add0~7\);

-- Location: LCCOMB_X58_Y31_N22
\ULA|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~9_combout\ = (\AC|conteudo\(2) & ((\ULA|Add0~8_combout\ & (\ULA|Add0~7\ & VCC)) # (!\ULA|Add0~8_combout\ & (!\ULA|Add0~7\)))) # (!\AC|conteudo\(2) & ((\ULA|Add0~8_combout\ & (!\ULA|Add0~7\)) # (!\ULA|Add0~8_combout\ & ((\ULA|Add0~7\) # (GND)))))
-- \ULA|Add0~10\ = CARRY((\AC|conteudo\(2) & (!\ULA|Add0~8_combout\ & !\ULA|Add0~7\)) # (!\AC|conteudo\(2) & ((!\ULA|Add0~7\) # (!\ULA|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \ULA|Add0~8_combout\,
	datad => VCC,
	cin => \ULA|Add0~7\,
	combout => \ULA|Add0~9_combout\,
	cout => \ULA|Add0~10\);

-- Location: LCCOMB_X58_Y31_N24
\ULA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~12_combout\ = ((\AC|conteudo\(3) $ (\ULA|Add0~11_combout\ $ (!\ULA|Add0~10\)))) # (GND)
-- \ULA|Add0~13\ = CARRY((\AC|conteudo\(3) & ((\ULA|Add0~11_combout\) # (!\ULA|Add0~10\))) # (!\AC|conteudo\(3) & (\ULA|Add0~11_combout\ & !\ULA|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(3),
	datab => \ULA|Add0~11_combout\,
	datad => VCC,
	cin => \ULA|Add0~10\,
	combout => \ULA|Add0~12_combout\,
	cout => \ULA|Add0~13\);

-- Location: LCCOMB_X58_Y31_N26
\ULA|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~15_combout\ = (\AC|conteudo\(4) & ((\ULA|Add0~14_combout\ & (\ULA|Add0~13\ & VCC)) # (!\ULA|Add0~14_combout\ & (!\ULA|Add0~13\)))) # (!\AC|conteudo\(4) & ((\ULA|Add0~14_combout\ & (!\ULA|Add0~13\)) # (!\ULA|Add0~14_combout\ & ((\ULA|Add0~13\) # 
-- (GND)))))
-- \ULA|Add0~16\ = CARRY((\AC|conteudo\(4) & (!\ULA|Add0~14_combout\ & !\ULA|Add0~13\)) # (!\AC|conteudo\(4) & ((!\ULA|Add0~13\) # (!\ULA|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \ULA|Add0~14_combout\,
	datad => VCC,
	cin => \ULA|Add0~13\,
	combout => \ULA|Add0~15_combout\,
	cout => \ULA|Add0~16\);

-- Location: LCCOMB_X58_Y31_N28
\ULA|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~18_combout\ = ((\ULA|Add0~17_combout\ $ (\AC|conteudo\(5) $ (!\ULA|Add0~16\)))) # (GND)
-- \ULA|Add0~19\ = CARRY((\ULA|Add0~17_combout\ & ((\AC|conteudo\(5)) # (!\ULA|Add0~16\))) # (!\ULA|Add0~17_combout\ & (\AC|conteudo\(5) & !\ULA|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~17_combout\,
	datab => \AC|conteudo\(5),
	datad => VCC,
	cin => \ULA|Add0~16\,
	combout => \ULA|Add0~18_combout\,
	cout => \ULA|Add0~19\);

-- Location: LCCOMB_X58_Y31_N30
\ULA|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~21_combout\ = (\AC|conteudo\(6) & ((\ULA|Add0~20_combout\ & (\ULA|Add0~19\ & VCC)) # (!\ULA|Add0~20_combout\ & (!\ULA|Add0~19\)))) # (!\AC|conteudo\(6) & ((\ULA|Add0~20_combout\ & (!\ULA|Add0~19\)) # (!\ULA|Add0~20_combout\ & ((\ULA|Add0~19\) # 
-- (GND)))))
-- \ULA|Add0~22\ = CARRY((\AC|conteudo\(6) & (!\ULA|Add0~20_combout\ & !\ULA|Add0~19\)) # (!\AC|conteudo\(6) & ((!\ULA|Add0~19\) # (!\ULA|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(6),
	datab => \ULA|Add0~20_combout\,
	datad => VCC,
	cin => \ULA|Add0~19\,
	combout => \ULA|Add0~21_combout\,
	cout => \ULA|Add0~22\);

-- Location: LCCOMB_X58_Y30_N0
\ULA|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~24_combout\ = ((\ULA|Add0~23_combout\ $ (\AC|conteudo\(7) $ (!\ULA|Add0~22\)))) # (GND)
-- \ULA|Add0~25\ = CARRY((\ULA|Add0~23_combout\ & ((\AC|conteudo\(7)) # (!\ULA|Add0~22\))) # (!\ULA|Add0~23_combout\ & (\AC|conteudo\(7) & !\ULA|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~23_combout\,
	datab => \AC|conteudo\(7),
	datad => VCC,
	cin => \ULA|Add0~22\,
	combout => \ULA|Add0~24_combout\,
	cout => \ULA|Add0~25\);

-- Location: LCCOMB_X57_Y30_N2
\ULA|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~5_combout\ = (\ULA|Mux8~4_combout\ & (\RDM|conteudo\(7))) # (!\ULA|Mux8~4_combout\ & ((\ULA|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datac => \ULA|Add0~24_combout\,
	datad => \ULA|Mux8~4_combout\,
	combout => \ULA|Mux8~5_combout\);

-- Location: LCCOMB_X56_Y30_N24
\ULA|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~8_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux8~7_combout\ & (\ULA|Mux8~4_combout\)) # (!\ULA|Mux8~7_combout\ & ((\ULA|Mux8~5_combout\) # (!\ULA|Mux8~4_combout\))))) # (!\ULA|Mux8~9_combout\ & (\ULA|Mux8~5_combout\ & ((\ULA|Mux8~7_combout\) # 
-- (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~7_combout\,
	datab => \ULA|Mux8~4_combout\,
	datac => \ULA|Mux8~9_combout\,
	datad => \ULA|Mux8~5_combout\,
	combout => \ULA|Mux8~8_combout\);

-- Location: LCCOMB_X56_Y30_N26
\AC|conteudo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AC|conteudo[7]~feeder_combout\ = \ULA|Mux8~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|Mux8~8_combout\,
	combout => \AC|conteudo[7]~feeder_combout\);

-- Location: FF_X56_Y30_N27
\AC|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \AC|conteudo[7]~feeder_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(7));

-- Location: LCCOMB_X53_Y14_N12
\RDM|conteudo[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[7]~7_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[7]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[7]~input_o\,
	datab => \AC|conteudo\(7),
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[7]~7_combout\);

-- Location: LCCOMB_X59_Y17_N20
\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\ = (\REM|conteudo\(15) & (!\REM|conteudo\(13) & (\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(15),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\);

-- Location: LCCOMB_X59_Y17_N14
\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\ = (!\REM|conteudo\(13) & (\REM|conteudo\(14) & \REM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\);

-- Location: LCCOMB_X61_Y17_N16
\muxREM|q[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[8]~8_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(8)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(8),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(8),
	combout => \muxREM|q[8]~8_combout\);

-- Location: FF_X61_Y17_N17
\REM|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[8]~8_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(8));

-- Location: LCCOMB_X61_Y17_N2
\muxREM|q[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[9]~9_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(9)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(9),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(9),
	combout => \muxREM|q[9]~9_combout\);

-- Location: FF_X61_Y17_N3
\REM|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[9]~9_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(9));

-- Location: LCCOMB_X61_Y17_N24
\muxREM|q[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[10]~10_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(10))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(10),
	datac => \UC|selectREM~1_combout\,
	datad => \RDM|conteudo\(10),
	combout => \muxREM|q[10]~10_combout\);

-- Location: FF_X61_Y17_N25
\REM|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[10]~10_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(10));

-- Location: LCCOMB_X61_Y17_N10
\muxREM|q[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[11]~11_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(11)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(11),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(11),
	combout => \muxREM|q[11]~11_combout\);

-- Location: FF_X61_Y17_N11
\REM|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[11]~11_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(11));

-- Location: LCCOMB_X61_Y17_N0
\muxREM|q[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[12]~12_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(12)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(12),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(12),
	combout => \muxREM|q[12]~12_combout\);

-- Location: FF_X61_Y17_N1
\REM|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[12]~12_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(12));

-- Location: M9K_X51_Y3_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y9_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N24
\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout\);

-- Location: LCCOMB_X59_Y17_N4
\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\ = (!\REM|conteudo\(15) & (\REM|conteudo\(13) & (\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(15),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\);

-- Location: LCCOMB_X59_Y17_N18
\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (\REM|conteudo\(13) & (\REM|conteudo\(14) & !\REM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: M9K_X51_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y17_N12
\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\ = (!\REM|conteudo\(15) & (!\REM|conteudo\(13) & (\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(15),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\);

-- Location: LCCOMB_X59_Y17_N30
\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (!\REM|conteudo\(13) & (\REM|conteudo\(14) & !\REM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M9K_X51_Y16_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N26
\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout\);

-- Location: LCCOMB_X59_Y17_N22
\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\ = (!\REM|conteudo\(15) & (\REM|conteudo\(13) & (!\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(15),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\);

-- Location: LCCOMB_X59_Y17_N16
\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (\REM|conteudo\(13) & (!\REM|conteudo\(14) & !\REM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: M9K_X51_Y11_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y17_N0
\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\ = (!\REM|conteudo\(15) & (!\REM|conteudo\(13) & (!\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(15),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\);

-- Location: LCCOMB_X59_Y17_N2
\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3) = (!\REM|conteudo\(13) & (!\REM|conteudo\(14) & !\REM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3));

-- Location: M9K_X51_Y10_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N28
\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout\);

-- Location: LCCOMB_X52_Y14_N8
\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout\);

-- Location: M9K_X51_Y8_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y17_N8
\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\ = (\REM|conteudo\(15) & (\REM|conteudo\(13) & (!\REM|conteudo\(14) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(15),
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\);

-- Location: LCCOMB_X59_Y17_N10
\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (\REM|conteudo\(13) & (!\REM|conteudo\(14) & \REM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REM|conteudo\(13),
	datac => \REM|conteudo\(14),
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: M9K_X51_Y1_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N18
\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout\);

-- Location: LCCOMB_X52_Y14_N6
\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout\);

-- Location: LCCOMB_X62_Y33_N20
\DECOD|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~2_combout\ = (!\RI|conteudo\(9) & \RI|conteudo\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \DECOD|Decoder0~2_combout\);

-- Location: LCCOMB_X62_Y33_N0
\UC|selectRDM[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~5_combout\ = (!\UC|selectRDM[1]~2_combout\ & (((\UC|t4~q\ & \DECOD|Decoder0~2_combout\)) # (!\UC|selectRDM[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \DECOD|Decoder0~2_combout\,
	datac => \UC|selectRDM[1]~2_combout\,
	datad => \UC|selectRDM[0]~3_combout\,
	combout => \UC|selectRDM[1]~5_combout\);

-- Location: LCCOMB_X62_Y33_N8
\UC|selectRDM[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~7_combout\ = (!\RI|conteudo\(10) & ((\UC|t4~q\) # ((\RI|conteudo\(9) & \UC|t6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datac => \UC|t4~q\,
	datad => \UC|t6~q\,
	combout => \UC|selectRDM[1]~7_combout\);

-- Location: LCCOMB_X62_Y33_N16
\UC|selectRDM[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~9_combout\ = (!\RI|conteudo\(10) & (!\UC|RwriteRDM~1_combout\ & (\RI|conteudo\(9) & \UC|t8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|RwriteRDM~1_combout\,
	datac => \RI|conteudo\(9),
	datad => \UC|t8~q\,
	combout => \UC|selectRDM[1]~9_combout\);

-- Location: LCCOMB_X62_Y33_N2
\UC|selectRDM[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~6_combout\ = (\UC|t1~q\) # ((\UC|selectRDM[1]~9_combout\) # ((\DECOD|operacao\(14) & \UC|RwriteRDM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(14),
	datab => \UC|t1~q\,
	datac => \UC|RwriteRDM~0_combout\,
	datad => \UC|selectRDM[1]~9_combout\,
	combout => \UC|selectRDM[1]~6_combout\);

-- Location: LCCOMB_X62_Y33_N10
\UC|selectRDM[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~8_combout\ = (\UC|selectRDM[1]~5_combout\) # ((\UC|selectRDM[1]~6_combout\) # ((\UC|RwriteRDM~3_combout\ & \UC|selectRDM[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~3_combout\,
	datab => \UC|selectRDM[1]~5_combout\,
	datac => \UC|selectRDM[1]~7_combout\,
	datad => \UC|selectRDM[1]~6_combout\,
	combout => \UC|selectRDM[1]~8_combout\);

-- Location: LCCOMB_X61_Y33_N2
\UC|writeRDM~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~9_combout\ = (\RI|conteudo\(10) & (((!\RI|conteudo\(9) & !\UC|selectRDM[1]~2_combout\)))) # (!\RI|conteudo\(10) & (\UC|RwriteRDM~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|RwriteRDM~3_combout\,
	datac => \RI|conteudo\(9),
	datad => \UC|selectRDM[1]~2_combout\,
	combout => \UC|writeRDM~9_combout\);

-- Location: LCCOMB_X61_Y33_N4
\UC|writeRDM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~3_combout\ = (\UC|t8~q\ & (\DECOD|Decoder0~1_combout\ & ((!\UC|RwriteRDM~2_combout\) # (!\UC|writeRDM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t8~q\,
	datab => \UC|writeRDM~2_combout\,
	datac => \DECOD|Decoder0~1_combout\,
	datad => \UC|RwriteRDM~2_combout\,
	combout => \UC|writeRDM~3_combout\);

-- Location: LCCOMB_X62_Y33_N6
\UC|writeRDM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~5_combout\ = (\UC|t1~q\) # ((\DECOD|operacao\(14) & (\UC|t5~q\ & \DECOD|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(14),
	datab => \UC|t1~q\,
	datac => \UC|t5~q\,
	datad => \DECOD|Decoder0~2_combout\,
	combout => \UC|writeRDM~5_combout\);

-- Location: LCCOMB_X62_Y33_N4
\UC|writeRDM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~4_combout\ = (\UC|t3~q\ & (\DECOD|Decoder0~2_combout\ & ((\DECOD|operacao\(4)) # (\DECOD|operacao\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datab => \DECOD|Decoder0~2_combout\,
	datac => \DECOD|operacao\(4),
	datad => \DECOD|operacao\(14),
	combout => \UC|writeRDM~4_combout\);

-- Location: LCCOMB_X61_Y33_N0
\UC|writeRDM~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~7_combout\ = (\UC|writeRDM~5_combout\) # ((\UC|writeRDM~4_combout\) # ((\UC|writeRDM~6_combout\ & \UC|t6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeRDM~5_combout\,
	datab => \UC|writeRDM~6_combout\,
	datac => \UC|t6~q\,
	datad => \UC|writeRDM~4_combout\,
	combout => \UC|writeRDM~7_combout\);

-- Location: LCCOMB_X61_Y33_N10
\UC|writeRDM~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~8_combout\ = (\UC|writeRDM~3_combout\) # ((\UC|writeRDM~7_combout\) # ((\UC|t4~q\ & \UC|writeRDM~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|writeRDM~9_combout\,
	datac => \UC|writeRDM~3_combout\,
	datad => \UC|writeRDM~7_combout\,
	combout => \UC|writeRDM~8_combout\);

-- Location: FF_X53_Y14_N13
\RDM|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[7]~7_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(7));

-- Location: LCCOMB_X61_Y17_N18
\muxREM|q[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[7]~7_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(7)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \PC|counter\(7),
	datac => \UC|selectREM~1_combout\,
	combout => \muxREM|q[7]~7_combout\);

-- Location: FF_X61_Y17_N19
\REM|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[7]~7_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(7));

-- Location: M9K_X78_Y16_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y4_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N12
\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout\);

-- Location: M9K_X64_Y16_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N26
\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout\);

-- Location: M9K_X78_Y15_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y12_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N24
\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout\);

-- Location: LCCOMB_X63_Y15_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout\);

-- Location: M9K_X78_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y7_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N2
\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout\);

-- Location: LCCOMB_X63_Y15_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout\);

-- Location: FF_X63_Y15_N1
\RDM|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[6]~feeder_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(6));

-- Location: LCCOMB_X57_Y32_N2
\ULA|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~2_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\ & ((\AC|conteudo\(6)))) # (!\UC|opULA[0]~7_combout\ & (\AC|conteudo\(5))))) # (!\UC|opULA[1]~6_combout\ & (((!\AC|conteudo\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datab => \UC|opULA[1]~6_combout\,
	datac => \AC|conteudo\(6),
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux9~2_combout\);

-- Location: LCCOMB_X57_Y32_N8
\ULA|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~3_combout\ = (\AC|conteudo\(7) & ((\ULA|Mux9~2_combout\) # ((\AC|conteudo\(6) & \UC|opULA[0]~7_combout\)))) # (!\AC|conteudo\(7) & (\ULA|Mux9~2_combout\ & ((\AC|conteudo\(6)) # (!\UC|opULA[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \ULA|Mux9~2_combout\,
	datac => \AC|conteudo\(6),
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux9~3_combout\);

-- Location: LCCOMB_X56_Y30_N28
\ULA|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~0_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux9~3_combout\) # ((\ULA|Mux8~4_combout\)))) # (!\ULA|Mux8~9_combout\ & (((\ULA|Add0~21_combout\ & !\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~9_combout\,
	datab => \ULA|Mux9~3_combout\,
	datac => \ULA|Add0~21_combout\,
	datad => \ULA|Mux8~4_combout\,
	combout => \ULA|Mux9~0_combout\);

-- Location: LCCOMB_X56_Y30_N6
\ULA|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~1_combout\ = (\RDM|conteudo\(6) & ((\ULA|Mux9~0_combout\) # ((\AC|conteudo\(6) & \ULA|Mux8~4_combout\)))) # (!\RDM|conteudo\(6) & (\ULA|Mux9~0_combout\ & ((\AC|conteudo\(6)) # (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datab => \AC|conteudo\(6),
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux9~1_combout\);

-- Location: LCCOMB_X56_Y30_N20
\AC|conteudo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AC|conteudo[6]~feeder_combout\ = \ULA|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|Mux9~1_combout\,
	combout => \AC|conteudo[6]~feeder_combout\);

-- Location: FF_X56_Y30_N21
\AC|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \AC|conteudo[6]~feeder_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(6));

-- Location: LCCOMB_X57_Y32_N26
\ULA|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~6_combout\ = (\UC|opULA[0]~1_combout\ & (\AC|conteudo\(6))) # (!\UC|opULA[0]~1_combout\ & ((\UC|opULA[0]~2_combout\ & (\AC|conteudo\(6))) # (!\UC|opULA[0]~2_combout\ & ((\AC|conteudo\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \AC|conteudo\(6),
	datac => \AC|conteudo\(4),
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Mux10~6_combout\);

-- Location: LCCOMB_X57_Y32_N14
\ULA|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~3_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\) # (\AC|conteudo\(5) $ (!\ULA|Mux10~6_combout\)))) # (!\UC|opULA[1]~6_combout\ & (\UC|opULA[0]~7_combout\ & (\AC|conteudo\(5) $ (!\ULA|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datab => \UC|opULA[1]~6_combout\,
	datac => \ULA|Mux10~6_combout\,
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux10~3_combout\);

-- Location: LCCOMB_X57_Y32_N20
\ULA|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~4_combout\ = \AC|conteudo\(5) $ (((\ULA|Mux10~3_combout\ & !\ULA|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datac => \ULA|Mux10~3_combout\,
	datad => \ULA|Mux8~4_combout\,
	combout => \ULA|Mux10~4_combout\);

-- Location: LCCOMB_X58_Y31_N12
\ULA|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~2_combout\ = (\ULA|Mux8~4_combout\ & (\RDM|conteudo\(5))) # (!\ULA|Mux8~4_combout\ & ((\ULA|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(5),
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Add0~18_combout\,
	combout => \ULA|Mux10~2_combout\);

-- Location: LCCOMB_X57_Y30_N0
\ULA|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~5_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux10~4_combout\ & (\ULA|Mux8~4_combout\)) # (!\ULA|Mux10~4_combout\ & ((\ULA|Mux10~2_combout\) # (!\ULA|Mux8~4_combout\))))) # (!\ULA|Mux8~9_combout\ & (\ULA|Mux10~2_combout\ & 
-- ((\ULA|Mux10~4_combout\) # (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux10~4_combout\,
	datab => \ULA|Mux8~4_combout\,
	datac => \ULA|Mux8~9_combout\,
	datad => \ULA|Mux10~2_combout\,
	combout => \ULA|Mux10~5_combout\);

-- Location: FF_X57_Y30_N1
\AC|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux10~5_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(5));

-- Location: IOIBUF_X54_Y0_N1
\entrada[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(5),
	o => \entrada[5]~input_o\);

-- Location: LCCOMB_X55_Y14_N0
\RDM|conteudo[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[5]~5_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[5]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datab => \UC|selectRDM[0]~4_combout\,
	datad => \entrada[5]~input_o\,
	combout => \RDM|conteudo[5]~5_combout\);

-- Location: M9K_X37_Y9_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y3_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y14_N24
\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout\);

-- Location: M9K_X37_Y8_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y5_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y14_N30
\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout\);

-- Location: M9K_X37_Y14_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y12_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y14_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout\);

-- Location: M9K_X37_Y17_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y14_N18
\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout\);

-- Location: LCCOMB_X55_Y14_N28
\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout\);

-- Location: LCCOMB_X55_Y14_N14
\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout\);

-- Location: FF_X55_Y14_N1
\RDM|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[5]~5_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(5));

-- Location: LCCOMB_X61_Y17_N26
\muxREM|q[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[5]~5_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(5)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(5),
	datab => \PC|counter\(5),
	datac => \UC|selectREM~1_combout\,
	combout => \muxREM|q[5]~5_combout\);

-- Location: FF_X61_Y17_N27
\REM|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[5]~5_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(5));

-- Location: M9K_X64_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y27_N16
\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout\);

-- Location: M9K_X64_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N30
\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout\);

-- Location: M9K_X51_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N28
\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout\);

-- Location: LCCOMB_X59_Y31_N10
\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout\);

-- Location: M9K_X51_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout\);

-- Location: LCCOMB_X58_Y31_N14
\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout\);

-- Location: FF_X58_Y31_N1
\RDM|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[4]~4_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(4));

-- Location: LCCOMB_X57_Y32_N18
\ULA|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~2_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\ & (\AC|conteudo\(4))) # (!\UC|opULA[0]~7_combout\ & ((\AC|conteudo\(3)))))) # (!\UC|opULA[1]~6_combout\ & (!\AC|conteudo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \UC|opULA[1]~6_combout\,
	datac => \AC|conteudo\(3),
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux11~2_combout\);

-- Location: LCCOMB_X57_Y32_N28
\ULA|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~3_combout\ = (\UC|opULA[0]~7_combout\ & ((\AC|conteudo\(4) & ((\AC|conteudo\(5)) # (\ULA|Mux11~2_combout\))) # (!\AC|conteudo\(4) & (\AC|conteudo\(5) & \ULA|Mux11~2_combout\)))) # (!\UC|opULA[0]~7_combout\ & (((\ULA|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~7_combout\,
	datab => \AC|conteudo\(4),
	datac => \AC|conteudo\(5),
	datad => \ULA|Mux11~2_combout\,
	combout => \ULA|Mux11~3_combout\);

-- Location: LCCOMB_X57_Y31_N10
\ULA|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~0_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux8~4_combout\) # ((\ULA|Mux11~3_combout\)))) # (!\ULA|Mux8~9_combout\ & (!\ULA|Mux8~4_combout\ & ((\ULA|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~9_combout\,
	datab => \ULA|Mux8~4_combout\,
	datac => \ULA|Mux11~3_combout\,
	datad => \ULA|Add0~15_combout\,
	combout => \ULA|Mux11~0_combout\);

-- Location: LCCOMB_X57_Y31_N2
\ULA|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~1_combout\ = (\ULA|Mux8~4_combout\ & ((\RDM|conteudo\(4) & ((\AC|conteudo\(4)) # (\ULA|Mux11~0_combout\))) # (!\RDM|conteudo\(4) & (\AC|conteudo\(4) & \ULA|Mux11~0_combout\)))) # (!\ULA|Mux8~4_combout\ & (((\ULA|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datab => \RDM|conteudo\(4),
	datac => \AC|conteudo\(4),
	datad => \ULA|Mux11~0_combout\,
	combout => \ULA|Mux11~1_combout\);

-- Location: FF_X57_Y31_N3
\AC|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux11~1_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(4));

-- Location: LCCOMB_X57_Y32_N16
\ULA|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~6_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(4))))) # (!\UC|opULA[0]~1_combout\ & ((\UC|opULA[0]~2_combout\ & ((\AC|conteudo\(4)))) # (!\UC|opULA[0]~2_combout\ & (\AC|conteudo\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \AC|conteudo\(4),
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[0]~2_combout\,
	combout => \ULA|Mux12~6_combout\);

-- Location: LCCOMB_X57_Y31_N6
\ULA|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~3_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\) # (\AC|conteudo\(3) $ (!\ULA|Mux12~6_combout\)))) # (!\UC|opULA[1]~6_combout\ & (\UC|opULA[0]~7_combout\ & (\AC|conteudo\(3) $ (!\ULA|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~6_combout\,
	datab => \AC|conteudo\(3),
	datac => \ULA|Mux12~6_combout\,
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux12~3_combout\);

-- Location: LCCOMB_X57_Y31_N20
\ULA|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~4_combout\ = \AC|conteudo\(3) $ (((!\ULA|Mux8~4_combout\ & \ULA|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(3),
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Mux12~3_combout\,
	combout => \ULA|Mux12~4_combout\);

-- Location: LCCOMB_X57_Y31_N12
\ULA|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~2_combout\ = (\ULA|Mux8~4_combout\ & (\RDM|conteudo\(3))) # (!\ULA|Mux8~4_combout\ & ((\ULA|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Add0~12_combout\,
	combout => \ULA|Mux12~2_combout\);

-- Location: LCCOMB_X57_Y31_N28
\ULA|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~5_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux8~4_combout\ & ((\ULA|Mux12~4_combout\) # (\ULA|Mux12~2_combout\))) # (!\ULA|Mux8~4_combout\ & (!\ULA|Mux12~4_combout\)))) # (!\ULA|Mux8~9_combout\ & (\ULA|Mux12~2_combout\ & 
-- ((\ULA|Mux12~4_combout\) # (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datab => \ULA|Mux12~4_combout\,
	datac => \ULA|Mux8~9_combout\,
	datad => \ULA|Mux12~2_combout\,
	combout => \ULA|Mux12~5_combout\);

-- Location: FF_X57_Y31_N29
\AC|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux12~5_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(3));

-- Location: IOIBUF_X115_Y31_N8
\entrada[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(3),
	o => \entrada[3]~input_o\);

-- Location: LCCOMB_X60_Y31_N20
\RDM|conteudo[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[3]~3_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[3]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(3),
	datab => \UC|selectRDM[0]~4_combout\,
	datad => \entrada[3]~input_o\,
	combout => \RDM|conteudo[3]~3_combout\);

-- Location: M9K_X37_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N8
\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout\);

-- Location: M9K_X37_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N26
\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout\);

-- Location: M9K_X51_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout\);

-- Location: M9K_X37_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N18
\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout\);

-- Location: LCCOMB_X59_Y31_N6
\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout\);

-- Location: LCCOMB_X59_Y31_N16
\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout\);

-- Location: FF_X60_Y31_N21
\RDM|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[3]~3_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(3));

-- Location: LCCOMB_X61_Y17_N22
\muxREM|q[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[3]~3_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(3)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(3),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(3),
	combout => \muxREM|q[3]~3_combout\);

-- Location: FF_X61_Y17_N23
\REM|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[3]~3_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(3));

-- Location: M9K_X37_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y27_N18
\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout\);

-- Location: M9K_X78_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y27_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout\);

-- Location: M9K_X37_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y27_N8
\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout\);

-- Location: M9K_X51_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y27_N10
\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout\);

-- Location: LCCOMB_X59_Y27_N24
\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout\);

-- Location: LCCOMB_X59_Y27_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout\);

-- Location: FF_X59_Y27_N1
\RDM|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[2]~2_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(2));

-- Location: LCCOMB_X57_Y31_N24
\ULA|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~2_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\ & (\AC|conteudo\(2))) # (!\UC|opULA[0]~7_combout\ & ((\AC|conteudo\(1)))))) # (!\UC|opULA[1]~6_combout\ & (!\AC|conteudo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~6_combout\,
	datab => \AC|conteudo\(2),
	datac => \AC|conteudo\(1),
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux13~2_combout\);

-- Location: LCCOMB_X57_Y31_N14
\ULA|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~3_combout\ = (\AC|conteudo\(3) & ((\ULA|Mux13~2_combout\) # ((\UC|opULA[0]~7_combout\ & \AC|conteudo\(2))))) # (!\AC|conteudo\(3) & (\ULA|Mux13~2_combout\ & ((\AC|conteudo\(2)) # (!\UC|opULA[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(3),
	datab => \UC|opULA[0]~7_combout\,
	datac => \AC|conteudo\(2),
	datad => \ULA|Mux13~2_combout\,
	combout => \ULA|Mux13~3_combout\);

-- Location: LCCOMB_X57_Y31_N18
\ULA|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~0_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux13~3_combout\) # ((\ULA|Mux8~4_combout\)))) # (!\ULA|Mux8~9_combout\ & (((!\ULA|Mux8~4_combout\ & \ULA|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~9_combout\,
	datab => \ULA|Mux13~3_combout\,
	datac => \ULA|Mux8~4_combout\,
	datad => \ULA|Add0~9_combout\,
	combout => \ULA|Mux13~0_combout\);

-- Location: LCCOMB_X57_Y31_N26
\ULA|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~1_combout\ = (\ULA|Mux8~4_combout\ & ((\RDM|conteudo\(2) & ((\AC|conteudo\(2)) # (\ULA|Mux13~0_combout\))) # (!\RDM|conteudo\(2) & (\AC|conteudo\(2) & \ULA|Mux13~0_combout\)))) # (!\ULA|Mux8~4_combout\ & (((\ULA|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datab => \RDM|conteudo\(2),
	datac => \AC|conteudo\(2),
	datad => \ULA|Mux13~0_combout\,
	combout => \ULA|Mux13~1_combout\);

-- Location: FF_X57_Y31_N27
\AC|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux13~1_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(2));

-- Location: LCCOMB_X57_Y32_N30
\ULA|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~6_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(2))))) # (!\UC|opULA[0]~1_combout\ & ((\UC|opULA[0]~2_combout\ & ((\AC|conteudo\(2)))) # (!\UC|opULA[0]~2_combout\ & (\AC|conteudo\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \UC|opULA[0]~2_combout\,
	datac => \AC|conteudo\(0),
	datad => \AC|conteudo\(2),
	combout => \ULA|Mux14~6_combout\);

-- Location: LCCOMB_X57_Y31_N22
\ULA|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~3_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\) # (\AC|conteudo\(1) $ (!\ULA|Mux14~6_combout\)))) # (!\UC|opULA[1]~6_combout\ & (\UC|opULA[0]~7_combout\ & (\AC|conteudo\(1) $ (!\ULA|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~6_combout\,
	datab => \AC|conteudo\(1),
	datac => \ULA|Mux14~6_combout\,
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux14~3_combout\);

-- Location: LCCOMB_X57_Y31_N4
\ULA|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~4_combout\ = \AC|conteudo\(1) $ (((!\ULA|Mux8~4_combout\ & \ULA|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datac => \ULA|Mux14~3_combout\,
	datad => \AC|conteudo\(1),
	combout => \ULA|Mux14~4_combout\);

-- Location: LCCOMB_X57_Y31_N16
\ULA|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~2_combout\ = (\ULA|Mux8~4_combout\ & ((\RDM|conteudo\(1)))) # (!\ULA|Mux8~4_combout\ & (\ULA|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datac => \ULA|Add0~6_combout\,
	datad => \RDM|conteudo\(1),
	combout => \ULA|Mux14~2_combout\);

-- Location: LCCOMB_X57_Y31_N8
\ULA|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~5_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux8~4_combout\ & ((\ULA|Mux14~4_combout\) # (\ULA|Mux14~2_combout\))) # (!\ULA|Mux8~4_combout\ & (!\ULA|Mux14~4_combout\)))) # (!\ULA|Mux8~9_combout\ & (\ULA|Mux14~2_combout\ & 
-- ((\ULA|Mux14~4_combout\) # (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datab => \ULA|Mux8~9_combout\,
	datac => \ULA|Mux14~4_combout\,
	datad => \ULA|Mux14~2_combout\,
	combout => \ULA|Mux14~5_combout\);

-- Location: FF_X57_Y31_N9
\AC|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux14~5_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(1));

-- Location: LCCOMB_X60_Y31_N18
\RDM|conteudo[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[1]~1_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[1]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[1]~input_o\,
	datab => \UC|selectRDM[0]~4_combout\,
	datad => \AC|conteudo\(1),
	combout => \RDM|conteudo[1]~1_combout\);

-- Location: M9K_X64_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N10
\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout\);

-- Location: M9K_X37_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N8
\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout\);

-- Location: M9K_X64_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N30
\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout\);

-- Location: M9K_X64_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N28
\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout\);

-- Location: LCCOMB_X60_Y31_N16
\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout\);

-- Location: LCCOMB_X60_Y31_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout\);

-- Location: FF_X60_Y31_N19
\RDM|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[1]~1_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(1));

-- Location: LCCOMB_X61_Y17_N14
\muxREM|q[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[1]~1_combout\ = (\UC|selectREM~1_combout\ & ((\PC|counter\(1)))) # (!\UC|selectREM~1_combout\ & (\RDM|conteudo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(1),
	datac => \UC|selectREM~1_combout\,
	datad => \PC|counter\(1),
	combout => \muxREM|q[1]~1_combout\);

-- Location: FF_X61_Y17_N15
\REM|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[1]~1_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(1));

-- Location: M9K_X78_Y9_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y8_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N12
\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout\);

-- Location: M9K_X51_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N14
\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout\);

-- Location: M9K_X51_Y12_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N12
\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout\);

-- Location: LCCOMB_X52_Y14_N20
\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout\);

-- Location: M9K_X37_Y10_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y1_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N6
\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout\);

-- Location: LCCOMB_X56_Y14_N30
\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout\);

-- Location: FF_X56_Y14_N17
\RDM|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[8]~8_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(8));

-- Location: LCCOMB_X57_Y32_N22
\ULA|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~2_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\ & ((\AC|conteudo\(8)))) # (!\UC|opULA[0]~7_combout\ & (\AC|conteudo\(7))))) # (!\UC|opULA[1]~6_combout\ & (((!\AC|conteudo\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \AC|conteudo\(8),
	datac => \UC|opULA[1]~6_combout\,
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux7~2_combout\);

-- Location: LCCOMB_X57_Y32_N0
\ULA|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~3_combout\ = (\AC|conteudo\(9) & ((\ULA|Mux7~2_combout\) # ((\AC|conteudo\(8) & \UC|opULA[0]~7_combout\)))) # (!\AC|conteudo\(9) & (\ULA|Mux7~2_combout\ & ((\AC|conteudo\(8)) # (!\UC|opULA[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \AC|conteudo\(8),
	datac => \ULA|Mux7~2_combout\,
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux7~3_combout\);

-- Location: LCCOMB_X58_Y30_N24
\ULA|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~26_combout\ = \RDM|conteudo\(8) $ (((\UC|opULA[0]~2_combout\) # (\UC|opULA[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(8),
	datab => \UC|opULA[0]~2_combout\,
	datac => \UC|opULA[0]~1_combout\,
	combout => \ULA|Add0~26_combout\);

-- Location: LCCOMB_X58_Y30_N2
\ULA|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~27_combout\ = (\AC|conteudo\(8) & ((\ULA|Add0~26_combout\ & (\ULA|Add0~25\ & VCC)) # (!\ULA|Add0~26_combout\ & (!\ULA|Add0~25\)))) # (!\AC|conteudo\(8) & ((\ULA|Add0~26_combout\ & (!\ULA|Add0~25\)) # (!\ULA|Add0~26_combout\ & ((\ULA|Add0~25\) # 
-- (GND)))))
-- \ULA|Add0~28\ = CARRY((\AC|conteudo\(8) & (!\ULA|Add0~26_combout\ & !\ULA|Add0~25\)) # (!\AC|conteudo\(8) & ((!\ULA|Add0~25\) # (!\ULA|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \ULA|Add0~26_combout\,
	datad => VCC,
	cin => \ULA|Add0~25\,
	combout => \ULA|Add0~27_combout\,
	cout => \ULA|Add0~28\);

-- Location: LCCOMB_X58_Y30_N18
\ULA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~0_combout\ = (\ULA|Mux8~4_combout\ & (((\ULA|Mux8~9_combout\)))) # (!\ULA|Mux8~4_combout\ & ((\ULA|Mux8~9_combout\ & (\ULA|Mux7~3_combout\)) # (!\ULA|Mux8~9_combout\ & ((\ULA|Add0~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux7~3_combout\,
	datab => \ULA|Mux8~4_combout\,
	datac => \ULA|Mux8~9_combout\,
	datad => \ULA|Add0~27_combout\,
	combout => \ULA|Mux7~0_combout\);

-- Location: LCCOMB_X58_Y30_N30
\ULA|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~1_combout\ = (\RDM|conteudo\(8) & ((\ULA|Mux7~0_combout\) # ((\ULA|Mux8~4_combout\ & \AC|conteudo\(8))))) # (!\RDM|conteudo\(8) & (\ULA|Mux7~0_combout\ & ((\AC|conteudo\(8)) # (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(8),
	datab => \ULA|Mux8~4_combout\,
	datac => \AC|conteudo\(8),
	datad => \ULA|Mux7~0_combout\,
	combout => \ULA|Mux7~1_combout\);

-- Location: LCCOMB_X57_Y31_N0
\ULA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~0_combout\ = (!\ULA|Mux13~1_combout\ & (!\ULA|Mux12~5_combout\ & (!\ULA|Mux14~5_combout\ & !\ULA|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux13~1_combout\,
	datab => \ULA|Mux12~5_combout\,
	datac => \ULA|Mux14~5_combout\,
	datad => \ULA|Mux11~1_combout\,
	combout => \ULA|Equal0~0_combout\);

-- Location: LCCOMB_X57_Y30_N4
\ULA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~1_combout\ = (!\ULA|Mux15~3_combout\ & (!\ULA|Mux10~5_combout\ & ((!\UC|opULA[1]~6_combout\) # (!\ULA|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~2_combout\,
	datab => \UC|opULA[1]~6_combout\,
	datac => \ULA|Mux15~3_combout\,
	datad => \ULA|Mux10~5_combout\,
	combout => \ULA|Equal0~1_combout\);

-- Location: LCCOMB_X56_Y30_N18
\ULA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~2_combout\ = (!\ULA|Mux9~1_combout\ & (!\ULA|Mux8~8_combout\ & (\ULA|Equal0~0_combout\ & \ULA|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \ULA|Mux8~8_combout\,
	datac => \ULA|Equal0~0_combout\,
	datad => \ULA|Equal0~1_combout\,
	combout => \ULA|Equal0~2_combout\);

-- Location: LCCOMB_X56_Y30_N12
\ULA|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~3_combout\ = (!\ULA|Mux4~5_combout\ & (!\ULA|Mux7~1_combout\ & (!\ULA|Mux6~5_combout\ & \ULA|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~5_combout\,
	datab => \ULA|Mux7~1_combout\,
	datac => \ULA|Mux6~5_combout\,
	datad => \ULA|Equal0~2_combout\,
	combout => \ULA|Equal0~3_combout\);

-- Location: LCCOMB_X56_Y30_N2
\ULA|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~4_combout\ = (!\ULA|Mux5~3_combout\ & (!\ULA|Mux3~3_combout\ & \ULA|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux5~3_combout\,
	datac => \ULA|Mux3~3_combout\,
	datad => \ULA|Equal0~3_combout\,
	combout => \ULA|Equal0~4_combout\);

-- Location: LCCOMB_X56_Y30_N14
\ULA|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~5_combout\ = (!\ULA|Mux2~5_combout\ & (!\ULA|Mux0~1_combout\ & (!\ULA|Mux1~3_combout\ & \ULA|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux2~5_combout\,
	datab => \ULA|Mux0~1_combout\,
	datac => \ULA|Mux1~3_combout\,
	datad => \ULA|Equal0~4_combout\,
	combout => \ULA|Equal0~5_combout\);

-- Location: FF_X56_Y30_N15
\ffZ|conteudo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Equal0~5_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ffZ|conteudo~q\);

-- Location: LCCOMB_X60_Y33_N6
\UC|writeRDM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~2_combout\ = (!\DECOD|operacao\(7) & ((!\ffZ|conteudo~q\) # (!\DECOD|operacao\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(5),
	datab => \DECOD|operacao\(7),
	datad => \ffZ|conteudo~q\,
	combout => \UC|writeRDM~2_combout\);

-- Location: LCCOMB_X60_Y33_N24
\UC|RwriteRDM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~1_combout\ = (\UC|writeRDM~2_combout\ & ((!\ffN|conteudo~q\) # (!\DECOD|operacao\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(6),
	datac => \ffN|conteudo~q\,
	datad => \UC|writeRDM~2_combout\,
	combout => \UC|RwriteRDM~1_combout\);

-- Location: LCCOMB_X61_Y33_N16
\UC|RwriteRDM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~3_combout\ = ((\DECOD|operacao\(4)) # ((\DECOD|operacao\(14)) # (!\UC|RwriteRDM~1_combout\))) # (!\UC|selectRDM[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~2_combout\,
	datab => \DECOD|operacao\(4),
	datac => \DECOD|operacao\(14),
	datad => \UC|RwriteRDM~1_combout\,
	combout => \UC|RwriteRDM~3_combout\);

-- Location: LCCOMB_X61_Y33_N22
\UC|selectREM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectREM~1_combout\ = (\UC|selectREM~0_combout\) # ((!\RI|conteudo\(10) & (\UC|t3~q\ & \UC|RwriteRDM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|t3~q\,
	datac => \UC|selectREM~0_combout\,
	datad => \UC|RwriteRDM~3_combout\,
	combout => \UC|selectREM~1_combout\);

-- Location: LCCOMB_X62_Y17_N30
\PC|counter[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[15]~46_combout\ = \PC|counter\(15) $ (\PC|counter[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(15),
	cin => \PC|counter[14]~45\,
	combout => \PC|counter[15]~46_combout\);

-- Location: FF_X62_Y17_N31
\PC|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[15]~46_combout\,
	ena => \UC|incrementPC~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(15));

-- Location: LCCOMB_X61_Y17_N6
\muxREM|q[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[15]~15_combout\ = (\UC|selectREM~1_combout\ & (\PC|counter\(15))) # (!\UC|selectREM~1_combout\ & ((\RDM|conteudo\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectREM~1_combout\,
	datac => \PC|counter\(15),
	datad => \RDM|conteudo\(15),
	combout => \muxREM|q[15]~15_combout\);

-- Location: FF_X61_Y17_N7
\REM|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[15]~15_combout\,
	ena => \UC|writeREM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(15));

-- Location: LCCOMB_X56_Y14_N24
\MEM|ram_rtl_0|auto_generated|address_reg_a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\ = \REM|conteudo\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X56_Y14_N25
\MEM|ram_rtl_0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2));

-- Location: M9K_X64_Y9_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y5_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N14
\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout\);

-- Location: M9K_X64_Y10_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y11_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout\);

-- Location: M9K_X64_Y17_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N20
\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout\);

-- Location: LCCOMB_X63_Y14_N30
\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout\);

-- Location: M9K_X64_Y2_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y7_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N28
\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout\);

-- Location: LCCOMB_X63_Y14_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout\);

-- Location: FF_X63_Y14_N9
\RDM|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[11]~feeder_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(11));

-- Location: LCCOMB_X59_Y30_N26
\ULA|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~35_combout\ = \RDM|conteudo\(11) $ (((\UC|opULA[0]~2_combout\) # (\UC|opULA[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~2_combout\,
	datac => \UC|opULA[0]~1_combout\,
	datad => \RDM|conteudo\(11),
	combout => \ULA|Add0~35_combout\);

-- Location: LCCOMB_X59_Y30_N8
\ULA|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~32_combout\ = \RDM|conteudo\(10) $ (((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[0]~1_combout\,
	datac => \UC|opULA[0]~2_combout\,
	datad => \RDM|conteudo\(10),
	combout => \ULA|Add0~32_combout\);

-- Location: LCCOMB_X58_Y32_N10
\ULA|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~29_combout\ = \RDM|conteudo\(9) $ (((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~1_combout\,
	datab => \UC|opULA[0]~2_combout\,
	datad => \RDM|conteudo\(9),
	combout => \ULA|Add0~29_combout\);

-- Location: LCCOMB_X58_Y30_N4
\ULA|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~30_combout\ = ((\AC|conteudo\(9) $ (\ULA|Add0~29_combout\ $ (!\ULA|Add0~28\)))) # (GND)
-- \ULA|Add0~31\ = CARRY((\AC|conteudo\(9) & ((\ULA|Add0~29_combout\) # (!\ULA|Add0~28\))) # (!\AC|conteudo\(9) & (\ULA|Add0~29_combout\ & !\ULA|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \ULA|Add0~29_combout\,
	datad => VCC,
	cin => \ULA|Add0~28\,
	combout => \ULA|Add0~30_combout\,
	cout => \ULA|Add0~31\);

-- Location: LCCOMB_X58_Y30_N6
\ULA|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~33_combout\ = (\AC|conteudo\(10) & ((\ULA|Add0~32_combout\ & (\ULA|Add0~31\ & VCC)) # (!\ULA|Add0~32_combout\ & (!\ULA|Add0~31\)))) # (!\AC|conteudo\(10) & ((\ULA|Add0~32_combout\ & (!\ULA|Add0~31\)) # (!\ULA|Add0~32_combout\ & ((\ULA|Add0~31\) 
-- # (GND)))))
-- \ULA|Add0~34\ = CARRY((\AC|conteudo\(10) & (!\ULA|Add0~32_combout\ & !\ULA|Add0~31\)) # (!\AC|conteudo\(10) & ((!\ULA|Add0~31\) # (!\ULA|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \ULA|Add0~32_combout\,
	datad => VCC,
	cin => \ULA|Add0~31\,
	combout => \ULA|Add0~33_combout\,
	cout => \ULA|Add0~34\);

-- Location: LCCOMB_X58_Y30_N8
\ULA|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~36_combout\ = ((\AC|conteudo\(11) $ (\ULA|Add0~35_combout\ $ (!\ULA|Add0~34\)))) # (GND)
-- \ULA|Add0~37\ = CARRY((\AC|conteudo\(11) & ((\ULA|Add0~35_combout\) # (!\ULA|Add0~34\))) # (!\AC|conteudo\(11) & (\ULA|Add0~35_combout\ & !\ULA|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \ULA|Add0~35_combout\,
	datad => VCC,
	cin => \ULA|Add0~34\,
	combout => \ULA|Add0~36_combout\,
	cout => \ULA|Add0~37\);

-- Location: LCCOMB_X57_Y30_N16
\ULA|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~2_combout\ = (\ULA|Mux8~4_combout\ & ((\RDM|conteudo\(11)))) # (!\ULA|Mux8~4_combout\ & (\ULA|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux8~4_combout\,
	datac => \ULA|Add0~36_combout\,
	datad => \RDM|conteudo\(11),
	combout => \ULA|Mux4~2_combout\);

-- Location: LCCOMB_X56_Y30_N30
\ULA|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~5_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux8~4_combout\ & ((\ULA|Mux4~4_combout\) # (\ULA|Mux4~2_combout\))) # (!\ULA|Mux8~4_combout\ & (!\ULA|Mux4~4_combout\)))) # (!\ULA|Mux8~9_combout\ & (\ULA|Mux4~2_combout\ & ((\ULA|Mux4~4_combout\) # 
-- (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datab => \ULA|Mux4~4_combout\,
	datac => \ULA|Mux8~9_combout\,
	datad => \ULA|Mux4~2_combout\,
	combout => \ULA|Mux4~5_combout\);

-- Location: LCCOMB_X56_Y30_N4
\AC|conteudo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AC|conteudo[11]~feeder_combout\ = \ULA|Mux4~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|Mux4~5_combout\,
	combout => \AC|conteudo[11]~feeder_combout\);

-- Location: FF_X56_Y30_N5
\AC|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \AC|conteudo[11]~feeder_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(11));

-- Location: LCCOMB_X59_Y30_N16
\ULA|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~0_combout\ = (\UC|opULA[0]~7_combout\ & (((\AC|conteudo\(12)) # (!\UC|opULA[1]~6_combout\)))) # (!\UC|opULA[0]~7_combout\ & ((\UC|opULA[1]~6_combout\ & (\AC|conteudo\(11))) # (!\UC|opULA[1]~6_combout\ & ((!\AC|conteudo\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \AC|conteudo\(12),
	datac => \UC|opULA[0]~7_combout\,
	datad => \UC|opULA[1]~6_combout\,
	combout => \ULA|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y30_N14
\ULA|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~1_combout\ = (\ULA|Mux3~0_combout\ & ((\AC|conteudo\(13)) # ((\UC|opULA[1]~6_combout\) # (!\UC|opULA[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \UC|opULA[1]~6_combout\,
	datac => \UC|opULA[0]~7_combout\,
	datad => \ULA|Mux3~0_combout\,
	combout => \ULA|Mux3~1_combout\);

-- Location: LCCOMB_X58_Y30_N28
\ULA|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~2_combout\ = (\ULA|Mux8~9_combout\ & (((\ULA|Mux3~1_combout\) # (\ULA|Mux8~4_combout\)))) # (!\ULA|Mux8~9_combout\ & (\ULA|Add0~39_combout\ & ((!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~39_combout\,
	datab => \ULA|Mux8~9_combout\,
	datac => \ULA|Mux3~1_combout\,
	datad => \ULA|Mux8~4_combout\,
	combout => \ULA|Mux3~2_combout\);

-- Location: LCCOMB_X58_Y30_N20
\ULA|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~3_combout\ = (\RDM|conteudo\(12) & ((\ULA|Mux3~2_combout\) # ((\ULA|Mux8~4_combout\ & \AC|conteudo\(12))))) # (!\RDM|conteudo\(12) & (\ULA|Mux3~2_combout\ & ((\AC|conteudo\(12)) # (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datab => \ULA|Mux8~4_combout\,
	datac => \AC|conteudo\(12),
	datad => \ULA|Mux3~2_combout\,
	combout => \ULA|Mux3~3_combout\);

-- Location: FF_X58_Y30_N21
\AC|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux3~3_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(12));

-- Location: IOIBUF_X60_Y73_N15
\entrada[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(12),
	o => \entrada[12]~input_o\);

-- Location: LCCOMB_X60_Y31_N26
\RDM|conteudo[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[12]~12_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[12]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(12),
	datac => \UC|selectRDM[0]~4_combout\,
	datad => \entrada[12]~input_o\,
	combout => \RDM|conteudo[12]~12_combout\);

-- Location: LCCOMB_X63_Y29_N24
\RDM|conteudo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[12]~feeder_combout\ = \RDM|conteudo[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo[12]~12_combout\,
	combout => \RDM|conteudo[12]~feeder_combout\);

-- Location: M9K_X78_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N18
\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout\);

-- Location: M9K_X64_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout\);

-- Location: M9K_X64_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout\);

-- Location: M9K_X78_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y29_N0
\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout\);

-- Location: LCCOMB_X63_Y29_N2
\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout\);

-- Location: LCCOMB_X63_Y29_N8
\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout\);

-- Location: FF_X63_Y29_N25
\RDM|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[12]~feeder_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(12));

-- Location: FF_X61_Y32_N15
\RI|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(12),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(12));

-- Location: LCCOMB_X61_Y32_N16
\DECOD|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~0_combout\ = (!\RI|conteudo\(14) & (!\RI|conteudo\(13) & (!\RI|conteudo\(12) & !\RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~0_combout\);

-- Location: LCCOMB_X62_Y32_N18
\DECOD|operacao[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(15) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(15))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(15),
	datac => \DECOD|Mux15~0_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(15));

-- Location: LCCOMB_X62_Y32_N0
\UC|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~0_combout\ = (\DECOD|operacao\(15)) # ((\DECOD|operacao\(1)) # ((\DECOD|operacao\(2)) # (\DECOD|operacao\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(15),
	datab => \DECOD|operacao\(1),
	datac => \DECOD|operacao\(2),
	datad => \DECOD|operacao\(8),
	combout => \UC|always0~0_combout\);

-- Location: LCCOMB_X59_Y33_N2
\UC|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~1_combout\ = (\UC|t9~q\) # ((\DECOD|Decoder0~3_combout\ & (\UC|t3~q\ & \UC|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~3_combout\,
	datab => \UC|t3~q\,
	datac => \UC|t9~q\,
	datad => \UC|always0~0_combout\,
	combout => \UC|always0~1_combout\);

-- Location: LCCOMB_X59_Y33_N8
\UC|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~4_combout\ = (\UC|t7~q\ & (((\UC|t5~q\ & !\UC|RwriteRDM~1_combout\)) # (!\UC|RwriteRDM~2_combout\))) # (!\UC|t7~q\ & (((\UC|t5~q\ & !\UC|RwriteRDM~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t7~q\,
	datab => \UC|RwriteRDM~2_combout\,
	datac => \UC|t5~q\,
	datad => \UC|RwriteRDM~1_combout\,
	combout => \UC|always0~4_combout\);

-- Location: LCCOMB_X62_Y33_N26
\UC|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~2_combout\ = (\DECOD|operacao\(14) & ((\UC|t6~q\) # ((\UC|t5~q\ & !\UC|selectRDM[1]~2_combout\)))) # (!\DECOD|operacao\(14) & (((\UC|t5~q\ & !\UC|selectRDM[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(14),
	datab => \UC|t6~q\,
	datac => \UC|t5~q\,
	datad => \UC|selectRDM[1]~2_combout\,
	combout => \UC|always0~2_combout\);

-- Location: LCCOMB_X62_Y33_N12
\UC|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~3_combout\ = (\UC|got0~1_combout\) # ((\UC|incrementPC~0_combout\) # ((\UC|always0~2_combout\ & \DECOD|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~2_combout\,
	datab => \DECOD|Decoder0~2_combout\,
	datac => \UC|got0~1_combout\,
	datad => \UC|incrementPC~0_combout\,
	combout => \UC|always0~3_combout\);

-- Location: LCCOMB_X59_Y33_N24
\UC|always0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~5_combout\ = (!\UC|always0~1_combout\ & (!\UC|always0~3_combout\ & ((\DECOD|Decoder0~0_combout\) # (!\UC|always0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~1_combout\,
	datab => \DECOD|Decoder0~0_combout\,
	datac => \UC|always0~4_combout\,
	datad => \UC|always0~3_combout\,
	combout => \UC|always0~5_combout\);

-- Location: FF_X59_Y33_N25
\UC|t0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|always0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t0~q\);

-- Location: LCCOMB_X59_Y33_N30
\UC|t1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t1~0_combout\ = (!\UC|t0~q\ & \UC|always0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UC|t0~q\,
	datad => \UC|always0~5_combout\,
	combout => \UC|t1~0_combout\);

-- Location: FF_X59_Y33_N31
\UC|t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t1~0_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t1~q\);

-- Location: LCCOMB_X58_Y32_N12
\UC|t3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t3~0_combout\ = (!\UC|t1~q\ & (\UC|t0~q\ & (\UC|t2~q\ & \UC|always0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datab => \UC|t0~q\,
	datac => \UC|t2~q\,
	datad => \UC|always0~5_combout\,
	combout => \UC|t3~0_combout\);

-- Location: FF_X58_Y32_N13
\UC|t3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t3~q\);

-- Location: LCCOMB_X59_Y33_N10
\UC|t4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t4~1_combout\ = (\UC|t3~q\ & \UC|t4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UC|t3~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t4~1_combout\);

-- Location: FF_X59_Y33_N11
\UC|t4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t4~1_combout\,
	ena => \UC|t1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t4~q\);

-- Location: LCCOMB_X59_Y33_N20
\UC|t6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t6~0_combout\ = (!\UC|t4~q\ & (!\UC|t3~q\ & (\UC|t5~q\ & \UC|t4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|t3~q\,
	datac => \UC|t5~q\,
	datad => \UC|t4~0_combout\,
	combout => \UC|t6~0_combout\);

-- Location: FF_X59_Y33_N21
\UC|t6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t6~q\);

-- Location: LCCOMB_X58_Y32_N16
\UC|t7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~1_combout\ = (\UC|t6~q\ & \UC|t7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t6~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t7~1_combout\);

-- Location: FF_X58_Y32_N17
\UC|t7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t7~q\);

-- Location: LCCOMB_X58_Y32_N6
\UC|writeOUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeOUT~0_combout\ = (\RI|conteudo\(9) & (\UC|t9~q\ & ((!\RI|conteudo\(10))))) # (!\RI|conteudo\(9) & (((\UC|t5~q\ & \RI|conteudo\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t9~q\,
	datab => \RI|conteudo\(9),
	datac => \UC|t5~q\,
	datad => \RI|conteudo\(10),
	combout => \UC|writeOUT~0_combout\);

-- Location: LCCOMB_X59_Y32_N24
\UC|opULA[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~2_combout\ = (!\UC|opULA[0]~0_combout\ & ((\UC|writeOUT~0_combout\) # ((!\DECOD|Decoder0~0_combout\ & \UC|t7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~0_combout\,
	datab => \UC|t7~q\,
	datac => \UC|writeOUT~0_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \UC|opULA[0]~2_combout\);

-- Location: LCCOMB_X57_Y31_N30
\ULA|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~9_combout\ = (\UC|opULA[2]~4_combout\) # ((\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~6_combout\,
	datab => \UC|opULA[0]~1_combout\,
	datac => \UC|opULA[0]~2_combout\,
	datad => \UC|opULA[2]~4_combout\,
	combout => \ULA|Mux8~9_combout\);

-- Location: LCCOMB_X59_Y30_N24
\ULA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~0_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\ & ((\AC|conteudo\(14)))) # (!\UC|opULA[0]~7_combout\ & (\AC|conteudo\(13))))) # (!\UC|opULA[1]~6_combout\ & (((\UC|opULA[0]~7_combout\) # (!\AC|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \UC|opULA[1]~6_combout\,
	datac => \UC|opULA[0]~7_combout\,
	datad => \AC|conteudo\(14),
	combout => \ULA|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y30_N30
\ULA|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~1_combout\ = (\ULA|Mux1~0_combout\ & ((\ffN|conteudo~q\) # ((\UC|opULA[1]~6_combout\) # (!\UC|opULA[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ffN|conteudo~q\,
	datab => \UC|opULA[1]~6_combout\,
	datac => \UC|opULA[0]~7_combout\,
	datad => \ULA|Mux1~0_combout\,
	combout => \ULA|Mux1~1_combout\);

-- Location: LCCOMB_X56_Y30_N16
\ULA|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~2_combout\ = (\ULA|Mux8~4_combout\ & (\ULA|Mux8~9_combout\)) # (!\ULA|Mux8~4_combout\ & ((\ULA|Mux8~9_combout\ & ((\ULA|Mux1~1_combout\))) # (!\ULA|Mux8~9_combout\ & (\ULA|Add0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datab => \ULA|Mux8~9_combout\,
	datac => \ULA|Add0~45_combout\,
	datad => \ULA|Mux1~1_combout\,
	combout => \ULA|Mux1~2_combout\);

-- Location: LCCOMB_X56_Y30_N8
\ULA|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~3_combout\ = (\ULA|Mux8~4_combout\ & ((\RDM|conteudo\(14) & ((\AC|conteudo\(14)) # (\ULA|Mux1~2_combout\))) # (!\RDM|conteudo\(14) & (\AC|conteudo\(14) & \ULA|Mux1~2_combout\)))) # (!\ULA|Mux8~4_combout\ & (((\ULA|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datab => \RDM|conteudo\(14),
	datac => \AC|conteudo\(14),
	datad => \ULA|Mux1~2_combout\,
	combout => \ULA|Mux1~3_combout\);

-- Location: FF_X56_Y30_N9
\AC|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux1~3_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(14));

-- Location: LCCOMB_X55_Y14_N2
\RDM|conteudo[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[14]~14_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[14]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[14]~input_o\,
	datab => \UC|selectRDM[0]~4_combout\,
	datad => \AC|conteudo\(14),
	combout => \RDM|conteudo[14]~14_combout\);

-- Location: M9K_X37_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y4_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y14_N16
\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout\);

-- Location: M9K_X37_Y6_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y2_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y14_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout\);

-- Location: M9K_X37_Y16_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y14_N8
\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout\);

-- Location: M9K_X37_Y13_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y14_N6
\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout\);

-- Location: LCCOMB_X55_Y14_N12
\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout\);

-- Location: LCCOMB_X55_Y14_N26
\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout\);

-- Location: FF_X55_Y14_N3
\RDM|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[14]~14_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(14));

-- Location: FF_X61_Y32_N31
\RI|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(14),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(14));

-- Location: LCCOMB_X61_Y32_N24
\DECOD|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~2_combout\ = (!\RI|conteudo\(14) & (\RI|conteudo\(12) & (!\RI|conteudo\(13) & !\RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~2_combout\);

-- Location: LCCOMB_X60_Y32_N18
\DECOD|operacao[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(13) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(13))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DECOD|operacao\(13),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~2_combout\,
	combout => \DECOD|operacao\(13));

-- Location: LCCOMB_X58_Y32_N20
\UC|opULA[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[2]~4_combout\ = (\UC|opULA[2]~3_combout\) # ((\DECOD|operacao\(13) & \UC|writeOUT~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(13),
	datab => \UC|opULA[2]~3_combout\,
	datad => \UC|writeOUT~combout\,
	combout => \UC|opULA[2]~4_combout\);

-- Location: LCCOMB_X59_Y30_N12
\ULA|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~2_combout\ = (\ffN|conteudo~q\ & ((\UC|opULA[0]~7_combout\) # ((!\UC|opULA[2]~4_combout\ & \RDM|conteudo\(15))))) # (!\ffN|conteudo~q\ & (!\UC|opULA[2]~4_combout\ & (\RDM|conteudo\(15) & \UC|opULA[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[2]~4_combout\,
	datab => \RDM|conteudo\(15),
	datac => \ffN|conteudo~q\,
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux0~2_combout\);

-- Location: LCCOMB_X59_Y30_N22
\ULA|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~3_combout\ = (\ULA|Mux0~1_combout\) # ((\UC|opULA[1]~6_combout\ & \ULA|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[1]~6_combout\,
	datac => \ULA|Mux0~2_combout\,
	datad => \ULA|Mux0~1_combout\,
	combout => \ULA|Mux0~3_combout\);

-- Location: FF_X59_Y30_N23
\ffN|conteudo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux0~3_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ffN|conteudo~q\);

-- Location: LCCOMB_X53_Y14_N18
\RDM|conteudo[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[15]~15_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[15]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\ffN|conteudo~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[15]~input_o\,
	datab => \ffN|conteudo~q\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[15]~15_combout\);

-- Location: M9K_X51_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N30
\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout\);

-- Location: M9K_X51_Y15_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y13_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N16
\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout\);

-- Location: LCCOMB_X52_Y14_N2
\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout\);

-- Location: M9K_X37_Y11_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y6_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout\);

-- Location: M9K_X37_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y7_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y14_N0
\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout\);

-- Location: LCCOMB_X52_Y14_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout\);

-- Location: FF_X53_Y14_N19
\RDM|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[15]~15_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(15));

-- Location: LCCOMB_X57_Y1_N24
\RI|conteudo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[15]~feeder_combout\ = \RDM|conteudo\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(15),
	combout => \RI|conteudo[15]~feeder_combout\);

-- Location: FF_X57_Y1_N25
\RI|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[15]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(15));

-- Location: CLKCTRL_G16
\RI|conteudo[15]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RI|conteudo[15]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RI|conteudo[15]~clkctrl_outclk\);

-- Location: LCCOMB_X61_Y32_N20
\DECOD|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~13_combout\ = (\RI|conteudo\(14) & (\RI|conteudo\(13) & (!\RI|conteudo\(12) & \RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \DECOD|Mux15~13_combout\);

-- Location: LCCOMB_X58_Y32_N26
\DECOD|operacao[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(2) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(2))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(2),
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|Mux15~13_combout\,
	combout => \DECOD|operacao\(2));

-- Location: LCCOMB_X58_Y32_N30
\UC|opULA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~1_combout\ = (\RI|conteudo\(10) & (\RI|conteudo\(9) & (\DECOD|operacao\(2) & \UC|t3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \RI|conteudo\(9),
	datac => \DECOD|operacao\(2),
	datad => \UC|t3~q\,
	combout => \UC|opULA[0]~1_combout\);

-- Location: LCCOMB_X57_Y32_N12
\UC|opULA[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~7_combout\ = (\UC|opULA[0]~1_combout\) # (\UC|opULA[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UC|opULA[0]~1_combout\,
	datad => \UC|opULA[0]~2_combout\,
	combout => \UC|opULA[0]~7_combout\);

-- Location: LCCOMB_X58_Y30_N22
\ULA|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~6_combout\ = (\UC|opULA[0]~1_combout\ & (((\AC|conteudo\(10))))) # (!\UC|opULA[0]~1_combout\ & ((\UC|opULA[0]~2_combout\ & ((\AC|conteudo\(10)))) # (!\UC|opULA[0]~2_combout\ & (\AC|conteudo\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \UC|opULA[0]~1_combout\,
	datac => \UC|opULA[0]~2_combout\,
	datad => \AC|conteudo\(10),
	combout => \ULA|Mux6~6_combout\);

-- Location: LCCOMB_X57_Y30_N14
\ULA|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~3_combout\ = (\UC|opULA[1]~6_combout\ & ((\UC|opULA[0]~7_combout\) # (\AC|conteudo\(9) $ (!\ULA|Mux6~6_combout\)))) # (!\UC|opULA[1]~6_combout\ & (\UC|opULA[0]~7_combout\ & (\AC|conteudo\(9) $ (!\ULA|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \UC|opULA[1]~6_combout\,
	datac => \UC|opULA[0]~7_combout\,
	datad => \ULA|Mux6~6_combout\,
	combout => \ULA|Mux6~3_combout\);

-- Location: LCCOMB_X57_Y30_N20
\ULA|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~4_combout\ = \AC|conteudo\(9) $ (((\ULA|Mux6~3_combout\ & !\ULA|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \ULA|Mux6~3_combout\,
	datad => \ULA|Mux8~4_combout\,
	combout => \ULA|Mux6~4_combout\);

-- Location: LCCOMB_X57_Y30_N24
\ULA|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~2_combout\ = (\ULA|Mux8~4_combout\ & (\RDM|conteudo\(9))) # (!\ULA|Mux8~4_combout\ & ((\ULA|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(9),
	datab => \ULA|Mux8~4_combout\,
	datad => \ULA|Add0~30_combout\,
	combout => \ULA|Mux6~2_combout\);

-- Location: LCCOMB_X57_Y30_N10
\ULA|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~5_combout\ = (\ULA|Mux8~9_combout\ & ((\ULA|Mux8~4_combout\ & ((\ULA|Mux6~4_combout\) # (\ULA|Mux6~2_combout\))) # (!\ULA|Mux8~4_combout\ & (!\ULA|Mux6~4_combout\)))) # (!\ULA|Mux8~9_combout\ & (\ULA|Mux6~2_combout\ & ((\ULA|Mux6~4_combout\) # 
-- (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux8~4_combout\,
	datab => \ULA|Mux6~4_combout\,
	datac => \ULA|Mux8~9_combout\,
	datad => \ULA|Mux6~2_combout\,
	combout => \ULA|Mux6~5_combout\);

-- Location: FF_X57_Y30_N11
\AC|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux6~5_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(9));

-- Location: LCCOMB_X56_Y14_N10
\RDM|conteudo[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[9]~9_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[9]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[9]~input_o\,
	datab => \AC|conteudo\(9),
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[9]~9_combout\);

-- Location: M9K_X37_Y7_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N26
\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout\);

-- Location: M9K_X78_Y11_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y6_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N8
\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout\);

-- Location: M9K_X78_Y14_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y13_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N14
\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout\);

-- Location: M9K_X64_Y8_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y15_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y14_N20
\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout\);

-- Location: LCCOMB_X56_Y14_N28
\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout\);

-- Location: LCCOMB_X56_Y14_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout\);

-- Location: FF_X56_Y14_N11
\RDM|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[9]~9_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(9));

-- Location: FF_X58_Y32_N21
\RI|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(9),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(9));

-- Location: LCCOMB_X58_Y32_N28
\UC|writeOUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeOUT~combout\ = (\UC|writeOUT~0_combout\) # ((!\RI|conteudo\(10) & (!\RI|conteudo\(9) & \UC|t7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \RI|conteudo\(9),
	datac => \UC|t7~q\,
	datad => \UC|writeOUT~0_combout\,
	combout => \UC|writeOUT~combout\);

-- Location: LCCOMB_X58_Y32_N8
\ULA|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~4_combout\ = (!\UC|opULA[2]~3_combout\ & (\UC|opULA[1]~6_combout\ & ((!\DECOD|operacao\(13)) # (!\UC|writeOUT~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeOUT~combout\,
	datab => \UC|opULA[2]~3_combout\,
	datac => \DECOD|operacao\(13),
	datad => \UC|opULA[1]~6_combout\,
	combout => \ULA|Mux8~4_combout\);

-- Location: LCCOMB_X57_Y30_N22
\ULA|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~0_combout\ = (\UC|opULA[0]~7_combout\ & ((\UC|opULA[1]~6_combout\ & ((\AC|conteudo\(10)))) # (!\UC|opULA[1]~6_combout\ & (\AC|conteudo\(11))))) # (!\UC|opULA[0]~7_combout\ & ((\UC|opULA[1]~6_combout\) # ((!\AC|conteudo\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~7_combout\,
	datab => \UC|opULA[1]~6_combout\,
	datac => \AC|conteudo\(11),
	datad => \AC|conteudo\(10),
	combout => \ULA|Mux5~0_combout\);

-- Location: LCCOMB_X57_Y30_N28
\ULA|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~1_combout\ = (\ULA|Mux5~0_combout\ & ((\UC|opULA[0]~7_combout\) # ((\AC|conteudo\(9)) # (!\UC|opULA[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~7_combout\,
	datab => \UC|opULA[1]~6_combout\,
	datac => \ULA|Mux5~0_combout\,
	datad => \AC|conteudo\(9),
	combout => \ULA|Mux5~1_combout\);

-- Location: LCCOMB_X57_Y30_N6
\ULA|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~2_combout\ = (\ULA|Mux8~9_combout\ & (((\ULA|Mux5~1_combout\) # (\ULA|Mux8~4_combout\)))) # (!\ULA|Mux8~9_combout\ & (\ULA|Add0~33_combout\ & ((!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~33_combout\,
	datab => \ULA|Mux5~1_combout\,
	datac => \ULA|Mux8~9_combout\,
	datad => \ULA|Mux8~4_combout\,
	combout => \ULA|Mux5~2_combout\);

-- Location: LCCOMB_X57_Y30_N12
\ULA|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~3_combout\ = (\RDM|conteudo\(10) & ((\ULA|Mux5~2_combout\) # ((\ULA|Mux8~4_combout\ & \AC|conteudo\(10))))) # (!\RDM|conteudo\(10) & (\ULA|Mux5~2_combout\ & ((\AC|conteudo\(10)) # (!\ULA|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(10),
	datab => \ULA|Mux8~4_combout\,
	datac => \AC|conteudo\(10),
	datad => \ULA|Mux5~2_combout\,
	combout => \ULA|Mux5~3_combout\);

-- Location: FF_X57_Y30_N13
\AC|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux5~3_combout\,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(10));

-- Location: IOIBUF_X65_Y0_N8
\entrada[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(10),
	o => \entrada[10]~input_o\);

-- Location: LCCOMB_X62_Y14_N8
\RDM|conteudo[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[10]~10_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[10]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \entrada[10]~input_o\,
	datad => \UC|selectRDM[0]~4_combout\,
	combout => \RDM|conteudo[10]~10_combout\);

-- Location: M9K_X78_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y10_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y14_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout\,
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout\);

-- Location: M9K_X64_Y13_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y12_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N0
\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout\);

-- Location: M9K_X64_Y14_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y17_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y14_N28
\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout\);

-- Location: LCCOMB_X62_Y14_N14
\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout\);

-- Location: M9K_X78_Y6_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y1_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y14_N20
\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout\);

-- Location: LCCOMB_X62_Y14_N4
\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout\);

-- Location: FF_X62_Y14_N9
\RDM|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[10]~10_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(10));

-- Location: FF_X58_Y32_N11
\RI|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(10),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(10));

-- Location: LCCOMB_X62_Y33_N28
\UC|selectRDM[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[0]~3_combout\ = (\RI|conteudo\(10)) # ((\RI|conteudo\(9) & (!\UC|t8~q\)) # (!\RI|conteudo\(9) & ((!\UC|t6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|t8~q\,
	datac => \RI|conteudo\(9),
	datad => \UC|t6~q\,
	combout => \UC|selectRDM[0]~3_combout\);

-- Location: LCCOMB_X62_Y33_N22
\UC|selectRDM[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[0]~4_combout\ = (\DECOD|operacao\(4) & ((\UC|RwriteRDM~0_combout\) # (!\UC|selectRDM[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|selectRDM[0]~3_combout\,
	datac => \DECOD|operacao\(4),
	datad => \UC|RwriteRDM~0_combout\,
	combout => \UC|selectRDM[0]~4_combout\);

-- Location: LCCOMB_X59_Y27_N14
\RDM|conteudo[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[13]~13_combout\ = (\UC|selectRDM[0]~4_combout\ & (\entrada[13]~input_o\)) # (!\UC|selectRDM[0]~4_combout\ & ((\AC|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[13]~input_o\,
	datac => \UC|selectRDM[0]~4_combout\,
	datad => \AC|conteudo\(13),
	combout => \RDM|conteudo[13]~13_combout\);

-- Location: LCCOMB_X63_Y25_N12
\RDM|conteudo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[13]~feeder_combout\ = \RDM|conteudo[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo[13]~13_combout\,
	combout => \RDM|conteudo[13]~feeder_combout\);

-- Location: M9K_X64_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N28
\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout\);

-- Location: M9K_X64_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout\);

-- Location: M9K_X78_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N24
\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout\);

-- Location: LCCOMB_X63_Y25_N30
\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout\);

-- Location: M9K_X78_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y25_N6
\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout\);

-- Location: LCCOMB_X63_Y25_N8
\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout\);

-- Location: FF_X63_Y25_N13
\RDM|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[13]~feeder_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(13));

-- Location: FF_X61_Y32_N5
\RI|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(13),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(13));

-- Location: LCCOMB_X60_Y32_N14
\DECOD|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~6_combout\ = (\RI|conteudo\(13) & (\RI|conteudo\(12) & (!\RI|conteudo\(11) & !\RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(12),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Mux15~6_combout\);

-- Location: LCCOMB_X60_Y32_N26
\DECOD|operacao[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(9) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|operacao\(9))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|Mux15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(9),
	datac => \DECOD|Mux15~6_combout\,
	datad => \RI|conteudo[15]~clkctrl_outclk\,
	combout => \DECOD|operacao\(9));

-- Location: LCCOMB_X60_Y32_N20
\UC|opULA[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[1]~5_combout\ = (!\DECOD|operacao\(9) & (!\DECOD|operacao\(10) & !\DECOD|operacao\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|operacao\(9),
	datab => \DECOD|operacao\(10),
	datad => \DECOD|operacao\(13),
	combout => \UC|opULA[1]~5_combout\);

-- Location: LCCOMB_X58_Y32_N18
\UC|opULA[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[1]~6_combout\ = (\UC|opULA[1]~5_combout\ & (\UC|RwriteAC~0_combout\ & (\DECOD|operacao\(1)))) # (!\UC|opULA[1]~5_combout\ & ((\UC|writeOUT~combout\) # ((\UC|RwriteAC~0_combout\ & \DECOD|operacao\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~5_combout\,
	datab => \UC|RwriteAC~0_combout\,
	datac => \DECOD|operacao\(1),
	datad => \UC|writeOUT~combout\,
	combout => \UC|opULA[1]~6_combout\);

-- Location: LCCOMB_X59_Y30_N4
\ULA|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~2_combout\ = (\AC|conteudo\(0) & ((\UC|opULA[0]~7_combout\) # ((!\UC|opULA[2]~4_combout\ & \RDM|conteudo\(0))))) # (!\AC|conteudo\(0) & (!\UC|opULA[2]~4_combout\ & (\RDM|conteudo\(0) & \UC|opULA[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[2]~4_combout\,
	datab => \AC|conteudo\(0),
	datac => \RDM|conteudo\(0),
	datad => \UC|opULA[0]~7_combout\,
	combout => \ULA|Mux15~2_combout\);

-- Location: LCCOMB_X59_Y30_N20
\ULA|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~0_combout\ = (\UC|opULA[0]~2_combout\ & (((\AC|conteudo\(1))))) # (!\UC|opULA[0]~2_combout\ & ((\UC|opULA[0]~1_combout\ & ((\AC|conteudo\(1)))) # (!\UC|opULA[0]~1_combout\ & (!\AC|conteudo\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~2_combout\,
	datab => \AC|conteudo\(0),
	datac => \UC|opULA[0]~1_combout\,
	datad => \AC|conteudo\(1),
	combout => \ULA|Mux15~0_combout\);

-- Location: LCCOMB_X59_Y30_N18
\ULA|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~1_combout\ = (!\UC|opULA[1]~6_combout\ & ((\UC|opULA[2]~4_combout\ & (\ULA|Mux15~0_combout\)) # (!\UC|opULA[2]~4_combout\ & ((\ULA|Add0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux15~0_combout\,
	datab => \UC|opULA[1]~6_combout\,
	datac => \ULA|Add0~3_combout\,
	datad => \UC|opULA[2]~4_combout\,
	combout => \ULA|Mux15~1_combout\);

-- Location: LCCOMB_X59_Y30_N2
\ULA|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~3_combout\ = (\ULA|Mux15~1_combout\) # ((\UC|opULA[1]~6_combout\ & \ULA|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|opULA[1]~6_combout\,
	datac => \ULA|Mux15~2_combout\,
	datad => \ULA|Mux15~1_combout\,
	combout => \ULA|Mux15~3_combout\);

-- Location: FF_X59_Y30_N1
\AC|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ULA|Mux15~3_combout\,
	sload => VCC,
	ena => \UC|writeAC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(0));

-- Location: IOIBUF_X56_Y73_N15
\entrada[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(0),
	o => \entrada[0]~input_o\);

-- Location: LCCOMB_X60_Y31_N24
\RDM|conteudo[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[0]~0_combout\ = (\UC|selectRDM[0]~4_combout\ & ((\entrada[0]~input_o\))) # (!\UC|selectRDM[0]~4_combout\ & (\AC|conteudo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(0),
	datab => \UC|selectRDM[0]~4_combout\,
	datad => \entrada[0]~input_o\,
	combout => \RDM|conteudo[0]~0_combout\);

-- Location: M9K_X78_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N2
\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout\);

-- Location: M9K_X51_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N14
\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout\);

-- Location: M9K_X64_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N20
\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout\);

-- Location: LCCOMB_X59_Y31_N22
\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout\) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout\);

-- Location: M9K_X78_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N12
\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_a\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_a\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout\);

-- Location: LCCOMB_X59_Y31_N0
\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout\ = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a\(2) & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_a\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout\);

-- Location: FF_X60_Y31_N25
\RDM|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[0]~0_combout\,
	asdata => \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout\,
	sload => \UC|selectRDM[1]~8_combout\,
	ena => \UC|writeRDM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(0));

-- Location: LCCOMB_X57_Y1_N28
\OUT|conteudo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[0]~feeder_combout\ = \RDM|conteudo\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(0),
	combout => \OUT|conteudo[0]~feeder_combout\);

-- Location: LCCOMB_X58_Y32_N24
\UC|writeOUT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeOUT~1_combout\ = (\DECOD|operacao\(3) & ((\UC|writeOUT~0_combout\) # ((!\DECOD|Decoder0~0_combout\ & \UC|t7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writeOUT~0_combout\,
	datab => \DECOD|Decoder0~0_combout\,
	datac => \DECOD|operacao\(3),
	datad => \UC|t7~q\,
	combout => \UC|writeOUT~1_combout\);

-- Location: FF_X57_Y1_N29
\OUT|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[0]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(0));

-- Location: LCCOMB_X42_Y1_N4
\OUT|conteudo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[1]~feeder_combout\ = \RDM|conteudo\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(1),
	combout => \OUT|conteudo[1]~feeder_combout\);

-- Location: FF_X42_Y1_N5
\OUT|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[1]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(1));

-- Location: LCCOMB_X42_Y1_N30
\OUT|conteudo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[2]~feeder_combout\ = \RDM|conteudo\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(2),
	combout => \OUT|conteudo[2]~feeder_combout\);

-- Location: FF_X42_Y1_N31
\OUT|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[2]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(2));

-- Location: LCCOMB_X54_Y1_N28
\OUT|conteudo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[3]~feeder_combout\ = \RDM|conteudo\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(3),
	combout => \OUT|conteudo[3]~feeder_combout\);

-- Location: FF_X54_Y1_N29
\OUT|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[3]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(3));

-- Location: LCCOMB_X57_Y1_N2
\OUT|conteudo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[4]~feeder_combout\ = \RDM|conteudo\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(4),
	combout => \OUT|conteudo[4]~feeder_combout\);

-- Location: FF_X57_Y1_N3
\OUT|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[4]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(4));

-- Location: LCCOMB_X42_Y1_N28
\OUT|conteudo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[5]~feeder_combout\ = \RDM|conteudo\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(5),
	combout => \OUT|conteudo[5]~feeder_combout\);

-- Location: FF_X42_Y1_N29
\OUT|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[5]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(5));

-- Location: LCCOMB_X54_Y14_N16
\OUT|conteudo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[6]~feeder_combout\ = \RDM|conteudo\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(6),
	combout => \OUT|conteudo[6]~feeder_combout\);

-- Location: FF_X54_Y14_N17
\OUT|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[6]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(6));

-- Location: LCCOMB_X49_Y1_N20
\OUT|conteudo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[7]~feeder_combout\ = \RDM|conteudo\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(7),
	combout => \OUT|conteudo[7]~feeder_combout\);

-- Location: FF_X49_Y1_N21
\OUT|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[7]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(7));

-- Location: LCCOMB_X42_Y1_N22
\OUT|conteudo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[8]~feeder_combout\ = \RDM|conteudo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(8),
	combout => \OUT|conteudo[8]~feeder_combout\);

-- Location: FF_X42_Y1_N23
\OUT|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[8]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(8));

-- Location: LCCOMB_X42_Y1_N20
\OUT|conteudo[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[9]~feeder_combout\ = \RDM|conteudo\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(9),
	combout => \OUT|conteudo[9]~feeder_combout\);

-- Location: FF_X42_Y1_N21
\OUT|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[9]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(9));

-- Location: LCCOMB_X57_Y1_N12
\OUT|conteudo[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[10]~feeder_combout\ = \RDM|conteudo\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(10),
	combout => \OUT|conteudo[10]~feeder_combout\);

-- Location: FF_X57_Y1_N13
\OUT|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[10]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(10));

-- Location: LCCOMB_X57_Y1_N20
\OUT|conteudo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[11]~feeder_combout\ = \RDM|conteudo\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(11),
	combout => \OUT|conteudo[11]~feeder_combout\);

-- Location: FF_X57_Y1_N21
\OUT|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[11]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(11));

-- Location: LCCOMB_X57_Y1_N6
\OUT|conteudo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[12]~feeder_combout\ = \RDM|conteudo\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(12),
	combout => \OUT|conteudo[12]~feeder_combout\);

-- Location: FF_X57_Y1_N7
\OUT|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[12]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(12));

-- Location: LCCOMB_X54_Y14_N22
\OUT|conteudo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[13]~feeder_combout\ = \RDM|conteudo\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(13),
	combout => \OUT|conteudo[13]~feeder_combout\);

-- Location: FF_X54_Y14_N23
\OUT|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[13]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(13));

-- Location: LCCOMB_X42_Y1_N10
\OUT|conteudo[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[14]~feeder_combout\ = \RDM|conteudo\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(14),
	combout => \OUT|conteudo[14]~feeder_combout\);

-- Location: FF_X42_Y1_N11
\OUT|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[14]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(14));

-- Location: LCCOMB_X42_Y1_N16
\OUT|conteudo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT|conteudo[15]~feeder_combout\ = \RDM|conteudo\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(15),
	combout => \OUT|conteudo[15]~feeder_combout\);

-- Location: FF_X42_Y1_N17
\OUT|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \OUT|conteudo[15]~feeder_combout\,
	ena => \UC|writeOUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OUT|conteudo\(15));

-- Location: LCCOMB_X57_Y1_N10
\RI|conteudo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[0]~feeder_combout\ = \RDM|conteudo\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(0),
	combout => \RI|conteudo[0]~feeder_combout\);

-- Location: FF_X57_Y1_N11
\RI|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[0]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(0));

-- Location: LCCOMB_X57_Y1_N8
\RI|conteudo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[1]~feeder_combout\ = \RDM|conteudo\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(1),
	combout => \RI|conteudo[1]~feeder_combout\);

-- Location: FF_X57_Y1_N9
\RI|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[1]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(1));

-- Location: LCCOMB_X57_Y1_N30
\RI|conteudo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[2]~feeder_combout\ = \RDM|conteudo\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(2),
	combout => \RI|conteudo[2]~feeder_combout\);

-- Location: FF_X57_Y1_N31
\RI|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[2]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(2));

-- Location: LCCOMB_X57_Y1_N4
\RI|conteudo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[3]~feeder_combout\ = \RDM|conteudo\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(3),
	combout => \RI|conteudo[3]~feeder_combout\);

-- Location: FF_X57_Y1_N5
\RI|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[3]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(3));

-- Location: LCCOMB_X57_Y1_N18
\RI|conteudo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[4]~feeder_combout\ = \RDM|conteudo\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(4),
	combout => \RI|conteudo[4]~feeder_combout\);

-- Location: FF_X57_Y1_N19
\RI|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[4]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(4));

-- Location: LCCOMB_X57_Y1_N22
\RI|conteudo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[5]~feeder_combout\ = \RDM|conteudo\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(5),
	combout => \RI|conteudo[5]~feeder_combout\);

-- Location: FF_X57_Y1_N23
\RI|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[5]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(5));

-- Location: LCCOMB_X57_Y1_N14
\RI|conteudo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[6]~feeder_combout\ = \RDM|conteudo\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(6),
	combout => \RI|conteudo[6]~feeder_combout\);

-- Location: FF_X57_Y1_N15
\RI|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[6]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(6));

-- Location: LCCOMB_X57_Y1_N16
\RI|conteudo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[7]~feeder_combout\ = \RDM|conteudo\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(7),
	combout => \RI|conteudo[7]~feeder_combout\);

-- Location: FF_X57_Y1_N17
\RI|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[7]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(7));

-- Location: LCCOMB_X57_Y1_N26
\RI|conteudo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RI|conteudo[8]~feeder_combout\ = \RDM|conteudo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(8),
	combout => \RI|conteudo[8]~feeder_combout\);

-- Location: FF_X57_Y1_N27
\RI|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RI|conteudo[8]~feeder_combout\,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(8));

-- Location: LCCOMB_X61_Y32_N14
\DECOD|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Mux15~15_combout\ = (\RI|conteudo\(14) & (\RI|conteudo\(11) & (\RI|conteudo\(12) & \RI|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(14),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(13),
	combout => \DECOD|Mux15~15_combout\);

-- Location: LCCOMB_X61_Y32_N6
\DECOD|operacao[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|operacao\(0) = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & ((\DECOD|operacao\(0)))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk\) & (\DECOD|Mux15~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Mux15~15_combout\,
	datac => \RI|conteudo[15]~clkctrl_outclk\,
	datad => \DECOD|operacao\(0),
	combout => \DECOD|operacao\(0));

ww_saida(0) <= \saida[0]~output_o\;

ww_saida(1) <= \saida[1]~output_o\;

ww_saida(2) <= \saida[2]~output_o\;

ww_saida(3) <= \saida[3]~output_o\;

ww_saida(4) <= \saida[4]~output_o\;

ww_saida(5) <= \saida[5]~output_o\;

ww_saida(6) <= \saida[6]~output_o\;

ww_saida(7) <= \saida[7]~output_o\;

ww_saida(8) <= \saida[8]~output_o\;

ww_saida(9) <= \saida[9]~output_o\;

ww_saida(10) <= \saida[10]~output_o\;

ww_saida(11) <= \saida[11]~output_o\;

ww_saida(12) <= \saida[12]~output_o\;

ww_saida(13) <= \saida[13]~output_o\;

ww_saida(14) <= \saida[14]~output_o\;

ww_saida(15) <= \saida[15]~output_o\;

ww_T0 <= \T0~output_o\;

ww_T1 <= \T1~output_o\;

ww_T2 <= \T2~output_o\;

ww_T3 <= \T3~output_o\;

ww_T4 <= \T4~output_o\;

ww_T5 <= \T5~output_o\;

ww_T6 <= \T6~output_o\;

ww_T7 <= \T7~output_o\;

ww_T8 <= \T8~output_o\;

ww_T9 <= \T9~output_o\;

ww_acumulador(0) <= \acumulador[0]~output_o\;

ww_acumulador(1) <= \acumulador[1]~output_o\;

ww_acumulador(2) <= \acumulador[2]~output_o\;

ww_acumulador(3) <= \acumulador[3]~output_o\;

ww_acumulador(4) <= \acumulador[4]~output_o\;

ww_acumulador(5) <= \acumulador[5]~output_o\;

ww_acumulador(6) <= \acumulador[6]~output_o\;

ww_acumulador(7) <= \acumulador[7]~output_o\;

ww_acumulador(8) <= \acumulador[8]~output_o\;

ww_acumulador(9) <= \acumulador[9]~output_o\;

ww_acumulador(10) <= \acumulador[10]~output_o\;

ww_acumulador(11) <= \acumulador[11]~output_o\;

ww_acumulador(12) <= \acumulador[12]~output_o\;

ww_acumulador(13) <= \acumulador[13]~output_o\;

ww_acumulador(14) <= \acumulador[14]~output_o\;

ww_acumulador(15) <= \acumulador[15]~output_o\;

ww_qREM(0) <= \qREM[0]~output_o\;

ww_qREM(1) <= \qREM[1]~output_o\;

ww_qREM(2) <= \qREM[2]~output_o\;

ww_qREM(3) <= \qREM[3]~output_o\;

ww_qREM(4) <= \qREM[4]~output_o\;

ww_qREM(5) <= \qREM[5]~output_o\;

ww_qREM(6) <= \qREM[6]~output_o\;

ww_qREM(7) <= \qREM[7]~output_o\;

ww_qREM(8) <= \qREM[8]~output_o\;

ww_qREM(9) <= \qREM[9]~output_o\;

ww_qREM(10) <= \qREM[10]~output_o\;

ww_qREM(11) <= \qREM[11]~output_o\;

ww_qREM(12) <= \qREM[12]~output_o\;

ww_qREM(13) <= \qREM[13]~output_o\;

ww_qREM(14) <= \qREM[14]~output_o\;

ww_qREM(15) <= \qREM[15]~output_o\;

ww_qRDM(0) <= \qRDM[0]~output_o\;

ww_qRDM(1) <= \qRDM[1]~output_o\;

ww_qRDM(2) <= \qRDM[2]~output_o\;

ww_qRDM(3) <= \qRDM[3]~output_o\;

ww_qRDM(4) <= \qRDM[4]~output_o\;

ww_qRDM(5) <= \qRDM[5]~output_o\;

ww_qRDM(6) <= \qRDM[6]~output_o\;

ww_qRDM(7) <= \qRDM[7]~output_o\;

ww_qRDM(8) <= \qRDM[8]~output_o\;

ww_qRDM(9) <= \qRDM[9]~output_o\;

ww_qRDM(10) <= \qRDM[10]~output_o\;

ww_qRDM(11) <= \qRDM[11]~output_o\;

ww_qRDM(12) <= \qRDM[12]~output_o\;

ww_qRDM(13) <= \qRDM[13]~output_o\;

ww_qRDM(14) <= \qRDM[14]~output_o\;

ww_qRDM(15) <= \qRDM[15]~output_o\;

ww_qRI(0) <= \qRI[0]~output_o\;

ww_qRI(1) <= \qRI[1]~output_o\;

ww_qRI(2) <= \qRI[2]~output_o\;

ww_qRI(3) <= \qRI[3]~output_o\;

ww_qRI(4) <= \qRI[4]~output_o\;

ww_qRI(5) <= \qRI[5]~output_o\;

ww_qRI(6) <= \qRI[6]~output_o\;

ww_qRI(7) <= \qRI[7]~output_o\;

ww_qRI(8) <= \qRI[8]~output_o\;

ww_qRI(9) <= \qRI[9]~output_o\;

ww_qRI(10) <= \qRI[10]~output_o\;

ww_qRI(11) <= \qRI[11]~output_o\;

ww_qRI(12) <= \qRI[12]~output_o\;

ww_qRI(13) <= \qRI[13]~output_o\;

ww_qRI(14) <= \qRI[14]~output_o\;

ww_qRI(15) <= \qRI[15]~output_o\;

ww_qPC(0) <= \qPC[0]~output_o\;

ww_qPC(1) <= \qPC[1]~output_o\;

ww_qPC(2) <= \qPC[2]~output_o\;

ww_qPC(3) <= \qPC[3]~output_o\;

ww_qPC(4) <= \qPC[4]~output_o\;

ww_qPC(5) <= \qPC[5]~output_o\;

ww_qPC(6) <= \qPC[6]~output_o\;

ww_qPC(7) <= \qPC[7]~output_o\;

ww_qPC(8) <= \qPC[8]~output_o\;

ww_qPC(9) <= \qPC[9]~output_o\;

ww_qPC(10) <= \qPC[10]~output_o\;

ww_qPC(11) <= \qPC[11]~output_o\;

ww_qPC(12) <= \qPC[12]~output_o\;

ww_qPC(13) <= \qPC[13]~output_o\;

ww_qPC(14) <= \qPC[14]~output_o\;

ww_qPC(15) <= \qPC[15]~output_o\;

ww_sNOP(0) <= \sNOP[0]~output_o\;

ww_sNOP(1) <= \sNOP[1]~output_o\;

ww_sNOP(2) <= \sNOP[2]~output_o\;

ww_sNOP(3) <= \sNOP[3]~output_o\;

ww_sNOP(4) <= \sNOP[4]~output_o\;

ww_sNOP(5) <= \sNOP[5]~output_o\;

ww_sNOP(6) <= \sNOP[6]~output_o\;

ww_sNOP(7) <= \sNOP[7]~output_o\;

ww_sNOP(8) <= \sNOP[8]~output_o\;

ww_sNOP(9) <= \sNOP[9]~output_o\;

ww_sNOP(10) <= \sNOP[10]~output_o\;

ww_sNOP(11) <= \sNOP[11]~output_o\;

ww_sNOP(12) <= \sNOP[12]~output_o\;

ww_sNOP(13) <= \sNOP[13]~output_o\;

ww_sNOP(14) <= \sNOP[14]~output_o\;

ww_sNOP(15) <= \sNOP[15]~output_o\;

ww_sSTA(0) <= \sSTA[0]~output_o\;

ww_sSTA(1) <= \sSTA[1]~output_o\;

ww_sSTA(2) <= \sSTA[2]~output_o\;

ww_sSTA(3) <= \sSTA[3]~output_o\;

ww_sSTA(4) <= \sSTA[4]~output_o\;

ww_sSTA(5) <= \sSTA[5]~output_o\;

ww_sSTA(6) <= \sSTA[6]~output_o\;

ww_sSTA(7) <= \sSTA[7]~output_o\;

ww_sSTA(8) <= \sSTA[8]~output_o\;

ww_sSTA(9) <= \sSTA[9]~output_o\;

ww_sSTA(10) <= \sSTA[10]~output_o\;

ww_sSTA(11) <= \sSTA[11]~output_o\;

ww_sSTA(12) <= \sSTA[12]~output_o\;

ww_sSTA(13) <= \sSTA[13]~output_o\;

ww_sSTA(14) <= \sSTA[14]~output_o\;

ww_sSTA(15) <= \sSTA[15]~output_o\;

ww_sLDA(0) <= \sLDA[0]~output_o\;

ww_sLDA(1) <= \sLDA[1]~output_o\;

ww_sLDA(2) <= \sLDA[2]~output_o\;

ww_sLDA(3) <= \sLDA[3]~output_o\;

ww_sLDA(4) <= \sLDA[4]~output_o\;

ww_sLDA(5) <= \sLDA[5]~output_o\;

ww_sLDA(6) <= \sLDA[6]~output_o\;

ww_sLDA(7) <= \sLDA[7]~output_o\;

ww_sLDA(8) <= \sLDA[8]~output_o\;

ww_sLDA(9) <= \sLDA[9]~output_o\;

ww_sLDA(10) <= \sLDA[10]~output_o\;

ww_sLDA(11) <= \sLDA[11]~output_o\;

ww_sLDA(12) <= \sLDA[12]~output_o\;

ww_sLDA(13) <= \sLDA[13]~output_o\;

ww_sLDA(14) <= \sLDA[14]~output_o\;

ww_sLDA(15) <= \sLDA[15]~output_o\;

ww_sADD(0) <= \sADD[0]~output_o\;

ww_sADD(1) <= \sADD[1]~output_o\;

ww_sADD(2) <= \sADD[2]~output_o\;

ww_sADD(3) <= \sADD[3]~output_o\;

ww_sADD(4) <= \sADD[4]~output_o\;

ww_sADD(5) <= \sADD[5]~output_o\;

ww_sADD(6) <= \sADD[6]~output_o\;

ww_sADD(7) <= \sADD[7]~output_o\;

ww_sADD(8) <= \sADD[8]~output_o\;

ww_sADD(9) <= \sADD[9]~output_o\;

ww_sADD(10) <= \sADD[10]~output_o\;

ww_sADD(11) <= \sADD[11]~output_o\;

ww_sADD(12) <= \sADD[12]~output_o\;

ww_sADD(13) <= \sADD[13]~output_o\;

ww_sADD(14) <= \sADD[14]~output_o\;

ww_sADD(15) <= \sADD[15]~output_o\;

ww_sSUB(0) <= \sSUB[0]~output_o\;

ww_sSUB(1) <= \sSUB[1]~output_o\;

ww_sSUB(2) <= \sSUB[2]~output_o\;

ww_sSUB(3) <= \sSUB[3]~output_o\;

ww_sSUB(4) <= \sSUB[4]~output_o\;

ww_sSUB(5) <= \sSUB[5]~output_o\;

ww_sSUB(6) <= \sSUB[6]~output_o\;

ww_sSUB(7) <= \sSUB[7]~output_o\;

ww_sSUB(8) <= \sSUB[8]~output_o\;

ww_sSUB(9) <= \sSUB[9]~output_o\;

ww_sSUB(10) <= \sSUB[10]~output_o\;

ww_sSUB(11) <= \sSUB[11]~output_o\;

ww_sSUB(12) <= \sSUB[12]~output_o\;

ww_sSUB(13) <= \sSUB[13]~output_o\;

ww_sSUB(14) <= \sSUB[14]~output_o\;

ww_sSUB(15) <= \sSUB[15]~output_o\;

ww_sAND(0) <= \sAND[0]~output_o\;

ww_sAND(1) <= \sAND[1]~output_o\;

ww_sAND(2) <= \sAND[2]~output_o\;

ww_sAND(3) <= \sAND[3]~output_o\;

ww_sAND(4) <= \sAND[4]~output_o\;

ww_sAND(5) <= \sAND[5]~output_o\;

ww_sAND(6) <= \sAND[6]~output_o\;

ww_sAND(7) <= \sAND[7]~output_o\;

ww_sAND(8) <= \sAND[8]~output_o\;

ww_sAND(9) <= \sAND[9]~output_o\;

ww_sAND(10) <= \sAND[10]~output_o\;

ww_sAND(11) <= \sAND[11]~output_o\;

ww_sAND(12) <= \sAND[12]~output_o\;

ww_sAND(13) <= \sAND[13]~output_o\;

ww_sAND(14) <= \sAND[14]~output_o\;

ww_sAND(15) <= \sAND[15]~output_o\;

ww_sOR(0) <= \sOR[0]~output_o\;

ww_sOR(1) <= \sOR[1]~output_o\;

ww_sOR(2) <= \sOR[2]~output_o\;

ww_sOR(3) <= \sOR[3]~output_o\;

ww_sOR(4) <= \sOR[4]~output_o\;

ww_sOR(5) <= \sOR[5]~output_o\;

ww_sOR(6) <= \sOR[6]~output_o\;

ww_sOR(7) <= \sOR[7]~output_o\;

ww_sOR(8) <= \sOR[8]~output_o\;

ww_sOR(9) <= \sOR[9]~output_o\;

ww_sOR(10) <= \sOR[10]~output_o\;

ww_sOR(11) <= \sOR[11]~output_o\;

ww_sOR(12) <= \sOR[12]~output_o\;

ww_sOR(13) <= \sOR[13]~output_o\;

ww_sOR(14) <= \sOR[14]~output_o\;

ww_sOR(15) <= \sOR[15]~output_o\;

ww_sNOT(0) <= \sNOT[0]~output_o\;

ww_sNOT(1) <= \sNOT[1]~output_o\;

ww_sNOT(2) <= \sNOT[2]~output_o\;

ww_sNOT(3) <= \sNOT[3]~output_o\;

ww_sNOT(4) <= \sNOT[4]~output_o\;

ww_sNOT(5) <= \sNOT[5]~output_o\;

ww_sNOT(6) <= \sNOT[6]~output_o\;

ww_sNOT(7) <= \sNOT[7]~output_o\;

ww_sNOT(8) <= \sNOT[8]~output_o\;

ww_sNOT(9) <= \sNOT[9]~output_o\;

ww_sNOT(10) <= \sNOT[10]~output_o\;

ww_sNOT(11) <= \sNOT[11]~output_o\;

ww_sNOT(12) <= \sNOT[12]~output_o\;

ww_sNOT(13) <= \sNOT[13]~output_o\;

ww_sNOT(14) <= \sNOT[14]~output_o\;

ww_sNOT(15) <= \sNOT[15]~output_o\;

ww_sJ(0) <= \sJ[0]~output_o\;

ww_sJ(1) <= \sJ[1]~output_o\;

ww_sJ(2) <= \sJ[2]~output_o\;

ww_sJ(3) <= \sJ[3]~output_o\;

ww_sJ(4) <= \sJ[4]~output_o\;

ww_sJ(5) <= \sJ[5]~output_o\;

ww_sJ(6) <= \sJ[6]~output_o\;

ww_sJ(7) <= \sJ[7]~output_o\;

ww_sJ(8) <= \sJ[8]~output_o\;

ww_sJ(9) <= \sJ[9]~output_o\;

ww_sJ(10) <= \sJ[10]~output_o\;

ww_sJ(11) <= \sJ[11]~output_o\;

ww_sJ(12) <= \sJ[12]~output_o\;

ww_sJ(13) <= \sJ[13]~output_o\;

ww_sJ(14) <= \sJ[14]~output_o\;

ww_sJ(15) <= \sJ[15]~output_o\;

ww_sJN(0) <= \sJN[0]~output_o\;

ww_sJN(1) <= \sJN[1]~output_o\;

ww_sJN(2) <= \sJN[2]~output_o\;

ww_sJN(3) <= \sJN[3]~output_o\;

ww_sJN(4) <= \sJN[4]~output_o\;

ww_sJN(5) <= \sJN[5]~output_o\;

ww_sJN(6) <= \sJN[6]~output_o\;

ww_sJN(7) <= \sJN[7]~output_o\;

ww_sJN(8) <= \sJN[8]~output_o\;

ww_sJN(9) <= \sJN[9]~output_o\;

ww_sJN(10) <= \sJN[10]~output_o\;

ww_sJN(11) <= \sJN[11]~output_o\;

ww_sJN(12) <= \sJN[12]~output_o\;

ww_sJN(13) <= \sJN[13]~output_o\;

ww_sJN(14) <= \sJN[14]~output_o\;

ww_sJN(15) <= \sJN[15]~output_o\;

ww_sJZ(0) <= \sJZ[0]~output_o\;

ww_sJZ(1) <= \sJZ[1]~output_o\;

ww_sJZ(2) <= \sJZ[2]~output_o\;

ww_sJZ(3) <= \sJZ[3]~output_o\;

ww_sJZ(4) <= \sJZ[4]~output_o\;

ww_sJZ(5) <= \sJZ[5]~output_o\;

ww_sJZ(6) <= \sJZ[6]~output_o\;

ww_sJZ(7) <= \sJZ[7]~output_o\;

ww_sJZ(8) <= \sJZ[8]~output_o\;

ww_sJZ(9) <= \sJZ[9]~output_o\;

ww_sJZ(10) <= \sJZ[10]~output_o\;

ww_sJZ(11) <= \sJZ[11]~output_o\;

ww_sJZ(12) <= \sJZ[12]~output_o\;

ww_sJZ(13) <= \sJZ[13]~output_o\;

ww_sJZ(14) <= \sJZ[14]~output_o\;

ww_sJZ(15) <= \sJZ[15]~output_o\;

ww_sIN(0) <= \sIN[0]~output_o\;

ww_sIN(1) <= \sIN[1]~output_o\;

ww_sIN(2) <= \sIN[2]~output_o\;

ww_sIN(3) <= \sIN[3]~output_o\;

ww_sIN(4) <= \sIN[4]~output_o\;

ww_sIN(5) <= \sIN[5]~output_o\;

ww_sIN(6) <= \sIN[6]~output_o\;

ww_sIN(7) <= \sIN[7]~output_o\;

ww_sIN(8) <= \sIN[8]~output_o\;

ww_sIN(9) <= \sIN[9]~output_o\;

ww_sIN(10) <= \sIN[10]~output_o\;

ww_sIN(11) <= \sIN[11]~output_o\;

ww_sIN(12) <= \sIN[12]~output_o\;

ww_sIN(13) <= \sIN[13]~output_o\;

ww_sIN(14) <= \sIN[14]~output_o\;

ww_sIN(15) <= \sIN[15]~output_o\;

ww_sOUT(0) <= \sOUT[0]~output_o\;

ww_sOUT(1) <= \sOUT[1]~output_o\;

ww_sOUT(2) <= \sOUT[2]~output_o\;

ww_sOUT(3) <= \sOUT[3]~output_o\;

ww_sOUT(4) <= \sOUT[4]~output_o\;

ww_sOUT(5) <= \sOUT[5]~output_o\;

ww_sOUT(6) <= \sOUT[6]~output_o\;

ww_sOUT(7) <= \sOUT[7]~output_o\;

ww_sOUT(8) <= \sOUT[8]~output_o\;

ww_sOUT(9) <= \sOUT[9]~output_o\;

ww_sOUT(10) <= \sOUT[10]~output_o\;

ww_sOUT(11) <= \sOUT[11]~output_o\;

ww_sOUT(12) <= \sOUT[12]~output_o\;

ww_sOUT(13) <= \sOUT[13]~output_o\;

ww_sOUT(14) <= \sOUT[14]~output_o\;

ww_sOUT(15) <= \sOUT[15]~output_o\;

ww_sSHR(0) <= \sSHR[0]~output_o\;

ww_sSHR(1) <= \sSHR[1]~output_o\;

ww_sSHR(2) <= \sSHR[2]~output_o\;

ww_sSHR(3) <= \sSHR[3]~output_o\;

ww_sSHR(4) <= \sSHR[4]~output_o\;

ww_sSHR(5) <= \sSHR[5]~output_o\;

ww_sSHR(6) <= \sSHR[6]~output_o\;

ww_sSHR(7) <= \sSHR[7]~output_o\;

ww_sSHR(8) <= \sSHR[8]~output_o\;

ww_sSHR(9) <= \sSHR[9]~output_o\;

ww_sSHR(10) <= \sSHR[10]~output_o\;

ww_sSHR(11) <= \sSHR[11]~output_o\;

ww_sSHR(12) <= \sSHR[12]~output_o\;

ww_sSHR(13) <= \sSHR[13]~output_o\;

ww_sSHR(14) <= \sSHR[14]~output_o\;

ww_sSHR(15) <= \sSHR[15]~output_o\;

ww_sSHL(0) <= \sSHL[0]~output_o\;

ww_sSHL(1) <= \sSHL[1]~output_o\;

ww_sSHL(2) <= \sSHL[2]~output_o\;

ww_sSHL(3) <= \sSHL[3]~output_o\;

ww_sSHL(4) <= \sSHL[4]~output_o\;

ww_sSHL(5) <= \sSHL[5]~output_o\;

ww_sSHL(6) <= \sSHL[6]~output_o\;

ww_sSHL(7) <= \sSHL[7]~output_o\;

ww_sSHL(8) <= \sSHL[8]~output_o\;

ww_sSHL(9) <= \sSHL[9]~output_o\;

ww_sSHL(10) <= \sSHL[10]~output_o\;

ww_sSHL(11) <= \sSHL[11]~output_o\;

ww_sSHL(12) <= \sSHL[12]~output_o\;

ww_sSHL(13) <= \sSHL[13]~output_o\;

ww_sSHL(14) <= \sSHL[14]~output_o\;

ww_sSHL(15) <= \sSHL[15]~output_o\;

ww_sHLT(0) <= \sHLT[0]~output_o\;

ww_sHLT(1) <= \sHLT[1]~output_o\;

ww_sHLT(2) <= \sHLT[2]~output_o\;

ww_sHLT(3) <= \sHLT[3]~output_o\;

ww_sHLT(4) <= \sHLT[4]~output_o\;

ww_sHLT(5) <= \sHLT[5]~output_o\;

ww_sHLT(6) <= \sHLT[6]~output_o\;

ww_sHLT(7) <= \sHLT[7]~output_o\;

ww_sHLT(8) <= \sHLT[8]~output_o\;

ww_sHLT(9) <= \sHLT[9]~output_o\;

ww_sHLT(10) <= \sHLT[10]~output_o\;

ww_sHLT(11) <= \sHLT[11]~output_o\;

ww_sHLT(12) <= \sHLT[12]~output_o\;

ww_sHLT(13) <= \sHLT[13]~output_o\;

ww_sHLT(14) <= \sHLT[14]~output_o\;

ww_sHLT(15) <= \sHLT[15]~output_o\;

ww_sDIR(0) <= \sDIR[0]~output_o\;

ww_sDIR(1) <= \sDIR[1]~output_o\;

ww_sDIR(2) <= \sDIR[2]~output_o\;

ww_sDIR(3) <= \sDIR[3]~output_o\;

ww_sDIR(4) <= \sDIR[4]~output_o\;

ww_sDIR(5) <= \sDIR[5]~output_o\;

ww_sDIR(6) <= \sDIR[6]~output_o\;

ww_sDIR(7) <= \sDIR[7]~output_o\;

ww_sDIR(8) <= \sDIR[8]~output_o\;

ww_sDIR(9) <= \sDIR[9]~output_o\;

ww_sDIR(10) <= \sDIR[10]~output_o\;

ww_sDIR(11) <= \sDIR[11]~output_o\;

ww_sDIR(12) <= \sDIR[12]~output_o\;

ww_sDIR(13) <= \sDIR[13]~output_o\;

ww_sDIR(14) <= \sDIR[14]~output_o\;

ww_sDIR(15) <= \sDIR[15]~output_o\;

ww_sIND(0) <= \sIND[0]~output_o\;

ww_sIND(1) <= \sIND[1]~output_o\;

ww_sIND(2) <= \sIND[2]~output_o\;

ww_sIND(3) <= \sIND[3]~output_o\;

ww_sIND(4) <= \sIND[4]~output_o\;

ww_sIND(5) <= \sIND[5]~output_o\;

ww_sIND(6) <= \sIND[6]~output_o\;

ww_sIND(7) <= \sIND[7]~output_o\;

ww_sIND(8) <= \sIND[8]~output_o\;

ww_sIND(9) <= \sIND[9]~output_o\;

ww_sIND(10) <= \sIND[10]~output_o\;

ww_sIND(11) <= \sIND[11]~output_o\;

ww_sIND(12) <= \sIND[12]~output_o\;

ww_sIND(13) <= \sIND[13]~output_o\;

ww_sIND(14) <= \sIND[14]~output_o\;

ww_sIND(15) <= \sIND[15]~output_o\;

ww_sIM(0) <= \sIM[0]~output_o\;

ww_sIM(1) <= \sIM[1]~output_o\;

ww_sIM(2) <= \sIM[2]~output_o\;

ww_sIM(3) <= \sIM[3]~output_o\;

ww_sIM(4) <= \sIM[4]~output_o\;

ww_sIM(5) <= \sIM[5]~output_o\;

ww_sIM(6) <= \sIM[6]~output_o\;

ww_sIM(7) <= \sIM[7]~output_o\;

ww_sIM(8) <= \sIM[8]~output_o\;

ww_sIM(9) <= \sIM[9]~output_o\;

ww_sIM(10) <= \sIM[10]~output_o\;

ww_sIM(11) <= \sIM[11]~output_o\;

ww_sIM(12) <= \sIM[12]~output_o\;

ww_sIM(13) <= \sIM[13]~output_o\;

ww_sIM(14) <= \sIM[14]~output_o\;

ww_sIM(15) <= \sIM[15]~output_o\;

ww_sSOP(0) <= \sSOP[0]~output_o\;

ww_sSOP(1) <= \sSOP[1]~output_o\;

ww_sSOP(2) <= \sSOP[2]~output_o\;

ww_sSOP(3) <= \sSOP[3]~output_o\;

ww_sSOP(4) <= \sSOP[4]~output_o\;

ww_sSOP(5) <= \sSOP[5]~output_o\;

ww_sSOP(6) <= \sSOP[6]~output_o\;

ww_sSOP(7) <= \sSOP[7]~output_o\;

ww_sSOP(8) <= \sSOP[8]~output_o\;

ww_sSOP(9) <= \sSOP[9]~output_o\;

ww_sSOP(10) <= \sSOP[10]~output_o\;

ww_sSOP(11) <= \sSOP[11]~output_o\;

ww_sSOP(12) <= \sSOP[12]~output_o\;

ww_sSOP(13) <= \sSOP[13]~output_o\;

ww_sSOP(14) <= \sSOP[14]~output_o\;

ww_sSOP(15) <= \sSOP[15]~output_o\;
END structure;


