# Copyright (C) 2019-2021  The SymbiFlow Authors.
#
# Use of this source code is governed by a ISC-style
# license that can be found in the LICENSE file or at
# https://opensource.org/licenses/ISC
#
# SPDX-License-Identifier: ISC


name: earlgrey
description: Earlgrey design from opentitan
top_module: chip_sim_tb
tags: earlgrey
path: third_party/cores/opentitan
command: fusesoc --cores-root third_party/cores/opentitan run --flag=fileset_top --target=sim --setup lowrisc:dv:chip_verilator_sim
conf_file: build/lowrisc_dv_chip_verilator_sim_0.1/sim-verilator/lowrisc_dv_chip_verilator_sim_0.1.vc
test_file: earlgrey-sim.sv
timeout: 360
compatible-runners: verilator-uhdm verilator slang
type: parsing elaboration simulation_without_run
