Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top_digi_clk.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_digi_clk.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_digi_clk"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : top_digi_clk
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Projects\RTC_2\VGA.vhd" into library work
Parsing entity <vga_driver>.
Parsing architecture <vga_driver> of entity <vga_driver>.
Parsing VHDL file "C:\Projects\RTC_2\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "C:\Projects\RTC_2\ctrl_types_pkg.vhd" into library work
Parsing package <ctrl_types_pkg>.
Parsing VHDL file "C:\Projects\RTC_2\Clock.vhd" into library work
Parsing entity <digi_clk>.
Parsing architecture <Behavioral> of entity <digi_clk>.
Parsing VHDL file "C:\Projects\RTC_2\top_digi_clk.vhd" into library work
Parsing entity <top_digi_clk>.
Parsing architecture <Behavioral> of entity <top_digi_clk>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_digi_clk> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\top_digi_clk.vhd" Line 29: Using initial value '0' for reset since it is never assigned

Elaborating entity <debounce> (architecture <logic>) with generics from library <work>.

Elaborating entity <digi_clk> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_driver> (architecture <vga_driver>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 96: Using initial value "0111111" for zero since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 97: Using initial value "0000110" for one since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 98: Using initial value "1011011" for two since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 99: Using initial value "1001111" for three since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 100: Using initial value "1100110" for four since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 101: Using initial value "1101101" for five since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 102: Using initial value "1111101" for six since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 103: Using initial value "0000111" for seven since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 104: Using initial value "1111111" for eight since it is never assigned
WARNING:HDLCompiler:871 - "C:\Projects\RTC_2\VGA.vhd" Line 105: Using initial value "1101111" for nine since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_digi_clk>.
    Related source file is "C:\Projects\RTC_2\top_digi_clk.vhd".
    Summary:
	no macro.
Unit <top_digi_clk> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Projects\RTC_2\debounce.vhd".
        clk_freq = 50000000
        stable_time = 10
    Found 2-bit register for signal <flipflops>.
    Found 1-bit register for signal <result>.
    Found 19-bit register for signal <debounce.count>.
    Found 19-bit adder for signal <debounce.count[18]_GND_8_o_add_1_OUT> created at line 35.
    Found 19-bit comparator greater for signal <debounce.count[18]_PWR_8_o_LessThan_1_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.

Synthesizing Unit <digi_clk>.
    Related source file is "C:\Projects\RTC_2\Clock.vhd".
    Found 1-bit register for signal <clk05>.
    Found 1-bit register for signal <clk>.
    Found 5-bit register for signal <hour>.
    Found 6-bit register for signal <min>.
    Found 6-bit register for signal <sec>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_9_o_add_3_OUT> created at line 38.
    Found 5-bit adder for signal <hour[4]_GND_9_o_add_9_OUT> created at line 53.
    Found 6-bit adder for signal <min[5]_GND_9_o_add_12_OUT> created at line 59.
    Found 6-bit adder for signal <sec[5]_GND_9_o_add_15_OUT> created at line 65.
    Found 5-bit comparator greater for signal <hour[4]_PWR_9_o_LessThan_9_o> created at line 52
    Found 6-bit comparator lessequal for signal <min[5]_PWR_9_o_LessThan_12_o> created at line 58
    Found 6-bit comparator lessequal for signal <sec[5]_PWR_9_o_LessThan_15_o> created at line 64
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <digi_clk> synthesized.

Synthesizing Unit <vga_driver>.
    Related source file is "C:\Projects\RTC_2\VGA.vhd".
    Found 32-bit register for signal <hPos>.
    Found 32-bit register for signal <vPos>.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <VSYNC>.
    Found 1-bit register for signal <videoOn>.
    Found 7-bit register for signal <h1seg>.
    Found 7-bit register for signal <h2seg>.
    Found 7-bit register for signal <m1seg>.
    Found 7-bit register for signal <m2seg>.
    Found 7-bit register for signal <s1seg>.
    Found 7-bit register for signal <s2seg>.
    Found 5-bit register for signal <cur_red>.
    Found 5-bit register for signal <cur_green>.
    Found 5-bit register for signal <cur_blue>.
    Found 32-bit register for signal <count>.
    Found 5-bit register for signal <RED>.
    Found 5-bit register for signal <GREEN>.
    Found 5-bit register for signal <BLUE>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit adder for signal <hPos[31]_GND_90_o_add_1_OUT> created at line 122.
    Found 32-bit adder for signal <vPos[31]_GND_90_o_add_6_OUT> created at line 136.
    Found 32-bit adder for signal <count[31]_GND_90_o_add_175_OUT> created at line 648.
    Found 5-bit adder for signal <cur_green[4]_GND_90_o_add_184_OUT> created at line 654.
    Found 5-bit adder for signal <cur_blue[4]_GND_90_o_add_192_OUT> created at line 658.
    Found 5-bit adder for signal <cur_red[4]_GND_90_o_add_200_OUT> created at line 662.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_189_OUT<4:0>> created at line 656.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_197_OUT<4:0>> created at line 660.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_205_OUT<4:0>> created at line 664.
    Found 32-bit comparator lessequal for signal <n0011> created at line 147
    Found 32-bit comparator greater for signal <hPos[31]_GND_90_o_LessThan_12_o> created at line 147
    Found 32-bit comparator lessequal for signal <n0016> created at line 160
    Found 32-bit comparator greater for signal <vPos[31]_GND_90_o_LessThan_14_o> created at line 160
    Found 32-bit comparator lessequal for signal <n0021> created at line 173
    Found 32-bit comparator lessequal for signal <n0023> created at line 173
    Found 32-bit comparator lessequal for signal <n0276> created at line 698
    Found 32-bit comparator lessequal for signal <n0306> created at line 728
    Found 32-bit comparator lessequal for signal <n0312> created at line 732
    Found 32-bit comparator lessequal for signal <n0318> created at line 736
    Found 32-bit comparator lessequal for signal <n0324> created at line 740
    Found 32-bit comparator lessequal for signal <n0330> created at line 744
    Found 32-bit comparator lessequal for signal <n0336> created at line 748
    Found 32-bit comparator lessequal for signal <n0362> created at line 773
    Found 32-bit comparator lessequal for signal <n0388> created at line 798
    Found 32-bit comparator lessequal for signal <n0394> created at line 803
    Found 32-bit comparator lessequal for signal <n0400> created at line 807
    Found 32-bit comparator lessequal for signal <n0406> created at line 811
    Found 32-bit comparator lessequal for signal <n0412> created at line 815
    Found 32-bit comparator lessequal for signal <n0418> created at line 819
    Found 32-bit comparator lessequal for signal <n0424> created at line 823
    Found 32-bit comparator lessequal for signal <n0426> created at line 823
    Found 32-bit comparator lessequal for signal <n0428> created at line 823
    Found 32-bit comparator lessequal for signal <n0434> created at line 828
    Found 32-bit comparator lessequal for signal <n0436> created at line 828
    Found 32-bit comparator lessequal for signal <n0442> created at line 832
    Found 32-bit comparator lessequal for signal <n0444> created at line 832
    Found 32-bit comparator lessequal for signal <n0450> created at line 836
    Found 32-bit comparator lessequal for signal <n0452> created at line 836
    Found 32-bit comparator lessequal for signal <n0458> created at line 840
    Found 32-bit comparator lessequal for signal <n0460> created at line 840
    Found 32-bit comparator lessequal for signal <n0466> created at line 844
    Found 32-bit comparator lessequal for signal <n0468> created at line 844
    Found 32-bit comparator lessequal for signal <n0474> created at line 848
    Found 32-bit comparator lessequal for signal <n0476> created at line 848
    Found 32-bit comparator lessequal for signal <n0478> created at line 848
    Found 32-bit comparator lessequal for signal <n0480> created at line 848
    Found 32-bit comparator lessequal for signal <n0488> created at line 857
    Found 32-bit comparator lessequal for signal <n0490> created at line 857
    Found 32-bit comparator lessequal for signal <n0494> created at line 862
    Found 32-bit comparator lessequal for signal <n0496> created at line 862
    Found 32-bit comparator lessequal for signal <n0502> created at line 866
    Found 32-bit comparator lessequal for signal <n0504> created at line 866
    Found 32-bit comparator lessequal for signal <n0506> created at line 866
    Found 32-bit comparator lessequal for signal <n0508> created at line 866
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 172 D-type flip-flop(s).
	inferred  45 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <vga_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 19-bit adder                                          : 2
 32-bit adder                                          : 4
 5-bit adder                                           : 2
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
# Registers                                            : 31
 1-bit register                                        : 8
 19-bit register                                       : 2
 2-bit register                                        : 2
 32-bit register                                       : 4
 5-bit register                                        : 7
 6-bit register                                        : 2
 7-bit register                                        : 6
# Comparators                                          : 50
 19-bit comparator greater                             : 2
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 43
 5-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 50
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 48
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <debounce.count>: 1 register on signal <debounce.count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <digi_clk>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <hour>: 1 register on signal <hour>.
The following registers are absorbed into counter <min>: 1 register on signal <min>.
The following registers are absorbed into counter <sec>: 1 register on signal <sec>.
Unit <digi_clk> synthesized (advanced).

Synthesizing (advanced) Unit <vga_driver>.
The following registers are absorbed into counter <hPos>: 1 register on signal <hPos>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <cur_green>: 1 register on signal <cur_green>.
The following registers are absorbed into counter <cur_blue>: 1 register on signal <cur_blue>.
The following registers are absorbed into counter <vPos>: 1 register on signal <vPos>.
Unit <vga_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 11
 19-bit up counter                                     : 2
 32-bit up counter                                     : 4
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 2
 6-bit up counter                                      : 2
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 50
 19-bit comparator greater                             : 2
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 43
 5-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 50
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 48
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <h1seg_1> has a constant value of 1 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <m1seg_0> in Unit <vga_driver> is equivalent to the following FF/Latch, which will be removed : <m1seg_3> 
INFO:Xst:2261 - The FF/Latch <s1seg_0> in Unit <vga_driver> is equivalent to the following FF/Latch, which will be removed : <s1seg_3> 
INFO:Xst:2261 - The FF/Latch <h1seg_0> in Unit <vga_driver> is equivalent to the following 2 FFs/Latches, which will be removed : <h1seg_3> <h1seg_4> 

Optimizing unit <top_digi_clk> ...

Optimizing unit <debounce> ...

Optimizing unit <digi_clk> ...

Optimizing unit <vga_driver> ...
INFO:Xst:3203 - The FF/Latch <DIGI_RTC_DATA/count_0> in Unit <top_digi_clk> is the opposite to the following FF/Latch, which will be removed : <VGA_DATA/clk25> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_digi_clk, actual ratio is 19.
FlipFlop VGA_DATA/hPos_1 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_10 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_11 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_12 has been replicated 1 time(s)
FlipFlop VGA_DATA/hPos_13 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_14 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_15 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_16 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_17 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_18 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_19 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_2 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_20 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_21 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_22 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_23 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_24 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_25 has been replicated 1 time(s)
FlipFlop VGA_DATA/hPos_26 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_27 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_28 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_29 has been replicated 1 time(s)
FlipFlop VGA_DATA/hPos_3 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_30 has been replicated 1 time(s)
FlipFlop VGA_DATA/hPos_31 has been replicated 1 time(s)
FlipFlop VGA_DATA/hPos_4 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_5 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_6 has been replicated 2 time(s)
FlipFlop VGA_DATA/hPos_7 has been replicated 3 time(s)
FlipFlop VGA_DATA/hPos_8 has been replicated 3 time(s)
FlipFlop VGA_DATA/hPos_9 has been replicated 2 time(s)
FlipFlop VGA_DATA/vPos_10 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_11 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_12 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_13 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_14 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_15 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_16 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_17 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_18 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_19 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_20 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_21 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_22 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_23 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_24 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_25 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_26 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_27 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_28 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_29 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_3 has been replicated 2 time(s)
FlipFlop VGA_DATA/vPos_30 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_4 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_5 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_6 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_7 has been replicated 1 time(s)
FlipFlop VGA_DATA/vPos_8 has been replicated 2 time(s)
FlipFlop VGA_DATA/vPos_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 351
 Flip-Flops                                            : 351

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_digi_clk.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1550
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 163
#      LUT2                        : 61
#      LUT3                        : 46
#      LUT4                        : 46
#      LUT5                        : 421
#      LUT6                        : 144
#      MUXCY                       : 460
#      MUXF7                       : 15
#      VCC                         : 1
#      XORCY                       : 166
# FlipFlops/Latches                : 351
#      FD                          : 21
#      FDE                         : 24
#      FDR                         : 195
#      FDRE                        : 105
#      FDS                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 2
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             351  out of  11440     3%  
 Number of Slice LUTs:                  907  out of   5720    15%  
    Number used as Logic:               907  out of   5720    15%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1052
   Number with an unused Flip Flop:     701  out of   1052    66%  
   Number with an unused LUT:           145  out of   1052    13%  
   Number of fully used LUT-FF pairs:   206  out of   1052    19%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    186    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
CLK                                | BUFGP                     | 78    |
INC_MIN_DEBOUCE/result             | NONE(DIGI_RTC_DATA/min_2) | 6     |
INC_HOUR_DEBOUCE/result            | NONE(DIGI_RTC_DATA/hour_3)| 5     |
DIGI_RTC_DATA/clk                  | NONE(DIGI_RTC_DATA/sec_3) | 6     |
DIGI_RTC_DATA/count_0              | BUFG                      | 256   |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.267ns (Maximum Frequency: 120.956MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.430ns (frequency: 184.171MHz)
  Total number of paths / destination ports: 2642 / 188
-------------------------------------------------------------------------
Delay:               5.430ns (Levels of Logic = 3)
  Source:            DIGI_RTC_DATA/count_31 (FF)
  Destination:       DIGI_RTC_DATA/count_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DIGI_RTC_DATA/count_31 to DIGI_RTC_DATA/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  DIGI_RTC_DATA/count_31 (DIGI_RTC_DATA/count_31)
     LUT6:I0->O            1   0.203   0.808  DIGI_RTC_DATA/GND_9_o_count[31]_equal_5_o<31>11 (DIGI_RTC_DATA/GND_9_o_count[31]_equal_5_o<31>11)
     LUT6:I3->O            2   0.205   0.845  DIGI_RTC_DATA/GND_9_o_count[31]_equal_5_o<31>15 (DIGI_RTC_DATA/GND_9_o_count[31]_equal_5_o<31>1)
     LUT6:I3->O           33   0.205   1.305  DIGI_RTC_DATA/GND_9_o_count[31]_equal_6_o<31> (DIGI_RTC_DATA/GND_9_o_count[31]_equal_6_o)
     FDR:R                     0.430          DIGI_RTC_DATA/count_1
    ----------------------------------------
    Total                      5.430ns (1.490ns logic, 3.940ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INC_MIN_DEBOUCE/result'
  Clock period: 3.641ns (frequency: 274.654MHz)
  Total number of paths / destination ports: 38 / 7
-------------------------------------------------------------------------
Delay:               3.641ns (Levels of Logic = 2)
  Source:            DIGI_RTC_DATA/min_1 (FF)
  Destination:       DIGI_RTC_DATA/min_2 (FF)
  Source Clock:      INC_MIN_DEBOUCE/result falling
  Destination Clock: INC_MIN_DEBOUCE/result falling

  Data Path: DIGI_RTC_DATA/min_1 to DIGI_RTC_DATA/min_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.447   1.197  DIGI_RTC_DATA/min_1 (DIGI_RTC_DATA/min_1)
     LUT2:I0->O            1   0.203   0.580  DIGI_RTC_DATA/_n0063_SW0 (N2)
     LUT6:I5->O            1   0.205   0.579  DIGI_RTC_DATA/_n0063 (DIGI_RTC_DATA/_n0063)
     FDRE:R                    0.430          DIGI_RTC_DATA/min_2
    ----------------------------------------
    Total                      3.641ns (1.285ns logic, 2.356ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INC_HOUR_DEBOUCE/result'
  Clock period: 3.008ns (frequency: 332.480MHz)
  Total number of paths / destination ports: 26 / 6
-------------------------------------------------------------------------
Delay:               3.008ns (Levels of Logic = 1)
  Source:            DIGI_RTC_DATA/hour_4 (FF)
  Destination:       DIGI_RTC_DATA/hour_3 (FF)
  Source Clock:      INC_HOUR_DEBOUCE/result falling
  Destination Clock: INC_HOUR_DEBOUCE/result falling

  Data Path: DIGI_RTC_DATA/hour_4 to DIGI_RTC_DATA/hour_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.349  DIGI_RTC_DATA/hour_4 (DIGI_RTC_DATA/hour_4)
     LUT5:I0->O            1   0.203   0.579  DIGI_RTC_DATA/hour[4]_PWR_9_o_LessThan_9_o_inv1 (DIGI_RTC_DATA/hour[4]_PWR_9_o_LessThan_9_o_inv)
     FDR:R                     0.430          DIGI_RTC_DATA/hour_3
    ----------------------------------------
    Total                      3.008ns (1.080ns logic, 1.928ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIGI_RTC_DATA/clk'
  Clock period: 4.152ns (frequency: 240.857MHz)
  Total number of paths / destination ports: 58 / 9
-------------------------------------------------------------------------
Delay:               4.152ns (Levels of Logic = 3)
  Source:            DIGI_RTC_DATA/sec_1 (FF)
  Destination:       DIGI_RTC_DATA/sec_5 (FF)
  Source Clock:      DIGI_RTC_DATA/clk rising
  Destination Clock: DIGI_RTC_DATA/clk rising

  Data Path: DIGI_RTC_DATA/sec_1 to DIGI_RTC_DATA/sec_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.447   1.321  DIGI_RTC_DATA/sec_1 (DIGI_RTC_DATA/sec_1)
     LUT3:I0->O            1   0.205   0.580  DIGI_RTC_DATA/_n0066_SW0 (N4)
     LUT6:I5->O            6   0.205   1.089  DIGI_RTC_DATA/_n0066 (DIGI_RTC_DATA/_n0066)
     LUT5:I0->O            1   0.203   0.000  DIGI_RTC_DATA/sec_1_glue_rst (DIGI_RTC_DATA/sec_1_glue_rst)
     FD:D                      0.102          DIGI_RTC_DATA/sec_1
    ----------------------------------------
    Total                      4.152ns (1.162ns logic, 2.990ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIGI_RTC_DATA/count_0'
  Clock period: 8.267ns (frequency: 120.956MHz)
  Total number of paths / destination ports: 160780 / 498
-------------------------------------------------------------------------
Delay:               8.267ns (Levels of Logic = 12)
  Source:            VGA_DATA/hPos_6_1 (FF)
  Destination:       VGA_DATA/RED_4 (FF)
  Source Clock:      DIGI_RTC_DATA/count_0 falling
  Destination Clock: DIGI_RTC_DATA/count_0 falling

  Data Path: VGA_DATA/hPos_6_1 to VGA_DATA/RED_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.447   1.437  VGA_DATA/hPos_6_1 (VGA_DATA/hPos_6_1)
     LUT5:I0->O            1   0.203   0.000  VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_lut<1> (VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<1> (VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<2> (VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<3> (VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<4> (VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<5> (VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<5>)
     MUXCY:CI->O          33   0.213   1.306  VGA_DATA/Mcompar_hPos[31]_GND_90_o_LessThan_391_o_cy<6> (VGA_DATA/hPos[31]_GND_90_o_LessThan_391_o)
     LUT2:I1->O            2   0.205   0.617  VGA_DATA/SF19211 (VGA_DATA/SF1921)
     LUT6:I5->O            1   0.205   0.684  VGA_DATA/_n17279 (VGA_DATA/_n17279)
     LUT6:I4->O           16   0.203   1.005  VGA_DATA/_n172714 (VGA_DATA/_n172714)
     LUT2:I1->O           15   0.205   0.982  VGA_DATA/RED_4_glue_set_SW0_SW1 (N2029)
     LUT6:I5->O            1   0.205   0.000  VGA_DATA/RED_4_glue_set (VGA_DATA/RED_4_glue_set)
     FDR:D                     0.102          VGA_DATA/RED_4
    ----------------------------------------
    Total                      8.267ns (2.236ns logic, 6.031ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            INC_MIN (PAD)
  Destination:       INC_MIN_DEBOUCE/flipflops_0 (FF)
  Destination Clock: CLK rising

  Data Path: INC_MIN to INC_MIN_DEBOUCE/flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  INC_MIN_IBUF (INC_MIN_IBUF)
     FD:D                      0.102          INC_MIN_DEBOUCE/flipflops_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIGI_RTC_DATA/count_0'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            VGA_DATA/RED_4 (FF)
  Destination:       RED<4> (PAD)
  Source Clock:      DIGI_RTC_DATA/count_0 falling

  Data Path: VGA_DATA/RED_4 to RED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  VGA_DATA/RED_4 (VGA_DATA/RED_4)
     OBUF:I->O                 2.571          RED_4_OBUF (RED<4>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.430|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGI_RTC_DATA/clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
CLK              |    3.678|         |         |         |
DIGI_RTC_DATA/clk|    4.152|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIGI_RTC_DATA/count_0
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
CLK                    |         |         |    4.434|         |
DIGI_RTC_DATA/clk      |         |         |    4.047|         |
DIGI_RTC_DATA/count_0  |         |         |    8.267|         |
INC_HOUR_DEBOUCE/result|         |         |    2.124|         |
INC_MIN_DEBOUCE/result |         |         |    4.111|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock INC_HOUR_DEBOUCE/result
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
INC_HOUR_DEBOUCE/result|         |         |    3.008|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock INC_MIN_DEBOUCE/result
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
CLK                   |         |         |    2.932|         |
INC_MIN_DEBOUCE/result|         |         |    3.641|         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.50 secs
 
--> 

Total memory usage is 4527424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    5 (   0 filtered)

