// Seed: 3047836147
module module_0 #(
    parameter id_3 = 32'd94
) (
    id_1,
    id_2[id_3 : id_3],
    _id_3
);
  inout wire _id_3;
  output logic [7:0] id_2;
  output wire id_1;
  always
  `define pp_4 0
endmodule
module module_1 #(
    parameter id_10 = 32'd63,
    parameter id_11 = 32'd18,
    parameter id_3  = 32'd99,
    parameter id_6  = 32'd5,
    parameter id_7  = 32'd70,
    parameter id_8  = 32'd1
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    _id_7[id_11 : id_8],
    _id_8,
    id_9,
    _id_10,
    _id_11,
    id_12,
    id_13
);
  inout logic [7:0] id_13;
  input wire id_12;
  inout wire _id_11;
  input wire _id_10;
  output wire id_9;
  output wire _id_8;
  inout logic [7:0] _id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13[-1][id_6][id_11] = id_13;
  assign id_6 = id_6;
  module_0 modCall_1 (
      id_9,
      id_13,
      id_6
  );
  task id_14(id_15, output [id_10 : id_7] id_16);
    input logic id_17;
  endtask
  assign id_13 = id_13;
  always if (1) id_13[id_3].id_14 <= id_15;
endmodule
