(edif ethernetChipscope
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2014 7 18 19 16 7)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ethernetChipscope.ngc ethernetChipscope.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ethernetChipscope_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ethernetChipscope
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port fa_in
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port fa_out
              (direction OUTPUT)
            )
            (designator "xc6slx150t-2-fgg676")
            (property TYPE (string "ethernetChipscope") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ethernetChipscope_ethernetChipscope") (owner "Xilinx"))
          )
          (contents
            (instance (rename tempReg_renamed_0 "tempReg")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename fa_in_IBUF_renamed_1 "fa_in_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_renamed_2 "reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance fa_out_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_3 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net fa_in_IBUF
              (joined
                (portRef D (instanceRef tempReg_renamed_0))
                (portRef O (instanceRef fa_in_IBUF_renamed_1))
              )
            )
            (net reset_IBUF
              (joined
                (portRef R (instanceRef tempReg_renamed_0))
                (portRef O (instanceRef reset_IBUF_renamed_2))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef tempReg_renamed_0))
                (portRef O (instanceRef clk_BUFGP_renamed_3))
              )
            )
            (net tempReg
              (joined
                (portRef Q (instanceRef tempReg_renamed_0))
                (portRef I (instanceRef fa_out_OBUF))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_3))
              )
            )
            (net fa_in
              (joined
                (portRef fa_in)
                (portRef I (instanceRef fa_in_IBUF_renamed_1))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef I (instanceRef reset_IBUF_renamed_2))
              )
            )
            (net fa_out
              (joined
                (portRef fa_out)
                (portRef O (instanceRef fa_out_OBUF))
              )
            )
          )
      )
    )
  )

  (design ethernetChipscope
    (cellRef ethernetChipscope
      (libraryRef ethernetChipscope_lib)
    )
    (property PART (string "xc6slx150t-2-fgg676") (owner "Xilinx"))
  )
)

