\subsection{nios\+\_\+cpu Entity Reference}
\label{classnios__cpu}\index{nios\+\_\+cpu@{nios\+\_\+cpu}}


Inheritance diagram for nios\+\_\+cpu\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{de/dc0/classnios__cpu__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for nios\+\_\+cpu\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d9/d21/classnios__cpu__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk100}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+if\+\_\+d}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+if\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+if\+\_\+rdempty}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+of\+\_\+d}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+of\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+of\+\_\+wrfull}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+rst}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf leds}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf lms\+\_\+ctr\+\_\+gpio}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+lms\+\_\+\+M\+I\+SO}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+lms\+\_\+\+M\+O\+SI}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+lms\+\_\+\+S\+C\+LK}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+lms\+\_\+\+S\+S\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+\+M\+O\+SI}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+\+S\+C\+LK}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+\+S\+S\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf switch}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf i2c\+\_\+scl}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf i2c\+\_\+sda}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf nios\+\_\+cpu.\+vhd}.



\subsubsection{Member Data Documentation}
\index{nios\+\_\+cpu@{nios\+\_\+cpu}!clk100@{clk100}}
\index{clk100@{clk100}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{clk100}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk100} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a04d9475d651eb2582bd089d5572aed5e}


Definition at line {\bf 17} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!exfifo\+\_\+if\+\_\+d@{exfifo\+\_\+if\+\_\+d}}
\index{exfifo\+\_\+if\+\_\+d@{exfifo\+\_\+if\+\_\+d}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{exfifo\+\_\+if\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+if\+\_\+d} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a34f4a09850792dfa9dfb90a729a7cf4f}


Definition at line {\bf 18} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!exfifo\+\_\+if\+\_\+rd@{exfifo\+\_\+if\+\_\+rd}}
\index{exfifo\+\_\+if\+\_\+rd@{exfifo\+\_\+if\+\_\+rd}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{exfifo\+\_\+if\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+if\+\_\+rd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a74d15da60be5b6fc4b1636237ed2171f}


Definition at line {\bf 19} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!exfifo\+\_\+if\+\_\+rdempty@{exfifo\+\_\+if\+\_\+rdempty}}
\index{exfifo\+\_\+if\+\_\+rdempty@{exfifo\+\_\+if\+\_\+rdempty}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{exfifo\+\_\+if\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+if\+\_\+rdempty} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a800b1bfc9f646c5568e5d3c6dc72fd92}


Definition at line {\bf 20} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!exfifo\+\_\+of\+\_\+d@{exfifo\+\_\+of\+\_\+d}}
\index{exfifo\+\_\+of\+\_\+d@{exfifo\+\_\+of\+\_\+d}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{exfifo\+\_\+of\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+of\+\_\+d} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_ab17590e2f6864b32cf3a93926fad8068}


Definition at line {\bf 21} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!exfifo\+\_\+of\+\_\+wr@{exfifo\+\_\+of\+\_\+wr}}
\index{exfifo\+\_\+of\+\_\+wr@{exfifo\+\_\+of\+\_\+wr}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{exfifo\+\_\+of\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+of\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a6f35d7ae6413abb169b1187855fd7a89}


Definition at line {\bf 22} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!exfifo\+\_\+of\+\_\+wrfull@{exfifo\+\_\+of\+\_\+wrfull}}
\index{exfifo\+\_\+of\+\_\+wrfull@{exfifo\+\_\+of\+\_\+wrfull}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{exfifo\+\_\+of\+\_\+wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+of\+\_\+wrfull} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a57170ed088dec87cbd51b615ff8de5d6}


Definition at line {\bf 23} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!exfifo\+\_\+rst@{exfifo\+\_\+rst}}
\index{exfifo\+\_\+rst@{exfifo\+\_\+rst}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{exfifo\+\_\+rst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+rst} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a9a3b798438b2473d47330ac922f0206f}


Definition at line {\bf 24} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!i2c\+\_\+scl@{i2c\+\_\+scl}}
\index{i2c\+\_\+scl@{i2c\+\_\+scl}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{i2c\+\_\+scl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf i2c\+\_\+scl} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a7c195566ec97d61478bf3947b2643c70}


Definition at line {\bf 35} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!i2c\+\_\+sda@{i2c\+\_\+sda}}
\index{i2c\+\_\+sda@{i2c\+\_\+sda}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{i2c\+\_\+sda}]{\setlength{\rightskip}{0pt plus 5cm}{\bf i2c\+\_\+sda} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_afc1bf865616d0c90480ca9e0849ea724}


Definition at line {\bf 37} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!ieee@{ieee}}
\index{ieee@{ieee}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classnios__cpu_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!leds@{leds}}
\index{leds@{leds}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{leds}]{\setlength{\rightskip}{0pt plus 5cm}{\bf leds} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a2e87b415c21614e955be2c1103eb9127}


Definition at line {\bf 25} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!lms\+\_\+ctr\+\_\+gpio@{lms\+\_\+ctr\+\_\+gpio}}
\index{lms\+\_\+ctr\+\_\+gpio@{lms\+\_\+ctr\+\_\+gpio}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{lms\+\_\+ctr\+\_\+gpio}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+gpio} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_ac9e7915c0881c2e656b180da2e085bad}


Definition at line {\bf 26} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classnios__cpu_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!spi\+\_\+1\+\_\+\+M\+O\+SI@{spi\+\_\+1\+\_\+\+M\+O\+SI}}
\index{spi\+\_\+1\+\_\+\+M\+O\+SI@{spi\+\_\+1\+\_\+\+M\+O\+SI}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{spi\+\_\+1\+\_\+\+M\+O\+SI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+\+M\+O\+SI} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_ab77bce296598a2482c1c424c36fd03ba}


Definition at line {\bf 31} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!spi\+\_\+1\+\_\+\+S\+C\+LK@{spi\+\_\+1\+\_\+\+S\+C\+LK}}
\index{spi\+\_\+1\+\_\+\+S\+C\+LK@{spi\+\_\+1\+\_\+\+S\+C\+LK}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{spi\+\_\+1\+\_\+\+S\+C\+LK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+\+S\+C\+LK} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_afcc11b4ead599191e8e4a7090bd2bae2}


Definition at line {\bf 32} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!spi\+\_\+1\+\_\+\+S\+S\+\_\+n@{spi\+\_\+1\+\_\+\+S\+S\+\_\+n}}
\index{spi\+\_\+1\+\_\+\+S\+S\+\_\+n@{spi\+\_\+1\+\_\+\+S\+S\+\_\+n}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{spi\+\_\+1\+\_\+\+S\+S\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+\+S\+S\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_ac907bc70d13481911131f0e2f3398ba3}


Definition at line {\bf 33} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!spi\+\_\+lms\+\_\+\+M\+I\+SO@{spi\+\_\+lms\+\_\+\+M\+I\+SO}}
\index{spi\+\_\+lms\+\_\+\+M\+I\+SO@{spi\+\_\+lms\+\_\+\+M\+I\+SO}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{spi\+\_\+lms\+\_\+\+M\+I\+SO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms\+\_\+\+M\+I\+SO} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a56d7d2080c0b624cabc7085ddde26ef7}


Definition at line {\bf 27} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!spi\+\_\+lms\+\_\+\+M\+O\+SI@{spi\+\_\+lms\+\_\+\+M\+O\+SI}}
\index{spi\+\_\+lms\+\_\+\+M\+O\+SI@{spi\+\_\+lms\+\_\+\+M\+O\+SI}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{spi\+\_\+lms\+\_\+\+M\+O\+SI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms\+\_\+\+M\+O\+SI} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a62d6035537b44eff0ddb4e5d62cfbff1}


Definition at line {\bf 28} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!spi\+\_\+lms\+\_\+\+S\+C\+LK@{spi\+\_\+lms\+\_\+\+S\+C\+LK}}
\index{spi\+\_\+lms\+\_\+\+S\+C\+LK@{spi\+\_\+lms\+\_\+\+S\+C\+LK}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{spi\+\_\+lms\+\_\+\+S\+C\+LK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms\+\_\+\+S\+C\+LK} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a027b25a0f7d9563f37593406ba9a58d8}


Definition at line {\bf 29} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!spi\+\_\+lms\+\_\+\+S\+S\+\_\+n@{spi\+\_\+lms\+\_\+\+S\+S\+\_\+n}}
\index{spi\+\_\+lms\+\_\+\+S\+S\+\_\+n@{spi\+\_\+lms\+\_\+\+S\+S\+\_\+n}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{spi\+\_\+lms\+\_\+\+S\+S\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms\+\_\+\+S\+S\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a67220b9c6715356bad80368c88e72138}


Definition at line {\bf 30} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classnios__cpu_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf nios\+\_\+cpu.\+vhd}.

\index{nios\+\_\+cpu@{nios\+\_\+cpu}!switch@{switch}}
\index{switch@{switch}!nios\+\_\+cpu@{nios\+\_\+cpu}}
\paragraph[{switch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf switch} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classnios__cpu_a67c6819297dac74e4ea1633161bf6c49}


Definition at line {\bf 34} of file {\bf nios\+\_\+cpu.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/nios\+\_\+cpu/{\bf nios\+\_\+cpu.\+vhd}\end{DoxyCompactItemize}
