library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.std_logic_unsigned.all;
library lib_simon;
 use lib_simon.const_def.all;

entity  key_gen is 
 port (
      clk : in std_logic;
      nrst: in std_logic;
      ctr : in std_logic;
      key : in std_logic_vector(KEY_SIZE-1 downto 0);
      rkey: out std_logic_vector(WORD_SIZE-1 downto 0)
 );
end key_gen;

architecture rtl_key_gen of key_gen is 

end rtl_key_gen;
