- ðŸ‘‹ Hi, Iâ€™m @CodeWithAbbas

"Hello! I'm an FPGA engineer passionate about embedded systems, especially Microcontrollers and FPGAs. Proficient in HDL (Verilog/VHDL) and experienced with Vivado and Quartus Software, I'm eager to collaborate on FPGA algorithms. Together, let's explore the possibilities of FPGA technology. Feel free to reach me at 18jzele0237@uetpeshawar.edu.pk for collaboration opportunities."
<!---
CodeWithAbbas/CodeWithAbbas is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
