# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 8250097032 # Weave simulation time
 time: # Simulator time breakdown
  init: 359001109594
  bound: 34272613305
  weave: 9342131889
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 68201 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 682012664 # Simulated unhalted cycles
   cCycles: 147811874 # Cycles due to contention stalls
   instrs: 100000167 # Simulated instructions
   uops: 101912071 # Retired micro-ops
   bbls: 27652580 # Basic blocks
   approxInstrs: 22402 # Instrs with approx uop decoding
   mispredBranches: 1591205 # Mispredicted branches
   condBranches: 25800856 # conditional branches
   fetchStalls: 18446744073404675901 # Fetch stalls
   decodeStalls: 261618564 # Decode stalls
   issueStalls: 2809811 # Issue stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 35457494 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 1417 # GETS misses
   mGETS_I: 1417 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 0 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1371 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 189878 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22854496 # Filtered GETS hits
   fhGETX: 2344482 # Filtered GETX hits
   hGETS: 2245364 # GETS hits
   hGETX: 3232769 # GETX hits
   mGETS: 11476672 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 11476672 # GETS data misses
   mGETXIM: 213869 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 213869 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 2614 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 1157226432 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 2824342 # GETS hits
   hGETX: 72629 # GETX hits
   mGETS: 8653747 # GETS misses
   mGETS_I: 1417 # GETS Instruction misses
   mGETS_D: 8652330 # GETS data misses
   mGETXIM: 141240 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 141240 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 8691765 # Clean evictions (from lower level)
   PUTX: 2995138 # Dirty evictions (from lower level)
   INV: 48812 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 1017112814 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 602579 # GETS hits
   hGETX: 18261 # GETX hits
   mGETS: 8051168 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 122979 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 6074258 # Clean evictions (from lower level)
   PUTX: 2655537 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 735673230 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 2041267 # Read requests
   wr: 657022 # Write requests
   rdlat: 277599817 # Total latency experienced by read requests
   wrlat: 95540858 # Total latency experienced by write requests
   rdhits: 2389 # Read row hits
   wrhits: 2276 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 288
    12: 412
    13: 1803413
    14: 141827
    15: 48236
    16: 12860
    17: 1797
    18: 921
    19: 1097
    20: 1038
    21: 1170
    22: 963
    23: 1420
    24: 2930
    25: 2212
    26: 558
    27: 634
    28: 813
    29: 1070
    30: 1458
    31: 1177
    32: 1149
    33: 1359
    34: 1373
    35: 1362
    36: 1324
    37: 1137
    38: 1228
    39: 1156
    40: 1112
    41: 1159
    42: 1054
    43: 487
    44: 196
    45: 160
    46: 170
    47: 288
    48: 159
    49: 53
    50: 19
    51: 9
    52: 6
    53: 6
    54: 3
    55: 1
    56: 0
    57: 0
    58: 1
    59: 2
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 2038692 # Read requests
   wr: 656611 # Write requests
   rdlat: 277216490 # Total latency experienced by read requests
   wrlat: 95605815 # Total latency experienced by write requests
   rdhits: 2281 # Read row hits
   wrhits: 2129 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 275
    12: 459
    13: 1802497
    14: 140308
    15: 47617
    16: 13039
    17: 1916
    18: 984
    19: 1111
    20: 1041
    21: 1163
    22: 1010
    23: 1597
    24: 2830
    25: 2294
    26: 611
    27: 658
    28: 809
    29: 1152
    30: 1427
    31: 1104
    32: 1190
    33: 1293
    34: 1450
    35: 1395
    36: 1180
    37: 1175
    38: 1168
    39: 1079
    40: 1141
    41: 1090
    42: 1166
    43: 481
    44: 193
    45: 170
    46: 136
    47: 244
    48: 145
    49: 40
    50: 15
    51: 15
    52: 10
    53: 9
    54: 3
    55: 2
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 2057776 # Read requests
   wr: 656180 # Write requests
   rdlat: 279895484 # Total latency experienced by read requests
   wrlat: 95572434 # Total latency experienced by write requests
   rdhits: 2593 # Read row hits
   wrhits: 2367 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 304
    12: 651
    13: 1814624
    14: 146876
    15: 48480
    16: 11857
    17: 1457
    18: 1007
    19: 1211
    20: 1052
    21: 1197
    22: 924
    23: 1609
    24: 3348
    25: 2515
    26: 541
    27: 592
    28: 702
    29: 1059
    30: 1515
    31: 1184
    32: 1239
    33: 1322
    34: 1353
    35: 1425
    36: 1289
    37: 1163
    38: 1222
    39: 1110
    40: 1143
    41: 1126
    42: 1067
    43: 512
    44: 232
    45: 145
    46: 165
    47: 293
    48: 167
    49: 46
    50: 18
    51: 12
    52: 7
    53: 7
    54: 5
    55: 3
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 2036357 # Read requests
   wr: 656090 # Write requests
   rdlat: 276913151 # Total latency experienced by read requests
   wrlat: 95345960 # Total latency experienced by write requests
   rdhits: 2734 # Read row hits
   wrhits: 2234 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 1
    11: 317
    12: 605
    13: 1799192
    14: 140326
    15: 48382
    16: 13344
    17: 1633
    18: 923
    19: 1057
    20: 1129
    21: 1224
    22: 988
    23: 1390
    24: 3233
    25: 2248
    26: 539
    27: 616
    28: 753
    29: 1084
    30: 1426
    31: 1164
    32: 1121
    33: 1318
    34: 1456
    35: 1324
    36: 1262
    37: 1196
    38: 1213
    39: 1102
    40: 1109
    41: 1076
    42: 1073
    43: 541
    44: 181
    45: 157
    46: 161
    47: 232
    48: 149
    49: 57
    50: 24
    51: 12
    52: 9
    53: 6
    54: 3
    55: 0
    56: 0
    57: 0
    58: 1
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 68201
  rqSzHist: # Run queue size histogram
   0: 68201
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 682012664
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100000167
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
