{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454006715614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454006715614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 13:45:15 2016 " "Processing started: Thu Jan 28 13:45:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454006715614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454006715614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_ns -c alu_ns " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_ns -c alu_ns" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454006715615 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1454006715975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-BHV " "Found design unit 1: alu_ns-BHV" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454006716451 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454006716451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454006716451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454006716454 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454006716454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454006716454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/decoder7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454006716457 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454006716457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454006716457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1454006716501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED0 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED0\"" {  } { { "top_level.vhd" "U_LED0" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006716605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ns alu_ns:U_ALU " "Elaborating entity \"alu_ns\" for hierarchy \"alu_ns:U_ALU\"" {  } { { "top_level.vhd" "U_ALU" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006716633 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu_ns.vhd(20) " "VHDL Process Statement warning at alu_ns.vhd(20): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1454006716636 "|top_level|alu_ns:U_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intemp alu_ns.vhd(20) " "VHDL Process Statement warning at alu_ns.vhd(20): inferring latch(es) for signal or variable \"intemp\", which holds its previous value in one or more paths through the process" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1454006716636 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[0\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[0\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716637 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[1\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[1\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716637 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[2\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[2\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716637 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[3\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[3\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716638 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[4\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[4\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716638 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[5\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[5\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716638 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[6\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[6\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716638 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[7\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[7\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716638 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[8\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[8\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716638 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[9\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[9\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716638 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[10\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[10\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716638 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[11\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[11\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716639 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[12\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[12\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716639 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[13\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[13\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716639 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[14\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[14\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716639 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[15\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[15\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716639 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[16\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[16\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716639 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[17\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[17\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716639 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[18\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[18\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716639 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[19\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[19\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716640 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[20\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[20\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716640 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[21\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[21\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716640 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[22\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[22\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716640 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[23\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[23\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716640 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[24\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[24\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716640 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[25\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[25\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716640 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[26\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[26\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716640 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[27\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[27\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716641 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[28\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[28\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716641 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[29\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[29\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716641 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[30\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[30\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716641 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intemp\[31\] alu_ns.vhd(20) " "Inferred latch for \"intemp\[31\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716641 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu_ns.vhd(20) " "Inferred latch for \"output\[0\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716641 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu_ns.vhd(20) " "Inferred latch for \"output\[1\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716641 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu_ns.vhd(20) " "Inferred latch for \"output\[2\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716642 "|top_level|alu_ns:U_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu_ns.vhd(20) " "Inferred latch for \"output\[3\]\" at alu_ns.vhd(20)" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1454006716642 "|top_level|alu_ns:U_ALU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu_ns:U_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu_ns:U_ALU\|Mult0\"" {  } { { "alu_ns.vhd" "Mult0" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454006717021 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1454006717021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_ns:U_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu_ns:U_ALU\|lpm_mult:Mult0\"" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454006717259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_ns:U_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"alu_ns:U_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454006717260 ""}  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1454006717260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a7t " "Found entity 1: mult_a7t" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/db/mult_a7t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454006717383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454006717383 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu_ns:U_ALU\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"alu_ns:U_ALU\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 41 -1 0 } } { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454006717504 "|top_level|alu_ns:U_ALU|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1454006717504 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1454006717504 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1454006717758 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1454006717758 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1454006717758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_ns:U_ALU\|output\[0\] " "Latch alu_ns:U_ALU\|output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button\[0\] " "Ports D and ENA on the latch are fed by the same signal button\[0\]" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454006717761 ""}  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454006717761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_ns:U_ALU\|output\[1\] " "Latch alu_ns:U_ALU\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[0\] " "Ports D and ENA on the latch are fed by the same signal switch\[0\]" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454006717761 ""}  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454006717761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_ns:U_ALU\|output\[2\] " "Latch alu_ns:U_ALU\|output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button\[0\] " "Ports D and ENA on the latch are fed by the same signal button\[0\]" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454006717762 ""}  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454006717762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_ns:U_ALU\|output\[3\] " "Latch alu_ns:U_ALU\|output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[0\] " "Ports D and ENA on the latch are fed by the same signal switch\[0\]" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1454006717762 ""}  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1454006717762 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_ns:U_ALU\|output\[0\] " "LATCH primitive \"alu_ns:U_ALU\|output\[0\]\" is permanently enabled" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1454006717771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_ns:U_ALU\|output\[1\] " "LATCH primitive \"alu_ns:U_ALU\|output\[1\]\" is permanently enabled" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1454006717771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_ns:U_ALU\|output\[2\] " "LATCH primitive \"alu_ns:U_ALU\|output\[2\]\" is permanently enabled" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1454006717772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_ns:U_ALU\|output\[3\] " "LATCH primitive \"alu_ns:U_ALU\|output\[3\]\" is permanently enabled" {  } { { "alu_ns.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/alu_ns.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1454006717772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] VCC " "Pin \"led1\[0\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] GND " "Pin \"led1\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] GND " "Pin \"led1\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[3\] GND " "Pin \"led1\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[4\] GND " "Pin \"led1\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[6\] GND " "Pin \"led1\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] VCC " "Pin \"led2\[0\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] GND " "Pin \"led2\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[3\] GND " "Pin \"led2\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] GND " "Pin \"led2\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[6\] GND " "Pin \"led2\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[0\] VCC " "Pin \"led3\[0\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[1\] GND " "Pin \"led3\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[2\] GND " "Pin \"led3\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[3\] GND " "Pin \"led3\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[4\] GND " "Pin \"led3\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[5\] GND " "Pin \"led3\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[6\] GND " "Pin \"led3\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1454006717820 "|top_level|led3_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1454006717820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1454006717941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1454006718608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454006718608 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/stefano92/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab2/alu_ns/top_level.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454006718768 "|top_level|switch[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1454006718768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1454006718769 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1454006718769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1454006718769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1454006718769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454006718820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 13:45:18 2016 " "Processing ended: Thu Jan 28 13:45:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454006718820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454006718820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454006718820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454006718820 ""}
