// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
// Date        : Thu Jan 21 20:36:51 2021
// Host        : qqq running 64-bit CentOS Linux release 7.9.2009 (Core)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pfm_dynamic_cceip_kernel_1_0_sim_netlist.v
// Design      : pfm_dynamic_cceip_kernel_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu280-fsvh2892-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M00_AXI_ADDR_WIDTH = "64" *) (* C_M00_AXI_DATA_WIDTH = "64" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "12" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel
   (ap_clk,
    ap_rst_n,
    m00_axi_awvalid,
    m00_axi_awready,
    m00_axi_awaddr,
    m00_axi_awlen,
    m00_axi_wvalid,
    m00_axi_wready,
    m00_axi_wdata,
    m00_axi_wstrb,
    m00_axi_wlast,
    m00_axi_bvalid,
    m00_axi_bready,
    m00_axi_arvalid,
    m00_axi_arready,
    m00_axi_araddr,
    m00_axi_arlen,
    m00_axi_rvalid,
    m00_axi_rready,
    m00_axi_rdata,
    m00_axi_rlast,
    s_axi_control_awvalid,
    s_axi_control_awready,
    s_axi_control_awaddr,
    s_axi_control_wvalid,
    s_axi_control_wready,
    s_axi_control_wdata,
    s_axi_control_wstrb,
    s_axi_control_arvalid,
    s_axi_control_arready,
    s_axi_control_araddr,
    s_axi_control_rvalid,
    s_axi_control_rready,
    s_axi_control_rdata,
    s_axi_control_rresp,
    s_axi_control_bvalid,
    s_axi_control_bready,
    s_axi_control_bresp,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m00_axi_awvalid;
  input m00_axi_awready;
  output [63:0]m00_axi_awaddr;
  output [7:0]m00_axi_awlen;
  output m00_axi_wvalid;
  input m00_axi_wready;
  output [63:0]m00_axi_wdata;
  output [7:0]m00_axi_wstrb;
  output m00_axi_wlast;
  input m00_axi_bvalid;
  output m00_axi_bready;
  output m00_axi_arvalid;
  input m00_axi_arready;
  output [63:0]m00_axi_araddr;
  output [7:0]m00_axi_arlen;
  input m00_axi_rvalid;
  output m00_axi_rready;
  input [63:0]m00_axi_rdata;
  input m00_axi_rlast;
  input s_axi_control_awvalid;
  output s_axi_control_awready;
  input [11:0]s_axi_control_awaddr;
  input s_axi_control_wvalid;
  output s_axi_control_wready;
  input [31:0]s_axi_control_wdata;
  input [3:0]s_axi_control_wstrb;
  input s_axi_control_arvalid;
  output s_axi_control_arready;
  input [11:0]s_axi_control_araddr;
  output s_axi_control_rvalid;
  input s_axi_control_rready;
  output [31:0]s_axi_control_rdata;
  output [1:0]s_axi_control_rresp;
  output s_axi_control_bvalid;
  input s_axi_control_bready;
  output [1:0]s_axi_control_bresp;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_done;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  (* DONT_TOUCH *) wire areset;
  wire [63:11]input_addr;
  wire [63:0]input_size;
  wire inst_control_s_axi_n_4;
  wire inst_core_n_201;
  wire int_ap_done;
  wire interrupt;
  wire [63:10]\^m00_axi_araddr ;
  wire [7:0]m00_axi_arlen;
  wire m00_axi_arready;
  wire m00_axi_arvalid;
  wire [63:10]\^m00_axi_awaddr ;
  wire [7:0]m00_axi_awlen;
  wire m00_axi_awready;
  wire m00_axi_awvalid;
  wire m00_axi_bvalid;
  wire [63:0]m00_axi_rdata;
  wire m00_axi_rlast;
  wire m00_axi_rvalid;
  wire [63:0]m00_axi_wdata;
  wire m00_axi_wlast;
  wire m00_axi_wready;
  wire [7:1]\^m00_axi_wstrb ;
  wire m00_axi_wvalid;
  wire [63:11]output_addr;
  wire [63:11]output_size_addr;
  wire p_0_in;
  wire [11:0]s_axi_control_araddr;
  wire s_axi_control_arready;
  wire s_axi_control_arvalid;
  wire [11:0]s_axi_control_awaddr;
  wire s_axi_control_awready;
  wire s_axi_control_awvalid;
  wire s_axi_control_bready;
  wire s_axi_control_bvalid;
  wire [31:0]s_axi_control_rdata;
  wire s_axi_control_rready;
  wire s_axi_control_rvalid;
  wire [31:0]s_axi_control_wdata;
  wire s_axi_control_wready;
  wire [3:0]s_axi_control_wstrb;
  wire s_axi_control_wvalid;

  assign m00_axi_araddr[63:10] = \^m00_axi_araddr [63:10];
  assign m00_axi_araddr[9] = \<const0> ;
  assign m00_axi_araddr[8] = \<const0> ;
  assign m00_axi_araddr[7] = \<const0> ;
  assign m00_axi_araddr[6] = \<const0> ;
  assign m00_axi_araddr[5] = \<const0> ;
  assign m00_axi_araddr[4] = \<const0> ;
  assign m00_axi_araddr[3] = \<const0> ;
  assign m00_axi_araddr[2] = \<const0> ;
  assign m00_axi_araddr[1] = \<const0> ;
  assign m00_axi_araddr[0] = \<const0> ;
  assign m00_axi_awaddr[63:10] = \^m00_axi_awaddr [63:10];
  assign m00_axi_awaddr[9] = \<const0> ;
  assign m00_axi_awaddr[8] = \<const0> ;
  assign m00_axi_awaddr[7] = \<const0> ;
  assign m00_axi_awaddr[6] = \<const0> ;
  assign m00_axi_awaddr[5] = \<const0> ;
  assign m00_axi_awaddr[4] = \<const0> ;
  assign m00_axi_awaddr[3] = \<const0> ;
  assign m00_axi_awaddr[2] = \<const0> ;
  assign m00_axi_awaddr[1] = \<const0> ;
  assign m00_axi_awaddr[0] = \<const0> ;
  assign m00_axi_bready = \<const1> ;
  assign m00_axi_rready = \<const1> ;
  assign m00_axi_wstrb[7:1] = \^m00_axi_wstrb [7:1];
  assign m00_axi_wstrb[0] = \<const1> ;
  assign s_axi_control_bresp[1] = \<const0> ;
  assign s_axi_control_bresp[0] = \<const0> ;
  assign s_axi_control_rresp[1] = \<const0> ;
  assign s_axi_control_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h1)) 
    areset_i_1
       (.I0(ap_rst_n),
        .O(p_0_in));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    areset_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(areset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_control_s_axi inst_control_s_axi
       (.D(output_addr),
        .E(ar_hs),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_arready),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_awready),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_wready),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .int_ap_done(int_ap_done),
        .int_ap_done_reg_0(inst_core_n_201),
        .\int_input_addr_reg[63]_0 (input_addr),
        .\int_input_size_reg[63]_0 (input_size),
        .\int_output_size_addr_reg[63]_0 (output_size_addr),
        .interrupt(interrupt),
        .out(areset),
        .s_axi_control_araddr(s_axi_control_araddr[5:0]),
        .s_axi_control_araddr_2_sp_1(inst_control_s_axi_n_4),
        .s_axi_control_arvalid(s_axi_control_arvalid),
        .s_axi_control_awaddr(s_axi_control_awaddr[5:0]),
        .s_axi_control_awvalid(s_axi_control_awvalid),
        .s_axi_control_bready(s_axi_control_bready),
        .s_axi_control_bvalid(s_axi_control_bvalid),
        .s_axi_control_rdata(s_axi_control_rdata),
        .s_axi_control_rready(s_axi_control_rready),
        .s_axi_control_rvalid(s_axi_control_rvalid),
        .s_axi_control_wdata(s_axi_control_wdata),
        .s_axi_control_wstrb(s_axi_control_wstrb),
        .s_axi_control_wvalid(s_axi_control_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_core inst_core
       (.D(input_size),
        .E(ar_hs),
        .\FSM_sequential_state_reg[1]_0 (inst_core_n_201),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .arvalid_r_reg(m00_axi_arvalid),
        .awvalid_r_reg(m00_axi_awvalid),
        .din({m00_axi_rlast,m00_axi_rdata}),
        .\input_addr_r_reg[63]_0 (input_addr),
        .int_ap_done(int_ap_done),
        .int_ap_done_reg(inst_control_s_axi_n_4),
        .is_zero_r_reg(m00_axi_wlast),
        .m00_axi_araddr(\^m00_axi_araddr ),
        .m00_axi_arlen(m00_axi_arlen),
        .m00_axi_arready(m00_axi_arready),
        .m00_axi_awaddr(\^m00_axi_awaddr ),
        .m00_axi_awlen(m00_axi_awlen),
        .m00_axi_awready(m00_axi_awready),
        .m00_axi_bvalid(m00_axi_bvalid),
        .m00_axi_rvalid(m00_axi_rvalid),
        .m00_axi_wdata(m00_axi_wdata),
        .m00_axi_wready(m00_axi_wready),
        .m00_axi_wstrb(\^m00_axi_wstrb ),
        .m00_axi_wvalid(m00_axi_wvalid),
        .out(areset),
        .\output_addr_r_reg[63]_0 (output_addr),
        .\output_size_addr_r_reg[63]_0 (output_size_addr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_control_s_axi
   (int_ap_done,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_bvalid,
    s_axi_control_araddr_2_sp_1,
    D,
    ap_start,
    \int_input_addr_reg[63]_0 ,
    \int_input_size_reg[63]_0 ,
    \int_output_size_addr_reg[63]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_rvalid,
    E,
    interrupt,
    s_axi_control_rdata,
    out,
    ap_ready,
    ap_clk,
    int_ap_done_reg_0,
    s_axi_control_awvalid,
    s_axi_control_wvalid,
    s_axi_control_bready,
    s_axi_control_wdata,
    s_axi_control_wstrb,
    s_axi_control_araddr,
    s_axi_control_arvalid,
    s_axi_control_rready,
    s_axi_control_awaddr,
    ap_done);
  output int_ap_done;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_bvalid;
  output s_axi_control_araddr_2_sp_1;
  output [52:0]D;
  output ap_start;
  output [52:0]\int_input_addr_reg[63]_0 ;
  output [63:0]\int_input_size_reg[63]_0 ;
  output [52:0]\int_output_size_addr_reg[63]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_rvalid;
  output [0:0]E;
  output interrupt;
  output [31:0]s_axi_control_rdata;
  input out;
  input ap_ready;
  input ap_clk;
  input int_ap_done_reg_0;
  input s_axi_control_awvalid;
  input s_axi_control_wvalid;
  input s_axi_control_bready;
  input [31:0]s_axi_control_wdata;
  input [3:0]s_axi_control_wstrb;
  input [5:0]s_axi_control_araddr;
  input s_axi_control_arvalid;
  input s_axi_control_rready;
  input [5:0]s_axi_control_awaddr;
  input ap_done;

  wire [52:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_done;
  wire ap_ready;
  wire ap_start;
  wire [10:0]input_addr;
  wire int_ap_done;
  wire int_ap_done_reg_0;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire int_ier9_out;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_input_addr[31]_i_1_n_0 ;
  wire \int_input_addr[63]_i_1_n_0 ;
  wire \int_input_addr[63]_i_3_n_0 ;
  wire [31:0]int_input_addr_reg0;
  wire [31:0]int_input_addr_reg05_out;
  wire [52:0]\int_input_addr_reg[63]_0 ;
  wire \int_input_size[31]_i_1_n_0 ;
  wire \int_input_size[31]_i_3_n_0 ;
  wire \int_input_size[63]_i_1_n_0 ;
  wire [31:0]int_input_size_reg0;
  wire [31:0]int_input_size_reg08_out;
  wire [63:0]\int_input_size_reg[63]_0 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_output_addr[31]_i_1_n_0 ;
  wire \int_output_addr[31]_i_3_n_0 ;
  wire \int_output_addr[63]_i_1_n_0 ;
  wire [31:0]int_output_addr_reg0;
  wire [31:0]int_output_addr_reg01_out;
  wire \int_output_size_addr[31]_i_1_n_0 ;
  wire \int_output_size_addr[63]_i_1_n_0 ;
  wire [31:0]int_output_size_addr_reg0;
  wire [31:0]int_output_size_addr_reg03_out;
  wire [52:0]\int_output_size_addr_reg[63]_0 ;
  wire interrupt;
  wire out;
  wire [10:0]output_addr;
  wire [10:0]output_size_addr;
  wire p_0_in;
  wire p_1_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_control_araddr;
  wire s_axi_control_araddr_2_sn_1;
  wire s_axi_control_arvalid;
  wire [5:0]s_axi_control_awaddr;
  wire s_axi_control_awvalid;
  wire s_axi_control_bready;
  wire s_axi_control_bvalid;
  wire [31:0]s_axi_control_rdata;
  wire s_axi_control_rready;
  wire s_axi_control_rvalid;
  wire [31:0]s_axi_control_wdata;
  wire [3:0]s_axi_control_wstrb;
  wire s_axi_control_wvalid;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  assign s_axi_control_araddr_2_sp_1 = s_axi_control_araddr_2_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_rready),
        .I1(s_axi_control_rvalid),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_arvalid),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_arvalid),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_rready),
        .I3(s_axi_control_rvalid),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(out));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_rvalid),
        .R(out));
  LUT5 #(
    .INIT(32'hFF474447)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_awvalid),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_bvalid),
        .I4(s_axi_control_bready),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_awvalid),
        .I2(s_axi_control_wvalid),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_wvalid),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_bready),
        .I3(s_axi_control_bvalid),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(out));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(out));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_bvalid),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_reg_0),
        .Q(int_ap_done),
        .R(out));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(int_ap_ready),
        .R(out));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart),
        .I1(ap_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ap_start_i_2
       (.I0(s_axi_control_wdata[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(s_axi_control_wstrb[0]),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(out));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_wdata[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_wstrb[0]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(int_auto_restart),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart),
        .R(out));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    int_gie_i_1
       (.I0(s_axi_control_wdata[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_control_wstrb[0]),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(out));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_wstrb[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_ier9_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(s_axi_control_wvalid),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier9_out),
        .D(s_axi_control_wdata[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier9_out),
        .D(s_axi_control_wdata[1]),
        .Q(p_0_in),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[0]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(s_axi_control_wstrb[0]),
        .I2(input_addr[0]),
        .O(int_input_addr_reg05_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[10]_i_1 
       (.I0(s_axi_control_wdata[10]),
        .I1(s_axi_control_wstrb[1]),
        .I2(input_addr[10]),
        .O(int_input_addr_reg05_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[11]_i_1 
       (.I0(s_axi_control_wdata[11]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [0]),
        .O(int_input_addr_reg05_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[12]_i_1 
       (.I0(s_axi_control_wdata[12]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [1]),
        .O(int_input_addr_reg05_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[13]_i_1 
       (.I0(s_axi_control_wdata[13]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [2]),
        .O(int_input_addr_reg05_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[14]_i_1 
       (.I0(s_axi_control_wdata[14]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [3]),
        .O(int_input_addr_reg05_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[15]_i_1 
       (.I0(s_axi_control_wdata[15]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [4]),
        .O(int_input_addr_reg05_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[16]_i_1 
       (.I0(s_axi_control_wdata[16]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [5]),
        .O(int_input_addr_reg05_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[17]_i_1 
       (.I0(s_axi_control_wdata[17]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [6]),
        .O(int_input_addr_reg05_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[18]_i_1 
       (.I0(s_axi_control_wdata[18]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [7]),
        .O(int_input_addr_reg05_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[19]_i_1 
       (.I0(s_axi_control_wdata[19]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [8]),
        .O(int_input_addr_reg05_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[1]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(s_axi_control_wstrb[0]),
        .I2(input_addr[1]),
        .O(int_input_addr_reg05_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[20]_i_1 
       (.I0(s_axi_control_wdata[20]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [9]),
        .O(int_input_addr_reg05_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[21]_i_1 
       (.I0(s_axi_control_wdata[21]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [10]),
        .O(int_input_addr_reg05_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[22]_i_1 
       (.I0(s_axi_control_wdata[22]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [11]),
        .O(int_input_addr_reg05_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[23]_i_1 
       (.I0(s_axi_control_wdata[23]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [12]),
        .O(int_input_addr_reg05_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[24]_i_1 
       (.I0(s_axi_control_wdata[24]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [13]),
        .O(int_input_addr_reg05_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[25]_i_1 
       (.I0(s_axi_control_wdata[25]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [14]),
        .O(int_input_addr_reg05_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[26]_i_1 
       (.I0(s_axi_control_wdata[26]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [15]),
        .O(int_input_addr_reg05_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[27]_i_1 
       (.I0(s_axi_control_wdata[27]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [16]),
        .O(int_input_addr_reg05_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[28]_i_1 
       (.I0(s_axi_control_wdata[28]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [17]),
        .O(int_input_addr_reg05_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[29]_i_1 
       (.I0(s_axi_control_wdata[29]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [18]),
        .O(int_input_addr_reg05_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[2]_i_1 
       (.I0(s_axi_control_wdata[2]),
        .I1(s_axi_control_wstrb[0]),
        .I2(input_addr[2]),
        .O(int_input_addr_reg05_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[30]_i_1 
       (.I0(s_axi_control_wdata[30]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [19]),
        .O(int_input_addr_reg05_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_input_addr[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_input_size[31]_i_3_n_0 ),
        .O(\int_input_addr[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[31]_i_2 
       (.I0(s_axi_control_wdata[31]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [20]),
        .O(int_input_addr_reg05_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[32]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_addr_reg[63]_0 [21]),
        .O(int_input_addr_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[33]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_addr_reg[63]_0 [22]),
        .O(int_input_addr_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[34]_i_1 
       (.I0(s_axi_control_wdata[2]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_addr_reg[63]_0 [23]),
        .O(int_input_addr_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[35]_i_1 
       (.I0(s_axi_control_wdata[3]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_addr_reg[63]_0 [24]),
        .O(int_input_addr_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[36]_i_1 
       (.I0(s_axi_control_wdata[4]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_addr_reg[63]_0 [25]),
        .O(int_input_addr_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[37]_i_1 
       (.I0(s_axi_control_wdata[5]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_addr_reg[63]_0 [26]),
        .O(int_input_addr_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[38]_i_1 
       (.I0(s_axi_control_wdata[6]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_addr_reg[63]_0 [27]),
        .O(int_input_addr_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[39]_i_1 
       (.I0(s_axi_control_wdata[7]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_addr_reg[63]_0 [28]),
        .O(int_input_addr_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[3]_i_1 
       (.I0(s_axi_control_wdata[3]),
        .I1(s_axi_control_wstrb[0]),
        .I2(input_addr[3]),
        .O(int_input_addr_reg05_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[40]_i_1 
       (.I0(s_axi_control_wdata[8]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [29]),
        .O(int_input_addr_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[41]_i_1 
       (.I0(s_axi_control_wdata[9]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [30]),
        .O(int_input_addr_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[42]_i_1 
       (.I0(s_axi_control_wdata[10]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [31]),
        .O(int_input_addr_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[43]_i_1 
       (.I0(s_axi_control_wdata[11]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [32]),
        .O(int_input_addr_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[44]_i_1 
       (.I0(s_axi_control_wdata[12]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [33]),
        .O(int_input_addr_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[45]_i_1 
       (.I0(s_axi_control_wdata[13]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [34]),
        .O(int_input_addr_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[46]_i_1 
       (.I0(s_axi_control_wdata[14]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [35]),
        .O(int_input_addr_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[47]_i_1 
       (.I0(s_axi_control_wdata[15]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_addr_reg[63]_0 [36]),
        .O(int_input_addr_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[48]_i_1 
       (.I0(s_axi_control_wdata[16]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [37]),
        .O(int_input_addr_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[49]_i_1 
       (.I0(s_axi_control_wdata[17]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [38]),
        .O(int_input_addr_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[4]_i_1 
       (.I0(s_axi_control_wdata[4]),
        .I1(s_axi_control_wstrb[0]),
        .I2(input_addr[4]),
        .O(int_input_addr_reg05_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[50]_i_1 
       (.I0(s_axi_control_wdata[18]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [39]),
        .O(int_input_addr_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[51]_i_1 
       (.I0(s_axi_control_wdata[19]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [40]),
        .O(int_input_addr_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[52]_i_1 
       (.I0(s_axi_control_wdata[20]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [41]),
        .O(int_input_addr_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[53]_i_1 
       (.I0(s_axi_control_wdata[21]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [42]),
        .O(int_input_addr_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[54]_i_1 
       (.I0(s_axi_control_wdata[22]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [43]),
        .O(int_input_addr_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[55]_i_1 
       (.I0(s_axi_control_wdata[23]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_addr_reg[63]_0 [44]),
        .O(int_input_addr_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[56]_i_1 
       (.I0(s_axi_control_wdata[24]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [45]),
        .O(int_input_addr_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[57]_i_1 
       (.I0(s_axi_control_wdata[25]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [46]),
        .O(int_input_addr_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[58]_i_1 
       (.I0(s_axi_control_wdata[26]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [47]),
        .O(int_input_addr_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[59]_i_1 
       (.I0(s_axi_control_wdata[27]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [48]),
        .O(int_input_addr_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[5]_i_1 
       (.I0(s_axi_control_wdata[5]),
        .I1(s_axi_control_wstrb[0]),
        .I2(input_addr[5]),
        .O(int_input_addr_reg05_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[60]_i_1 
       (.I0(s_axi_control_wdata[28]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [49]),
        .O(int_input_addr_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[61]_i_1 
       (.I0(s_axi_control_wdata[29]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [50]),
        .O(int_input_addr_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[62]_i_1 
       (.I0(s_axi_control_wdata[30]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [51]),
        .O(int_input_addr_reg0[30]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_input_addr[63]_i_1 
       (.I0(\int_input_addr[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_input_addr[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[63]_i_2 
       (.I0(s_axi_control_wdata[31]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_addr_reg[63]_0 [52]),
        .O(int_input_addr_reg0[31]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_input_addr[63]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_control_wvalid),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_input_addr[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[6]_i_1 
       (.I0(s_axi_control_wdata[6]),
        .I1(s_axi_control_wstrb[0]),
        .I2(input_addr[6]),
        .O(int_input_addr_reg05_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[7]_i_1 
       (.I0(s_axi_control_wdata[7]),
        .I1(s_axi_control_wstrb[0]),
        .I2(input_addr[7]),
        .O(int_input_addr_reg05_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[8]_i_1 
       (.I0(s_axi_control_wdata[8]),
        .I1(s_axi_control_wstrb[1]),
        .I2(input_addr[8]),
        .O(int_input_addr_reg05_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_addr[9]_i_1 
       (.I0(s_axi_control_wdata[9]),
        .I1(s_axi_control_wstrb[1]),
        .I2(input_addr[9]),
        .O(int_input_addr_reg05_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[0]),
        .Q(input_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[10]),
        .Q(input_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[11]),
        .Q(\int_input_addr_reg[63]_0 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[12]),
        .Q(\int_input_addr_reg[63]_0 [1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[13]),
        .Q(\int_input_addr_reg[63]_0 [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[14]),
        .Q(\int_input_addr_reg[63]_0 [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[15]),
        .Q(\int_input_addr_reg[63]_0 [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[16]),
        .Q(\int_input_addr_reg[63]_0 [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[17]),
        .Q(\int_input_addr_reg[63]_0 [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[18]),
        .Q(\int_input_addr_reg[63]_0 [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[19]),
        .Q(\int_input_addr_reg[63]_0 [8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[1]),
        .Q(input_addr[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[20]),
        .Q(\int_input_addr_reg[63]_0 [9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[21]),
        .Q(\int_input_addr_reg[63]_0 [10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[22]),
        .Q(\int_input_addr_reg[63]_0 [11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[23]),
        .Q(\int_input_addr_reg[63]_0 [12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[24]),
        .Q(\int_input_addr_reg[63]_0 [13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[25]),
        .Q(\int_input_addr_reg[63]_0 [14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[26]),
        .Q(\int_input_addr_reg[63]_0 [15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[27]),
        .Q(\int_input_addr_reg[63]_0 [16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[28]),
        .Q(\int_input_addr_reg[63]_0 [17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[29]),
        .Q(\int_input_addr_reg[63]_0 [18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[2]),
        .Q(input_addr[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[30]),
        .Q(\int_input_addr_reg[63]_0 [19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[31]),
        .Q(\int_input_addr_reg[63]_0 [20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[32] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[0]),
        .Q(\int_input_addr_reg[63]_0 [21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[33] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[1]),
        .Q(\int_input_addr_reg[63]_0 [22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[34] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[2]),
        .Q(\int_input_addr_reg[63]_0 [23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[35] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[3]),
        .Q(\int_input_addr_reg[63]_0 [24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[36] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[4]),
        .Q(\int_input_addr_reg[63]_0 [25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[37] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[5]),
        .Q(\int_input_addr_reg[63]_0 [26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[38] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[6]),
        .Q(\int_input_addr_reg[63]_0 [27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[39] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[7]),
        .Q(\int_input_addr_reg[63]_0 [28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[3]),
        .Q(input_addr[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[40] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[8]),
        .Q(\int_input_addr_reg[63]_0 [29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[41] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[9]),
        .Q(\int_input_addr_reg[63]_0 [30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[42] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[10]),
        .Q(\int_input_addr_reg[63]_0 [31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[43] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[11]),
        .Q(\int_input_addr_reg[63]_0 [32]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[44] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[12]),
        .Q(\int_input_addr_reg[63]_0 [33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[45] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[13]),
        .Q(\int_input_addr_reg[63]_0 [34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[46] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[14]),
        .Q(\int_input_addr_reg[63]_0 [35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[47] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[15]),
        .Q(\int_input_addr_reg[63]_0 [36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[48] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[16]),
        .Q(\int_input_addr_reg[63]_0 [37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[49] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[17]),
        .Q(\int_input_addr_reg[63]_0 [38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[4]),
        .Q(input_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[50] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[18]),
        .Q(\int_input_addr_reg[63]_0 [39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[51] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[19]),
        .Q(\int_input_addr_reg[63]_0 [40]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[52] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[20]),
        .Q(\int_input_addr_reg[63]_0 [41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[53] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[21]),
        .Q(\int_input_addr_reg[63]_0 [42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[54] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[22]),
        .Q(\int_input_addr_reg[63]_0 [43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[55] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[23]),
        .Q(\int_input_addr_reg[63]_0 [44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[56] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[24]),
        .Q(\int_input_addr_reg[63]_0 [45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[57] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[25]),
        .Q(\int_input_addr_reg[63]_0 [46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[58] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[26]),
        .Q(\int_input_addr_reg[63]_0 [47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[59] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[27]),
        .Q(\int_input_addr_reg[63]_0 [48]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[5]),
        .Q(input_addr[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[60] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[28]),
        .Q(\int_input_addr_reg[63]_0 [49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[61] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[29]),
        .Q(\int_input_addr_reg[63]_0 [50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[62] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[30]),
        .Q(\int_input_addr_reg[63]_0 [51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[63] 
       (.C(ap_clk),
        .CE(\int_input_addr[63]_i_1_n_0 ),
        .D(int_input_addr_reg0[31]),
        .Q(\int_input_addr_reg[63]_0 [52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[6]),
        .Q(input_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[7]),
        .Q(input_addr[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[8]),
        .Q(input_addr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_addr_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_addr[31]_i_1_n_0 ),
        .D(int_input_addr_reg05_out[9]),
        .Q(input_addr[9]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[0]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [0]),
        .O(int_input_size_reg08_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[10]_i_1 
       (.I0(s_axi_control_wdata[10]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [10]),
        .O(int_input_size_reg08_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[11]_i_1 
       (.I0(s_axi_control_wdata[11]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [11]),
        .O(int_input_size_reg08_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[12]_i_1 
       (.I0(s_axi_control_wdata[12]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [12]),
        .O(int_input_size_reg08_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[13]_i_1 
       (.I0(s_axi_control_wdata[13]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [13]),
        .O(int_input_size_reg08_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[14]_i_1 
       (.I0(s_axi_control_wdata[14]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [14]),
        .O(int_input_size_reg08_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[15]_i_1 
       (.I0(s_axi_control_wdata[15]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [15]),
        .O(int_input_size_reg08_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[16]_i_1 
       (.I0(s_axi_control_wdata[16]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [16]),
        .O(int_input_size_reg08_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[17]_i_1 
       (.I0(s_axi_control_wdata[17]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [17]),
        .O(int_input_size_reg08_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[18]_i_1 
       (.I0(s_axi_control_wdata[18]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [18]),
        .O(int_input_size_reg08_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[19]_i_1 
       (.I0(s_axi_control_wdata[19]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [19]),
        .O(int_input_size_reg08_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[1]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [1]),
        .O(int_input_size_reg08_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[20]_i_1 
       (.I0(s_axi_control_wdata[20]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [20]),
        .O(int_input_size_reg08_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[21]_i_1 
       (.I0(s_axi_control_wdata[21]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [21]),
        .O(int_input_size_reg08_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[22]_i_1 
       (.I0(s_axi_control_wdata[22]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [22]),
        .O(int_input_size_reg08_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[23]_i_1 
       (.I0(s_axi_control_wdata[23]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [23]),
        .O(int_input_size_reg08_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[24]_i_1 
       (.I0(s_axi_control_wdata[24]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [24]),
        .O(int_input_size_reg08_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[25]_i_1 
       (.I0(s_axi_control_wdata[25]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [25]),
        .O(int_input_size_reg08_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[26]_i_1 
       (.I0(s_axi_control_wdata[26]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [26]),
        .O(int_input_size_reg08_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[27]_i_1 
       (.I0(s_axi_control_wdata[27]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [27]),
        .O(int_input_size_reg08_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[28]_i_1 
       (.I0(s_axi_control_wdata[28]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [28]),
        .O(int_input_size_reg08_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[29]_i_1 
       (.I0(s_axi_control_wdata[29]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [29]),
        .O(int_input_size_reg08_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[2]_i_1 
       (.I0(s_axi_control_wdata[2]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [2]),
        .O(int_input_size_reg08_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[30]_i_1 
       (.I0(s_axi_control_wdata[30]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [30]),
        .O(int_input_size_reg08_out[30]));
  LUT3 #(
    .INIT(8'h01)) 
    \int_input_size[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_input_size[31]_i_3_n_0 ),
        .O(\int_input_size[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[31]_i_2 
       (.I0(s_axi_control_wdata[31]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [31]),
        .O(int_input_size_reg08_out[31]));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \int_input_size[31]_i_3 
       (.I0(s_axi_control_wvalid),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_input_size[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[32]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [32]),
        .O(int_input_size_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[33]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [33]),
        .O(int_input_size_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[34]_i_1 
       (.I0(s_axi_control_wdata[2]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [34]),
        .O(int_input_size_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[35]_i_1 
       (.I0(s_axi_control_wdata[3]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [35]),
        .O(int_input_size_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[36]_i_1 
       (.I0(s_axi_control_wdata[4]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [36]),
        .O(int_input_size_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[37]_i_1 
       (.I0(s_axi_control_wdata[5]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [37]),
        .O(int_input_size_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[38]_i_1 
       (.I0(s_axi_control_wdata[6]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [38]),
        .O(int_input_size_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[39]_i_1 
       (.I0(s_axi_control_wdata[7]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [39]),
        .O(int_input_size_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[3]_i_1 
       (.I0(s_axi_control_wdata[3]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [3]),
        .O(int_input_size_reg08_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[40]_i_1 
       (.I0(s_axi_control_wdata[8]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [40]),
        .O(int_input_size_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[41]_i_1 
       (.I0(s_axi_control_wdata[9]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [41]),
        .O(int_input_size_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[42]_i_1 
       (.I0(s_axi_control_wdata[10]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [42]),
        .O(int_input_size_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[43]_i_1 
       (.I0(s_axi_control_wdata[11]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [43]),
        .O(int_input_size_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[44]_i_1 
       (.I0(s_axi_control_wdata[12]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [44]),
        .O(int_input_size_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[45]_i_1 
       (.I0(s_axi_control_wdata[13]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [45]),
        .O(int_input_size_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[46]_i_1 
       (.I0(s_axi_control_wdata[14]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [46]),
        .O(int_input_size_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[47]_i_1 
       (.I0(s_axi_control_wdata[15]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [47]),
        .O(int_input_size_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[48]_i_1 
       (.I0(s_axi_control_wdata[16]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [48]),
        .O(int_input_size_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[49]_i_1 
       (.I0(s_axi_control_wdata[17]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [49]),
        .O(int_input_size_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[4]_i_1 
       (.I0(s_axi_control_wdata[4]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [4]),
        .O(int_input_size_reg08_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[50]_i_1 
       (.I0(s_axi_control_wdata[18]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [50]),
        .O(int_input_size_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[51]_i_1 
       (.I0(s_axi_control_wdata[19]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [51]),
        .O(int_input_size_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[52]_i_1 
       (.I0(s_axi_control_wdata[20]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [52]),
        .O(int_input_size_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[53]_i_1 
       (.I0(s_axi_control_wdata[21]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [53]),
        .O(int_input_size_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[54]_i_1 
       (.I0(s_axi_control_wdata[22]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [54]),
        .O(int_input_size_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[55]_i_1 
       (.I0(s_axi_control_wdata[23]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_input_size_reg[63]_0 [55]),
        .O(int_input_size_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[56]_i_1 
       (.I0(s_axi_control_wdata[24]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [56]),
        .O(int_input_size_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[57]_i_1 
       (.I0(s_axi_control_wdata[25]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [57]),
        .O(int_input_size_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[58]_i_1 
       (.I0(s_axi_control_wdata[26]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [58]),
        .O(int_input_size_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[59]_i_1 
       (.I0(s_axi_control_wdata[27]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [59]),
        .O(int_input_size_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[5]_i_1 
       (.I0(s_axi_control_wdata[5]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [5]),
        .O(int_input_size_reg08_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[60]_i_1 
       (.I0(s_axi_control_wdata[28]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [60]),
        .O(int_input_size_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[61]_i_1 
       (.I0(s_axi_control_wdata[29]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [61]),
        .O(int_input_size_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[62]_i_1 
       (.I0(s_axi_control_wdata[30]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [62]),
        .O(int_input_size_reg0[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_input_size[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_input_size[31]_i_3_n_0 ),
        .O(\int_input_size[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[63]_i_2 
       (.I0(s_axi_control_wdata[31]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_input_size_reg[63]_0 [63]),
        .O(int_input_size_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[6]_i_1 
       (.I0(s_axi_control_wdata[6]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [6]),
        .O(int_input_size_reg08_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[7]_i_1 
       (.I0(s_axi_control_wdata[7]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_input_size_reg[63]_0 [7]),
        .O(int_input_size_reg08_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[8]_i_1 
       (.I0(s_axi_control_wdata[8]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [8]),
        .O(int_input_size_reg08_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_size[9]_i_1 
       (.I0(s_axi_control_wdata[9]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_input_size_reg[63]_0 [9]),
        .O(int_input_size_reg08_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[0]),
        .Q(\int_input_size_reg[63]_0 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[10]),
        .Q(\int_input_size_reg[63]_0 [10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[11]),
        .Q(\int_input_size_reg[63]_0 [11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[12]),
        .Q(\int_input_size_reg[63]_0 [12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[13]),
        .Q(\int_input_size_reg[63]_0 [13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[14]),
        .Q(\int_input_size_reg[63]_0 [14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[15]),
        .Q(\int_input_size_reg[63]_0 [15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[16]),
        .Q(\int_input_size_reg[63]_0 [16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[17]),
        .Q(\int_input_size_reg[63]_0 [17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[18]),
        .Q(\int_input_size_reg[63]_0 [18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[19]),
        .Q(\int_input_size_reg[63]_0 [19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[1]),
        .Q(\int_input_size_reg[63]_0 [1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[20]),
        .Q(\int_input_size_reg[63]_0 [20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[21]),
        .Q(\int_input_size_reg[63]_0 [21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[22]),
        .Q(\int_input_size_reg[63]_0 [22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[23]),
        .Q(\int_input_size_reg[63]_0 [23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[24]),
        .Q(\int_input_size_reg[63]_0 [24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[25]),
        .Q(\int_input_size_reg[63]_0 [25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[26]),
        .Q(\int_input_size_reg[63]_0 [26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[27]),
        .Q(\int_input_size_reg[63]_0 [27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[28]),
        .Q(\int_input_size_reg[63]_0 [28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[29]),
        .Q(\int_input_size_reg[63]_0 [29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[2]),
        .Q(\int_input_size_reg[63]_0 [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[30]),
        .Q(\int_input_size_reg[63]_0 [30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[31]),
        .Q(\int_input_size_reg[63]_0 [31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[32] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[0]),
        .Q(\int_input_size_reg[63]_0 [32]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[33] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[1]),
        .Q(\int_input_size_reg[63]_0 [33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[34] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[2]),
        .Q(\int_input_size_reg[63]_0 [34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[35] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[3]),
        .Q(\int_input_size_reg[63]_0 [35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[36] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[4]),
        .Q(\int_input_size_reg[63]_0 [36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[37] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[5]),
        .Q(\int_input_size_reg[63]_0 [37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[38] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[6]),
        .Q(\int_input_size_reg[63]_0 [38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[39] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[7]),
        .Q(\int_input_size_reg[63]_0 [39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[3]),
        .Q(\int_input_size_reg[63]_0 [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[40] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[8]),
        .Q(\int_input_size_reg[63]_0 [40]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[41] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[9]),
        .Q(\int_input_size_reg[63]_0 [41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[42] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[10]),
        .Q(\int_input_size_reg[63]_0 [42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[43] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[11]),
        .Q(\int_input_size_reg[63]_0 [43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[44] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[12]),
        .Q(\int_input_size_reg[63]_0 [44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[45] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[13]),
        .Q(\int_input_size_reg[63]_0 [45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[46] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[14]),
        .Q(\int_input_size_reg[63]_0 [46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[47] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[15]),
        .Q(\int_input_size_reg[63]_0 [47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[48] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[16]),
        .Q(\int_input_size_reg[63]_0 [48]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[49] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[17]),
        .Q(\int_input_size_reg[63]_0 [49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[4]),
        .Q(\int_input_size_reg[63]_0 [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[50] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[18]),
        .Q(\int_input_size_reg[63]_0 [50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[51] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[19]),
        .Q(\int_input_size_reg[63]_0 [51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[52] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[20]),
        .Q(\int_input_size_reg[63]_0 [52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[53] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[21]),
        .Q(\int_input_size_reg[63]_0 [53]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[54] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[22]),
        .Q(\int_input_size_reg[63]_0 [54]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[55] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[23]),
        .Q(\int_input_size_reg[63]_0 [55]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[56] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[24]),
        .Q(\int_input_size_reg[63]_0 [56]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[57] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[25]),
        .Q(\int_input_size_reg[63]_0 [57]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[58] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[26]),
        .Q(\int_input_size_reg[63]_0 [58]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[59] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[27]),
        .Q(\int_input_size_reg[63]_0 [59]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[5]),
        .Q(\int_input_size_reg[63]_0 [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[60] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[28]),
        .Q(\int_input_size_reg[63]_0 [60]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[61] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[29]),
        .Q(\int_input_size_reg[63]_0 [61]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[62] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[30]),
        .Q(\int_input_size_reg[63]_0 [62]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[63] 
       (.C(ap_clk),
        .CE(\int_input_size[63]_i_1_n_0 ),
        .D(int_input_size_reg0[31]),
        .Q(\int_input_size_reg[63]_0 [63]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[6]),
        .Q(\int_input_size_reg[63]_0 [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[7]),
        .Q(\int_input_size_reg[63]_0 [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[8]),
        .Q(\int_input_size_reg[63]_0 [8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_size_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_size[31]_i_1_n_0 ),
        .D(int_input_size_reg08_out[9]),
        .Q(\int_input_size_reg[63]_0 [9]),
        .R(out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(int_isr6_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_wstrb[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(int_isr6_out),
        .I2(ap_ready),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[0]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_addr[0]),
        .O(int_output_addr_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[10]_i_1 
       (.I0(s_axi_control_wdata[10]),
        .I1(s_axi_control_wstrb[1]),
        .I2(output_addr[10]),
        .O(int_output_addr_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[11]_i_1 
       (.I0(s_axi_control_wdata[11]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[0]),
        .O(int_output_addr_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[12]_i_1 
       (.I0(s_axi_control_wdata[12]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[1]),
        .O(int_output_addr_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[13]_i_1 
       (.I0(s_axi_control_wdata[13]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[2]),
        .O(int_output_addr_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[14]_i_1 
       (.I0(s_axi_control_wdata[14]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[3]),
        .O(int_output_addr_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[15]_i_1 
       (.I0(s_axi_control_wdata[15]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[4]),
        .O(int_output_addr_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[16]_i_1 
       (.I0(s_axi_control_wdata[16]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[5]),
        .O(int_output_addr_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[17]_i_1 
       (.I0(s_axi_control_wdata[17]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[6]),
        .O(int_output_addr_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[18]_i_1 
       (.I0(s_axi_control_wdata[18]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[7]),
        .O(int_output_addr_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[19]_i_1 
       (.I0(s_axi_control_wdata[19]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[8]),
        .O(int_output_addr_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[1]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_addr[1]),
        .O(int_output_addr_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[20]_i_1 
       (.I0(s_axi_control_wdata[20]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[9]),
        .O(int_output_addr_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[21]_i_1 
       (.I0(s_axi_control_wdata[21]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[10]),
        .O(int_output_addr_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[22]_i_1 
       (.I0(s_axi_control_wdata[22]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[11]),
        .O(int_output_addr_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[23]_i_1 
       (.I0(s_axi_control_wdata[23]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[12]),
        .O(int_output_addr_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[24]_i_1 
       (.I0(s_axi_control_wdata[24]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[13]),
        .O(int_output_addr_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[25]_i_1 
       (.I0(s_axi_control_wdata[25]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[14]),
        .O(int_output_addr_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[26]_i_1 
       (.I0(s_axi_control_wdata[26]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[15]),
        .O(int_output_addr_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[27]_i_1 
       (.I0(s_axi_control_wdata[27]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[16]),
        .O(int_output_addr_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[28]_i_1 
       (.I0(s_axi_control_wdata[28]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[17]),
        .O(int_output_addr_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[29]_i_1 
       (.I0(s_axi_control_wdata[29]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[18]),
        .O(int_output_addr_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[2]_i_1 
       (.I0(s_axi_control_wdata[2]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_addr[2]),
        .O(int_output_addr_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[30]_i_1 
       (.I0(s_axi_control_wdata[30]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[19]),
        .O(int_output_addr_reg01_out[30]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_output_addr[31]_i_1 
       (.I0(\int_output_addr[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_output_addr[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[31]_i_2 
       (.I0(s_axi_control_wdata[31]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[20]),
        .O(int_output_addr_reg01_out[31]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \int_output_addr[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_control_wvalid),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_output_addr[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[32]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(s_axi_control_wstrb[0]),
        .I2(D[21]),
        .O(int_output_addr_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[33]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(s_axi_control_wstrb[0]),
        .I2(D[22]),
        .O(int_output_addr_reg0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[34]_i_1 
       (.I0(s_axi_control_wdata[2]),
        .I1(s_axi_control_wstrb[0]),
        .I2(D[23]),
        .O(int_output_addr_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[35]_i_1 
       (.I0(s_axi_control_wdata[3]),
        .I1(s_axi_control_wstrb[0]),
        .I2(D[24]),
        .O(int_output_addr_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[36]_i_1 
       (.I0(s_axi_control_wdata[4]),
        .I1(s_axi_control_wstrb[0]),
        .I2(D[25]),
        .O(int_output_addr_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[37]_i_1 
       (.I0(s_axi_control_wdata[5]),
        .I1(s_axi_control_wstrb[0]),
        .I2(D[26]),
        .O(int_output_addr_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[38]_i_1 
       (.I0(s_axi_control_wdata[6]),
        .I1(s_axi_control_wstrb[0]),
        .I2(D[27]),
        .O(int_output_addr_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[39]_i_1 
       (.I0(s_axi_control_wdata[7]),
        .I1(s_axi_control_wstrb[0]),
        .I2(D[28]),
        .O(int_output_addr_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[3]_i_1 
       (.I0(s_axi_control_wdata[3]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_addr[3]),
        .O(int_output_addr_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[40]_i_1 
       (.I0(s_axi_control_wdata[8]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[29]),
        .O(int_output_addr_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[41]_i_1 
       (.I0(s_axi_control_wdata[9]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[30]),
        .O(int_output_addr_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[42]_i_1 
       (.I0(s_axi_control_wdata[10]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[31]),
        .O(int_output_addr_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[43]_i_1 
       (.I0(s_axi_control_wdata[11]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[32]),
        .O(int_output_addr_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[44]_i_1 
       (.I0(s_axi_control_wdata[12]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[33]),
        .O(int_output_addr_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[45]_i_1 
       (.I0(s_axi_control_wdata[13]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[34]),
        .O(int_output_addr_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[46]_i_1 
       (.I0(s_axi_control_wdata[14]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[35]),
        .O(int_output_addr_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[47]_i_1 
       (.I0(s_axi_control_wdata[15]),
        .I1(s_axi_control_wstrb[1]),
        .I2(D[36]),
        .O(int_output_addr_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[48]_i_1 
       (.I0(s_axi_control_wdata[16]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[37]),
        .O(int_output_addr_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[49]_i_1 
       (.I0(s_axi_control_wdata[17]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[38]),
        .O(int_output_addr_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[4]_i_1 
       (.I0(s_axi_control_wdata[4]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_addr[4]),
        .O(int_output_addr_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[50]_i_1 
       (.I0(s_axi_control_wdata[18]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[39]),
        .O(int_output_addr_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[51]_i_1 
       (.I0(s_axi_control_wdata[19]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[40]),
        .O(int_output_addr_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[52]_i_1 
       (.I0(s_axi_control_wdata[20]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[41]),
        .O(int_output_addr_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[53]_i_1 
       (.I0(s_axi_control_wdata[21]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[42]),
        .O(int_output_addr_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[54]_i_1 
       (.I0(s_axi_control_wdata[22]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[43]),
        .O(int_output_addr_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[55]_i_1 
       (.I0(s_axi_control_wdata[23]),
        .I1(s_axi_control_wstrb[2]),
        .I2(D[44]),
        .O(int_output_addr_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[56]_i_1 
       (.I0(s_axi_control_wdata[24]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[45]),
        .O(int_output_addr_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[57]_i_1 
       (.I0(s_axi_control_wdata[25]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[46]),
        .O(int_output_addr_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[58]_i_1 
       (.I0(s_axi_control_wdata[26]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[47]),
        .O(int_output_addr_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[59]_i_1 
       (.I0(s_axi_control_wdata[27]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[48]),
        .O(int_output_addr_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[5]_i_1 
       (.I0(s_axi_control_wdata[5]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_addr[5]),
        .O(int_output_addr_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[60]_i_1 
       (.I0(s_axi_control_wdata[28]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[49]),
        .O(int_output_addr_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[61]_i_1 
       (.I0(s_axi_control_wdata[29]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[50]),
        .O(int_output_addr_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[62]_i_1 
       (.I0(s_axi_control_wdata[30]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[51]),
        .O(int_output_addr_reg0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_output_addr[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_output_addr[31]_i_3_n_0 ),
        .O(\int_output_addr[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[63]_i_2 
       (.I0(s_axi_control_wdata[31]),
        .I1(s_axi_control_wstrb[3]),
        .I2(D[52]),
        .O(int_output_addr_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[6]_i_1 
       (.I0(s_axi_control_wdata[6]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_addr[6]),
        .O(int_output_addr_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[7]_i_1 
       (.I0(s_axi_control_wdata[7]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_addr[7]),
        .O(int_output_addr_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[8]_i_1 
       (.I0(s_axi_control_wdata[8]),
        .I1(s_axi_control_wstrb[1]),
        .I2(output_addr[8]),
        .O(int_output_addr_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_addr[9]_i_1 
       (.I0(s_axi_control_wdata[9]),
        .I1(s_axi_control_wstrb[1]),
        .I2(output_addr[9]),
        .O(int_output_addr_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[0]),
        .Q(output_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[10]),
        .Q(output_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[11]),
        .Q(D[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[12]),
        .Q(D[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[13]),
        .Q(D[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[14]),
        .Q(D[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[15]),
        .Q(D[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[16]),
        .Q(D[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[17]),
        .Q(D[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[18]),
        .Q(D[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[19]),
        .Q(D[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[1]),
        .Q(output_addr[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[20]),
        .Q(D[9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[21]),
        .Q(D[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[22]),
        .Q(D[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[23]),
        .Q(D[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[24]),
        .Q(D[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[25]),
        .Q(D[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[26]),
        .Q(D[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[27]),
        .Q(D[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[28]),
        .Q(D[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[29]),
        .Q(D[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[2]),
        .Q(output_addr[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[30]),
        .Q(D[19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[31]),
        .Q(D[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[32] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[0]),
        .Q(D[21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[33] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[1]),
        .Q(D[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[34] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[2]),
        .Q(D[23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[35] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[3]),
        .Q(D[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[36] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[4]),
        .Q(D[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[37] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[5]),
        .Q(D[26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[38] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[6]),
        .Q(D[27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[39] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[7]),
        .Q(D[28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[3]),
        .Q(output_addr[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[40] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[8]),
        .Q(D[29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[41] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[9]),
        .Q(D[30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[42] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[10]),
        .Q(D[31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[43] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[11]),
        .Q(D[32]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[44] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[12]),
        .Q(D[33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[45] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[13]),
        .Q(D[34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[46] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[14]),
        .Q(D[35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[47] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[15]),
        .Q(D[36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[48] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[16]),
        .Q(D[37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[49] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[17]),
        .Q(D[38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[4]),
        .Q(output_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[50] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[18]),
        .Q(D[39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[51] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[19]),
        .Q(D[40]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[52] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[20]),
        .Q(D[41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[53] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[21]),
        .Q(D[42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[54] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[22]),
        .Q(D[43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[55] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[23]),
        .Q(D[44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[56] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[24]),
        .Q(D[45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[57] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[25]),
        .Q(D[46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[58] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[26]),
        .Q(D[47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[59] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[27]),
        .Q(D[48]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[5]),
        .Q(output_addr[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[60] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[28]),
        .Q(D[49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[61] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[29]),
        .Q(D[50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[62] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[30]),
        .Q(D[51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[63] 
       (.C(ap_clk),
        .CE(\int_output_addr[63]_i_1_n_0 ),
        .D(int_output_addr_reg0[31]),
        .Q(D[52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[6]),
        .Q(output_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[7]),
        .Q(output_addr[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[8]),
        .Q(output_addr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_addr_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_addr[31]_i_1_n_0 ),
        .D(int_output_addr_reg01_out[9]),
        .Q(output_addr[9]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[0]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_size_addr[0]),
        .O(int_output_size_addr_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[10]_i_1 
       (.I0(s_axi_control_wdata[10]),
        .I1(s_axi_control_wstrb[1]),
        .I2(output_size_addr[10]),
        .O(int_output_size_addr_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[11]_i_1 
       (.I0(s_axi_control_wdata[11]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [0]),
        .O(int_output_size_addr_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[12]_i_1 
       (.I0(s_axi_control_wdata[12]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [1]),
        .O(int_output_size_addr_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[13]_i_1 
       (.I0(s_axi_control_wdata[13]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [2]),
        .O(int_output_size_addr_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[14]_i_1 
       (.I0(s_axi_control_wdata[14]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [3]),
        .O(int_output_size_addr_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[15]_i_1 
       (.I0(s_axi_control_wdata[15]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [4]),
        .O(int_output_size_addr_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[16]_i_1 
       (.I0(s_axi_control_wdata[16]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [5]),
        .O(int_output_size_addr_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[17]_i_1 
       (.I0(s_axi_control_wdata[17]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [6]),
        .O(int_output_size_addr_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[18]_i_1 
       (.I0(s_axi_control_wdata[18]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [7]),
        .O(int_output_size_addr_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[19]_i_1 
       (.I0(s_axi_control_wdata[19]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [8]),
        .O(int_output_size_addr_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[1]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_size_addr[1]),
        .O(int_output_size_addr_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[20]_i_1 
       (.I0(s_axi_control_wdata[20]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [9]),
        .O(int_output_size_addr_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[21]_i_1 
       (.I0(s_axi_control_wdata[21]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [10]),
        .O(int_output_size_addr_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[22]_i_1 
       (.I0(s_axi_control_wdata[22]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [11]),
        .O(int_output_size_addr_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[23]_i_1 
       (.I0(s_axi_control_wdata[23]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [12]),
        .O(int_output_size_addr_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[24]_i_1 
       (.I0(s_axi_control_wdata[24]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [13]),
        .O(int_output_size_addr_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[25]_i_1 
       (.I0(s_axi_control_wdata[25]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [14]),
        .O(int_output_size_addr_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[26]_i_1 
       (.I0(s_axi_control_wdata[26]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [15]),
        .O(int_output_size_addr_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[27]_i_1 
       (.I0(s_axi_control_wdata[27]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [16]),
        .O(int_output_size_addr_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[28]_i_1 
       (.I0(s_axi_control_wdata[28]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [17]),
        .O(int_output_size_addr_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[29]_i_1 
       (.I0(s_axi_control_wdata[29]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [18]),
        .O(int_output_size_addr_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[2]_i_1 
       (.I0(s_axi_control_wdata[2]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_size_addr[2]),
        .O(int_output_size_addr_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[30]_i_1 
       (.I0(s_axi_control_wdata[30]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [19]),
        .O(int_output_size_addr_reg03_out[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_output_size_addr[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_input_addr[63]_i_3_n_0 ),
        .O(\int_output_size_addr[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[31]_i_2 
       (.I0(s_axi_control_wdata[31]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [20]),
        .O(int_output_size_addr_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[32]_i_1 
       (.I0(s_axi_control_wdata[0]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_output_size_addr_reg[63]_0 [21]),
        .O(int_output_size_addr_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[33]_i_1 
       (.I0(s_axi_control_wdata[1]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_output_size_addr_reg[63]_0 [22]),
        .O(int_output_size_addr_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[34]_i_1 
       (.I0(s_axi_control_wdata[2]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_output_size_addr_reg[63]_0 [23]),
        .O(int_output_size_addr_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[35]_i_1 
       (.I0(s_axi_control_wdata[3]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_output_size_addr_reg[63]_0 [24]),
        .O(int_output_size_addr_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[36]_i_1 
       (.I0(s_axi_control_wdata[4]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_output_size_addr_reg[63]_0 [25]),
        .O(int_output_size_addr_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[37]_i_1 
       (.I0(s_axi_control_wdata[5]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_output_size_addr_reg[63]_0 [26]),
        .O(int_output_size_addr_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[38]_i_1 
       (.I0(s_axi_control_wdata[6]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_output_size_addr_reg[63]_0 [27]),
        .O(int_output_size_addr_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[39]_i_1 
       (.I0(s_axi_control_wdata[7]),
        .I1(s_axi_control_wstrb[0]),
        .I2(\int_output_size_addr_reg[63]_0 [28]),
        .O(int_output_size_addr_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[3]_i_1 
       (.I0(s_axi_control_wdata[3]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_size_addr[3]),
        .O(int_output_size_addr_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[40]_i_1 
       (.I0(s_axi_control_wdata[8]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [29]),
        .O(int_output_size_addr_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[41]_i_1 
       (.I0(s_axi_control_wdata[9]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [30]),
        .O(int_output_size_addr_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[42]_i_1 
       (.I0(s_axi_control_wdata[10]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [31]),
        .O(int_output_size_addr_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[43]_i_1 
       (.I0(s_axi_control_wdata[11]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [32]),
        .O(int_output_size_addr_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[44]_i_1 
       (.I0(s_axi_control_wdata[12]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [33]),
        .O(int_output_size_addr_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[45]_i_1 
       (.I0(s_axi_control_wdata[13]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [34]),
        .O(int_output_size_addr_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[46]_i_1 
       (.I0(s_axi_control_wdata[14]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [35]),
        .O(int_output_size_addr_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[47]_i_1 
       (.I0(s_axi_control_wdata[15]),
        .I1(s_axi_control_wstrb[1]),
        .I2(\int_output_size_addr_reg[63]_0 [36]),
        .O(int_output_size_addr_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[48]_i_1 
       (.I0(s_axi_control_wdata[16]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [37]),
        .O(int_output_size_addr_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[49]_i_1 
       (.I0(s_axi_control_wdata[17]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [38]),
        .O(int_output_size_addr_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[4]_i_1 
       (.I0(s_axi_control_wdata[4]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_size_addr[4]),
        .O(int_output_size_addr_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[50]_i_1 
       (.I0(s_axi_control_wdata[18]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [39]),
        .O(int_output_size_addr_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[51]_i_1 
       (.I0(s_axi_control_wdata[19]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [40]),
        .O(int_output_size_addr_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[52]_i_1 
       (.I0(s_axi_control_wdata[20]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [41]),
        .O(int_output_size_addr_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[53]_i_1 
       (.I0(s_axi_control_wdata[21]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [42]),
        .O(int_output_size_addr_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[54]_i_1 
       (.I0(s_axi_control_wdata[22]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [43]),
        .O(int_output_size_addr_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[55]_i_1 
       (.I0(s_axi_control_wdata[23]),
        .I1(s_axi_control_wstrb[2]),
        .I2(\int_output_size_addr_reg[63]_0 [44]),
        .O(int_output_size_addr_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[56]_i_1 
       (.I0(s_axi_control_wdata[24]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [45]),
        .O(int_output_size_addr_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[57]_i_1 
       (.I0(s_axi_control_wdata[25]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [46]),
        .O(int_output_size_addr_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[58]_i_1 
       (.I0(s_axi_control_wdata[26]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [47]),
        .O(int_output_size_addr_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[59]_i_1 
       (.I0(s_axi_control_wdata[27]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [48]),
        .O(int_output_size_addr_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[5]_i_1 
       (.I0(s_axi_control_wdata[5]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_size_addr[5]),
        .O(int_output_size_addr_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[60]_i_1 
       (.I0(s_axi_control_wdata[28]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [49]),
        .O(int_output_size_addr_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[61]_i_1 
       (.I0(s_axi_control_wdata[29]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [50]),
        .O(int_output_size_addr_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[62]_i_1 
       (.I0(s_axi_control_wdata[30]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [51]),
        .O(int_output_size_addr_reg0[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_output_size_addr[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_input_addr[63]_i_3_n_0 ),
        .O(\int_output_size_addr[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[63]_i_2 
       (.I0(s_axi_control_wdata[31]),
        .I1(s_axi_control_wstrb[3]),
        .I2(\int_output_size_addr_reg[63]_0 [52]),
        .O(int_output_size_addr_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[6]_i_1 
       (.I0(s_axi_control_wdata[6]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_size_addr[6]),
        .O(int_output_size_addr_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[7]_i_1 
       (.I0(s_axi_control_wdata[7]),
        .I1(s_axi_control_wstrb[0]),
        .I2(output_size_addr[7]),
        .O(int_output_size_addr_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[8]_i_1 
       (.I0(s_axi_control_wdata[8]),
        .I1(s_axi_control_wstrb[1]),
        .I2(output_size_addr[8]),
        .O(int_output_size_addr_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_size_addr[9]_i_1 
       (.I0(s_axi_control_wdata[9]),
        .I1(s_axi_control_wstrb[1]),
        .I2(output_size_addr[9]),
        .O(int_output_size_addr_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[0]),
        .Q(output_size_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[10]),
        .Q(output_size_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[11]),
        .Q(\int_output_size_addr_reg[63]_0 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[12]),
        .Q(\int_output_size_addr_reg[63]_0 [1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[13]),
        .Q(\int_output_size_addr_reg[63]_0 [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[14]),
        .Q(\int_output_size_addr_reg[63]_0 [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[15]),
        .Q(\int_output_size_addr_reg[63]_0 [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[16]),
        .Q(\int_output_size_addr_reg[63]_0 [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[17]),
        .Q(\int_output_size_addr_reg[63]_0 [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[18]),
        .Q(\int_output_size_addr_reg[63]_0 [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[19]),
        .Q(\int_output_size_addr_reg[63]_0 [8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[1]),
        .Q(output_size_addr[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[20]),
        .Q(\int_output_size_addr_reg[63]_0 [9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[21]),
        .Q(\int_output_size_addr_reg[63]_0 [10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[22]),
        .Q(\int_output_size_addr_reg[63]_0 [11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[23]),
        .Q(\int_output_size_addr_reg[63]_0 [12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[24]),
        .Q(\int_output_size_addr_reg[63]_0 [13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[25]),
        .Q(\int_output_size_addr_reg[63]_0 [14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[26]),
        .Q(\int_output_size_addr_reg[63]_0 [15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[27]),
        .Q(\int_output_size_addr_reg[63]_0 [16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[28]),
        .Q(\int_output_size_addr_reg[63]_0 [17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[29]),
        .Q(\int_output_size_addr_reg[63]_0 [18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[2]),
        .Q(output_size_addr[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[30]),
        .Q(\int_output_size_addr_reg[63]_0 [19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[31]),
        .Q(\int_output_size_addr_reg[63]_0 [20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[32] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[0]),
        .Q(\int_output_size_addr_reg[63]_0 [21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[33] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[1]),
        .Q(\int_output_size_addr_reg[63]_0 [22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[34] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[2]),
        .Q(\int_output_size_addr_reg[63]_0 [23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[35] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[3]),
        .Q(\int_output_size_addr_reg[63]_0 [24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[36] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[4]),
        .Q(\int_output_size_addr_reg[63]_0 [25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[37] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[5]),
        .Q(\int_output_size_addr_reg[63]_0 [26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[38] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[6]),
        .Q(\int_output_size_addr_reg[63]_0 [27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[39] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[7]),
        .Q(\int_output_size_addr_reg[63]_0 [28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[3]),
        .Q(output_size_addr[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[40] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[8]),
        .Q(\int_output_size_addr_reg[63]_0 [29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[41] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[9]),
        .Q(\int_output_size_addr_reg[63]_0 [30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[42] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[10]),
        .Q(\int_output_size_addr_reg[63]_0 [31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[43] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[11]),
        .Q(\int_output_size_addr_reg[63]_0 [32]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[44] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[12]),
        .Q(\int_output_size_addr_reg[63]_0 [33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[45] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[13]),
        .Q(\int_output_size_addr_reg[63]_0 [34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[46] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[14]),
        .Q(\int_output_size_addr_reg[63]_0 [35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[47] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[15]),
        .Q(\int_output_size_addr_reg[63]_0 [36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[48] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[16]),
        .Q(\int_output_size_addr_reg[63]_0 [37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[49] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[17]),
        .Q(\int_output_size_addr_reg[63]_0 [38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[4]),
        .Q(output_size_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[50] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[18]),
        .Q(\int_output_size_addr_reg[63]_0 [39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[51] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[19]),
        .Q(\int_output_size_addr_reg[63]_0 [40]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[52] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[20]),
        .Q(\int_output_size_addr_reg[63]_0 [41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[53] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[21]),
        .Q(\int_output_size_addr_reg[63]_0 [42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[54] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[22]),
        .Q(\int_output_size_addr_reg[63]_0 [43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[55] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[23]),
        .Q(\int_output_size_addr_reg[63]_0 [44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[56] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[24]),
        .Q(\int_output_size_addr_reg[63]_0 [45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[57] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[25]),
        .Q(\int_output_size_addr_reg[63]_0 [46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[58] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[26]),
        .Q(\int_output_size_addr_reg[63]_0 [47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[59] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[27]),
        .Q(\int_output_size_addr_reg[63]_0 [48]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[5]),
        .Q(output_size_addr[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[60] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[28]),
        .Q(\int_output_size_addr_reg[63]_0 [49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[61] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[29]),
        .Q(\int_output_size_addr_reg[63]_0 [50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[62] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[30]),
        .Q(\int_output_size_addr_reg[63]_0 [51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[63] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[63]_i_1_n_0 ),
        .D(int_output_size_addr_reg0[31]),
        .Q(\int_output_size_addr_reg[63]_0 [52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[6]),
        .Q(output_size_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[7]),
        .Q(output_size_addr[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[8]),
        .Q(output_size_addr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_size_addr_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_size_addr[31]_i_1_n_0 ),
        .D(int_output_size_addr_reg03_out[9]),
        .Q(output_size_addr[9]),
        .R(out));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h444F444FFFFF444F)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(\rdata[0]_i_5_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(ap_start),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(int_gie_reg_n_0),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_araddr[0]),
        .I1(s_axi_control_araddr[1]),
        .I2(s_axi_control_araddr[4]),
        .I3(s_axi_control_araddr[5]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[0]_i_4 
       (.I0(output_size_addr[0]),
        .I1(\int_output_size_addr_reg[63]_0 [21]),
        .I2(output_addr[0]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(D[21]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[0]_i_5 
       (.I0(input_addr[0]),
        .I1(\int_input_addr_reg[63]_0 [21]),
        .I2(\int_input_size_reg[63]_0 [0]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_size_reg[63]_0 [32]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[10]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[10]_i_2 
       (.I0(output_addr[10]),
        .I1(D[31]),
        .I2(output_size_addr[10]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [31]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[10]_i_3 
       (.I0(\int_input_size_reg[63]_0 [10]),
        .I1(\int_input_size_reg[63]_0 [42]),
        .I2(input_addr[10]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [31]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[11]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[11]_i_2 
       (.I0(D[0]),
        .I1(D[32]),
        .I2(\int_output_size_addr_reg[63]_0 [0]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [32]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[11]_i_3 
       (.I0(\int_input_size_reg[63]_0 [11]),
        .I1(\int_input_size_reg[63]_0 [43]),
        .I2(\int_input_addr_reg[63]_0 [0]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [32]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[12]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[12]_i_2 
       (.I0(D[1]),
        .I1(D[33]),
        .I2(\int_output_size_addr_reg[63]_0 [1]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [33]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[12]_i_3 
       (.I0(\int_input_size_reg[63]_0 [12]),
        .I1(\int_input_size_reg[63]_0 [44]),
        .I2(\int_input_addr_reg[63]_0 [1]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [33]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[13]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[13]_i_2 
       (.I0(D[2]),
        .I1(D[34]),
        .I2(\int_output_size_addr_reg[63]_0 [2]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [34]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[13]_i_3 
       (.I0(\int_input_size_reg[63]_0 [13]),
        .I1(\int_input_size_reg[63]_0 [45]),
        .I2(\int_input_addr_reg[63]_0 [2]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [34]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[14]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[14]_i_2 
       (.I0(D[3]),
        .I1(D[35]),
        .I2(\int_output_size_addr_reg[63]_0 [3]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [35]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[14]_i_3 
       (.I0(\int_input_size_reg[63]_0 [14]),
        .I1(\int_input_size_reg[63]_0 [46]),
        .I2(\int_input_addr_reg[63]_0 [3]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [35]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[15]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[15]_i_2 
       (.I0(D[4]),
        .I1(D[36]),
        .I2(\int_output_size_addr_reg[63]_0 [4]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [36]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[15]_i_3 
       (.I0(\int_input_size_reg[63]_0 [15]),
        .I1(\int_input_size_reg[63]_0 [47]),
        .I2(\int_input_addr_reg[63]_0 [4]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [36]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[16]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[16]_i_2 
       (.I0(D[5]),
        .I1(D[37]),
        .I2(\int_output_size_addr_reg[63]_0 [5]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [37]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[16]_i_3 
       (.I0(\int_input_size_reg[63]_0 [16]),
        .I1(\int_input_size_reg[63]_0 [48]),
        .I2(\int_input_addr_reg[63]_0 [5]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [37]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[17]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[17]_i_2 
       (.I0(D[6]),
        .I1(D[38]),
        .I2(\int_output_size_addr_reg[63]_0 [6]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [38]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[17]_i_3 
       (.I0(\int_input_size_reg[63]_0 [17]),
        .I1(\int_input_size_reg[63]_0 [49]),
        .I2(\int_input_addr_reg[63]_0 [6]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [38]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[18]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[18]_i_2 
       (.I0(D[7]),
        .I1(D[39]),
        .I2(\int_output_size_addr_reg[63]_0 [7]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [39]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[18]_i_3 
       (.I0(\int_input_size_reg[63]_0 [18]),
        .I1(\int_input_size_reg[63]_0 [50]),
        .I2(\int_input_addr_reg[63]_0 [7]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [39]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[19]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[19]_i_2 
       (.I0(D[8]),
        .I1(D[40]),
        .I2(\int_output_size_addr_reg[63]_0 [8]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [40]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[19]_i_3 
       (.I0(\int_input_size_reg[63]_0 [19]),
        .I1(\int_input_size_reg[63]_0 [51]),
        .I2(\int_input_addr_reg[63]_0 [8]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [40]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF11F1)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_6_n_0 ),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(\rdata[1]_i_4_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[1]_i_2 
       (.I0(output_size_addr[1]),
        .I1(\int_output_size_addr_reg[63]_0 [22]),
        .I2(output_addr[1]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(D[22]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[1]_i_3 
       (.I0(input_addr[1]),
        .I1(\int_input_addr_reg[63]_0 [22]),
        .I2(\int_input_size_reg[63]_0 [1]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_size_reg[63]_0 [33]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \rdata[1]_i_4 
       (.I0(p_0_in),
        .I1(p_1_in),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(int_ap_done),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[20]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[20]_i_2 
       (.I0(D[9]),
        .I1(D[41]),
        .I2(\int_output_size_addr_reg[63]_0 [9]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [41]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[20]_i_3 
       (.I0(\int_input_size_reg[63]_0 [20]),
        .I1(\int_input_size_reg[63]_0 [52]),
        .I2(\int_input_addr_reg[63]_0 [9]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [41]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[21]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[21]_i_2 
       (.I0(D[10]),
        .I1(D[42]),
        .I2(\int_output_size_addr_reg[63]_0 [10]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [42]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[21]_i_3 
       (.I0(\int_input_size_reg[63]_0 [21]),
        .I1(\int_input_size_reg[63]_0 [53]),
        .I2(\int_input_addr_reg[63]_0 [10]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [42]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[22]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[22]_i_2 
       (.I0(D[11]),
        .I1(D[43]),
        .I2(\int_output_size_addr_reg[63]_0 [11]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [43]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[22]_i_3 
       (.I0(\int_input_size_reg[63]_0 [22]),
        .I1(\int_input_size_reg[63]_0 [54]),
        .I2(\int_input_addr_reg[63]_0 [11]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [43]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[23]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[23]_i_2 
       (.I0(D[12]),
        .I1(D[44]),
        .I2(\int_output_size_addr_reg[63]_0 [12]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [44]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[23]_i_3 
       (.I0(\int_input_size_reg[63]_0 [23]),
        .I1(\int_input_size_reg[63]_0 [55]),
        .I2(\int_input_addr_reg[63]_0 [12]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [44]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[24]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[24]_i_2 
       (.I0(D[13]),
        .I1(D[45]),
        .I2(\int_output_size_addr_reg[63]_0 [13]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [45]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[24]_i_3 
       (.I0(\int_input_size_reg[63]_0 [24]),
        .I1(\int_input_size_reg[63]_0 [56]),
        .I2(\int_input_addr_reg[63]_0 [13]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [45]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[25]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[25]_i_2 
       (.I0(D[14]),
        .I1(D[46]),
        .I2(\int_output_size_addr_reg[63]_0 [14]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [46]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[25]_i_3 
       (.I0(\int_input_size_reg[63]_0 [25]),
        .I1(\int_input_size_reg[63]_0 [57]),
        .I2(\int_input_addr_reg[63]_0 [14]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [46]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[26]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[26]_i_2 
       (.I0(D[15]),
        .I1(D[47]),
        .I2(\int_output_size_addr_reg[63]_0 [15]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [47]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[26]_i_3 
       (.I0(\int_input_size_reg[63]_0 [26]),
        .I1(\int_input_size_reg[63]_0 [58]),
        .I2(\int_input_addr_reg[63]_0 [15]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [47]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[27]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[27]_i_2 
       (.I0(D[16]),
        .I1(D[48]),
        .I2(\int_output_size_addr_reg[63]_0 [16]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [48]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[27]_i_3 
       (.I0(\int_input_size_reg[63]_0 [27]),
        .I1(\int_input_size_reg[63]_0 [59]),
        .I2(\int_input_addr_reg[63]_0 [16]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [48]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[28]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[28]_i_2 
       (.I0(D[17]),
        .I1(D[49]),
        .I2(\int_output_size_addr_reg[63]_0 [17]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [49]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[28]_i_3 
       (.I0(\int_input_size_reg[63]_0 [28]),
        .I1(\int_input_size_reg[63]_0 [60]),
        .I2(\int_input_addr_reg[63]_0 [17]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [49]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[29]_i_2 
       (.I0(D[18]),
        .I1(D[50]),
        .I2(\int_output_size_addr_reg[63]_0 [18]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [50]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[29]_i_3 
       (.I0(\int_input_size_reg[63]_0 [29]),
        .I1(\int_input_size_reg[63]_0 [61]),
        .I2(\int_input_addr_reg[63]_0 [18]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [50]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(int_ap_ready),
        .I4(s_axi_control_araddr_2_sn_1),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[2]_i_2 
       (.I0(input_addr[2]),
        .I1(\int_input_addr_reg[63]_0 [23]),
        .I2(\int_input_size_reg[63]_0 [2]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_size_reg[63]_0 [34]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E4FFE400)) 
    \rdata[2]_i_3 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(D[23]),
        .I2(output_addr[2]),
        .I3(\rdata[31]_i_7_n_0 ),
        .I4(\rdata[2]_i_4_n_0 ),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_4 
       (.I0(output_size_addr[2]),
        .I1(\rdata[31]_i_8_n_0 ),
        .I2(\int_output_size_addr_reg[63]_0 [23]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[30]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[30]_i_2 
       (.I0(D[19]),
        .I1(D[51]),
        .I2(\int_output_size_addr_reg[63]_0 [19]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [51]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[30]_i_3 
       (.I0(\int_input_size_reg[63]_0 [30]),
        .I1(\int_input_size_reg[63]_0 [62]),
        .I2(\int_input_addr_reg[63]_0 [19]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [51]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_arvalid),
        .O(E));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[31]_i_3 
       (.I0(D[20]),
        .I1(D[52]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(\int_output_size_addr_reg[63]_0 [20]),
        .I4(\rdata[31]_i_8_n_0 ),
        .I5(\int_output_size_addr_reg[63]_0 [52]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEFFFFFFFFFFF)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_araddr[0]),
        .I1(s_axi_control_araddr[1]),
        .I2(s_axi_control_araddr[2]),
        .I3(s_axi_control_araddr[4]),
        .I4(s_axi_control_araddr[3]),
        .I5(s_axi_control_araddr[5]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[31]_i_5 
       (.I0(\int_input_addr_reg[63]_0 [20]),
        .I1(\int_input_addr_reg[63]_0 [52]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(\int_input_size_reg[63]_0 [31]),
        .I4(\rdata[31]_i_8_n_0 ),
        .I5(\int_input_size_reg[63]_0 [63]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000110001100)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_araddr[0]),
        .I1(s_axi_control_araddr[1]),
        .I2(s_axi_control_araddr[2]),
        .I3(s_axi_control_araddr[4]),
        .I4(s_axi_control_araddr[3]),
        .I5(s_axi_control_araddr[5]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003984)) 
    \rdata[31]_i_7 
       (.I0(s_axi_control_araddr[4]),
        .I1(s_axi_control_araddr[5]),
        .I2(s_axi_control_araddr[2]),
        .I3(s_axi_control_araddr[3]),
        .I4(s_axi_control_araddr[1]),
        .I5(s_axi_control_araddr[0]),
        .O(\rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEFFFFFEEEFF)) 
    \rdata[31]_i_8 
       (.I0(s_axi_control_araddr[0]),
        .I1(s_axi_control_araddr[1]),
        .I2(s_axi_control_araddr[4]),
        .I3(s_axi_control_araddr[2]),
        .I4(s_axi_control_araddr[5]),
        .I5(s_axi_control_araddr[3]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h11F111F1FFFF11F1)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(int_ap_ready),
        .I3(s_axi_control_araddr_2_sn_1),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[3]_i_2 
       (.I0(output_addr[3]),
        .I1(D[24]),
        .I2(output_size_addr[3]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [24]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[3]_i_3 
       (.I0(input_addr[3]),
        .I1(\int_input_addr_reg[63]_0 [24]),
        .I2(\int_input_size_reg[63]_0 [3]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_size_reg[63]_0 [35]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[4]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[4]_i_2 
       (.I0(output_addr[4]),
        .I1(D[25]),
        .I2(output_size_addr[4]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [25]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[4]_i_3 
       (.I0(\int_input_size_reg[63]_0 [4]),
        .I1(\int_input_size_reg[63]_0 [36]),
        .I2(input_addr[4]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [25]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[5]_i_2 
       (.I0(output_addr[5]),
        .I1(D[26]),
        .I2(output_size_addr[5]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [26]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[5]_i_3 
       (.I0(\int_input_size_reg[63]_0 [5]),
        .I1(\int_input_size_reg[63]_0 [37]),
        .I2(input_addr[5]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [26]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[6]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[6]_i_2 
       (.I0(output_addr[6]),
        .I1(D[27]),
        .I2(output_size_addr[6]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [27]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[6]_i_3 
       (.I0(\int_input_size_reg[63]_0 [6]),
        .I1(\int_input_size_reg[63]_0 [38]),
        .I2(input_addr[6]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [27]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(int_auto_restart),
        .I3(s_axi_control_araddr_2_sn_1),
        .I4(\rdata[31]_i_4_n_0 ),
        .I5(\rdata[7]_i_4_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[7]_i_2 
       (.I0(input_addr[7]),
        .I1(\int_input_addr_reg[63]_0 [28]),
        .I2(\int_input_size_reg[63]_0 [7]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_size_reg[63]_0 [39]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_araddr[2]),
        .I1(s_axi_control_araddr[4]),
        .I2(s_axi_control_araddr[3]),
        .I3(s_axi_control_araddr[5]),
        .I4(s_axi_control_araddr[0]),
        .I5(s_axi_control_araddr[1]),
        .O(s_axi_control_araddr_2_sn_1));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[7]_i_4 
       (.I0(output_addr[7]),
        .I1(D[28]),
        .I2(output_size_addr[7]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [28]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[8]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[8]_i_2 
       (.I0(output_addr[8]),
        .I1(D[29]),
        .I2(output_size_addr[8]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [29]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[8]_i_3 
       (.I0(\int_input_size_reg[63]_0 [8]),
        .I1(\int_input_size_reg[63]_0 [40]),
        .I2(input_addr[8]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [29]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \rdata[9]_i_2 
       (.I0(output_addr[9]),
        .I1(D[30]),
        .I2(output_size_addr[9]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_output_size_addr_reg[63]_0 [30]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \rdata[9]_i_3 
       (.I0(\int_input_size_reg[63]_0 [9]),
        .I1(\int_input_size_reg[63]_0 [41]),
        .I2(input_addr[9]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(\int_input_addr_reg[63]_0 [30]),
        .I5(\rdata[31]_i_7_n_0 ),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[0]),
        .Q(s_axi_control_rdata[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[10]),
        .Q(s_axi_control_rdata[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[11]),
        .Q(s_axi_control_rdata[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[12]),
        .Q(s_axi_control_rdata[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[13]),
        .Q(s_axi_control_rdata[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[14]),
        .Q(s_axi_control_rdata[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[15]),
        .Q(s_axi_control_rdata[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[16]),
        .Q(s_axi_control_rdata[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[17]),
        .Q(s_axi_control_rdata[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[18]),
        .Q(s_axi_control_rdata[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[19]),
        .Q(s_axi_control_rdata[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[1]),
        .Q(s_axi_control_rdata[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[20]),
        .Q(s_axi_control_rdata[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[21]),
        .Q(s_axi_control_rdata[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[22]),
        .Q(s_axi_control_rdata[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[23]),
        .Q(s_axi_control_rdata[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[24]),
        .Q(s_axi_control_rdata[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[25]),
        .Q(s_axi_control_rdata[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[26]),
        .Q(s_axi_control_rdata[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[27]),
        .Q(s_axi_control_rdata[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[28]),
        .Q(s_axi_control_rdata[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[29]),
        .Q(s_axi_control_rdata[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[2]),
        .Q(s_axi_control_rdata[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[30]),
        .Q(s_axi_control_rdata[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[31]),
        .Q(s_axi_control_rdata[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[3]),
        .Q(s_axi_control_rdata[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[4]),
        .Q(s_axi_control_rdata[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[5]),
        .Q(s_axi_control_rdata[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[6]),
        .Q(s_axi_control_rdata[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[7]),
        .Q(s_axi_control_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[8]),
        .Q(s_axi_control_rdata[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(rdata[9]),
        .Q(s_axi_control_rdata[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_awvalid),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_awaddr[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_awaddr[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_awaddr[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_awaddr[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_awaddr[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_awaddr[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_core
   (m00_axi_wdata,
    m00_axi_araddr,
    m00_axi_awaddr,
    is_zero_r_reg,
    arvalid_r_reg,
    awvalid_r_reg,
    ap_done,
    ap_ready,
    m00_axi_arlen,
    m00_axi_wvalid,
    m00_axi_awlen,
    m00_axi_wstrb,
    \FSM_sequential_state_reg[1]_0 ,
    out,
    ap_clk,
    m00_axi_rvalid,
    din,
    m00_axi_arready,
    ap_start,
    m00_axi_wready,
    m00_axi_awready,
    m00_axi_bvalid,
    int_ap_done_reg,
    E,
    int_ap_done,
    D,
    \output_addr_r_reg[63]_0 ,
    \output_size_addr_r_reg[63]_0 ,
    \input_addr_r_reg[63]_0 );
  output [63:0]m00_axi_wdata;
  output [53:0]m00_axi_araddr;
  output [53:0]m00_axi_awaddr;
  output is_zero_r_reg;
  output arvalid_r_reg;
  output awvalid_r_reg;
  output ap_done;
  output ap_ready;
  output [7:0]m00_axi_arlen;
  output m00_axi_wvalid;
  output [7:0]m00_axi_awlen;
  output [6:0]m00_axi_wstrb;
  output \FSM_sequential_state_reg[1]_0 ;
  input out;
  input ap_clk;
  input m00_axi_rvalid;
  input [64:0]din;
  input m00_axi_arready;
  input ap_start;
  input m00_axi_wready;
  input m00_axi_awready;
  input m00_axi_bvalid;
  input int_ap_done_reg;
  input [0:0]E;
  input int_ap_done;
  input [63:0]D;
  input [52:0]\output_addr_r_reg[63]_0 ;
  input [52:0]\output_size_addr_r_reg[63]_0 ;
  input [52:0]\input_addr_r_reg[63]_0 ;

  wire [63:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_done;
  wire ap_ready;
  wire ap_start;
  wire arvalid_r_reg;
  wire awvalid_r_reg;
  wire [64:0]din;
  wire [63:11]input_addr_r__0;
  wire [52:0]\input_addr_r_reg[63]_0 ;
  wire [63:0]input_size_r;
  wire \input_size_r[63]_i_1_n_0 ;
  wire inst_axi_read_master_n_100;
  wire inst_axi_read_master_n_101;
  wire inst_axi_read_master_n_102;
  wire inst_axi_read_master_n_103;
  wire inst_axi_read_master_n_104;
  wire inst_axi_read_master_n_105;
  wire inst_axi_read_master_n_106;
  wire inst_axi_read_master_n_107;
  wire inst_axi_read_master_n_108;
  wire inst_axi_read_master_n_109;
  wire inst_axi_read_master_n_110;
  wire inst_axi_read_master_n_111;
  wire inst_axi_read_master_n_112;
  wire inst_axi_read_master_n_113;
  wire inst_axi_read_master_n_114;
  wire inst_axi_read_master_n_115;
  wire inst_axi_read_master_n_116;
  wire inst_axi_read_master_n_117;
  wire inst_axi_read_master_n_118;
  wire inst_axi_read_master_n_119;
  wire inst_axi_read_master_n_120;
  wire inst_axi_read_master_n_121;
  wire inst_axi_read_master_n_122;
  wire inst_axi_read_master_n_123;
  wire inst_axi_read_master_n_124;
  wire inst_axi_read_master_n_125;
  wire inst_axi_read_master_n_126;
  wire inst_axi_read_master_n_127;
  wire inst_axi_read_master_n_128;
  wire inst_axi_read_master_n_55;
  wire inst_axi_read_master_n_64;
  wire inst_axi_read_master_n_65;
  wire inst_axi_read_master_n_66;
  wire inst_axi_read_master_n_67;
  wire inst_axi_read_master_n_68;
  wire inst_axi_read_master_n_69;
  wire inst_axi_read_master_n_70;
  wire inst_axi_read_master_n_71;
  wire inst_axi_read_master_n_72;
  wire inst_axi_read_master_n_73;
  wire inst_axi_read_master_n_74;
  wire inst_axi_read_master_n_75;
  wire inst_axi_read_master_n_76;
  wire inst_axi_read_master_n_77;
  wire inst_axi_read_master_n_78;
  wire inst_axi_read_master_n_79;
  wire inst_axi_read_master_n_80;
  wire inst_axi_read_master_n_81;
  wire inst_axi_read_master_n_82;
  wire inst_axi_read_master_n_83;
  wire inst_axi_read_master_n_84;
  wire inst_axi_read_master_n_85;
  wire inst_axi_read_master_n_86;
  wire inst_axi_read_master_n_87;
  wire inst_axi_read_master_n_88;
  wire inst_axi_read_master_n_89;
  wire inst_axi_read_master_n_90;
  wire inst_axi_read_master_n_91;
  wire inst_axi_read_master_n_92;
  wire inst_axi_read_master_n_93;
  wire inst_axi_read_master_n_94;
  wire inst_axi_read_master_n_95;
  wire inst_axi_read_master_n_96;
  wire inst_axi_read_master_n_97;
  wire inst_axi_read_master_n_98;
  wire inst_axi_read_master_n_99;
  wire inst_axi_write_master_n_121;
  wire inst_axi_write_master_n_122;
  wire int_ap_done;
  wire int_ap_done_reg;
  wire is_zero_r_reg;
  wire [53:0]m00_axi_araddr;
  wire [7:0]m00_axi_arlen;
  wire m00_axi_arready;
  wire [53:0]m00_axi_awaddr;
  wire [7:0]m00_axi_awlen;
  wire m00_axi_awready;
  wire m00_axi_bvalid;
  wire m00_axi_rvalid;
  wire [63:0]m00_axi_wdata;
  wire m00_axi_wready;
  wire [6:0]m00_axi_wstrb;
  wire m00_axi_wvalid;
  wire \m00_read_addr_r[63]_i_1_n_0 ;
  wire \m00_read_addr_r_reg_n_0_[11] ;
  wire \m00_read_addr_r_reg_n_0_[12] ;
  wire \m00_read_addr_r_reg_n_0_[13] ;
  wire \m00_read_addr_r_reg_n_0_[14] ;
  wire \m00_read_addr_r_reg_n_0_[15] ;
  wire \m00_read_addr_r_reg_n_0_[16] ;
  wire \m00_read_addr_r_reg_n_0_[17] ;
  wire \m00_read_addr_r_reg_n_0_[18] ;
  wire \m00_read_addr_r_reg_n_0_[19] ;
  wire \m00_read_addr_r_reg_n_0_[20] ;
  wire \m00_read_addr_r_reg_n_0_[21] ;
  wire \m00_read_addr_r_reg_n_0_[22] ;
  wire \m00_read_addr_r_reg_n_0_[23] ;
  wire \m00_read_addr_r_reg_n_0_[24] ;
  wire \m00_read_addr_r_reg_n_0_[25] ;
  wire \m00_read_addr_r_reg_n_0_[26] ;
  wire \m00_read_addr_r_reg_n_0_[27] ;
  wire \m00_read_addr_r_reg_n_0_[28] ;
  wire \m00_read_addr_r_reg_n_0_[29] ;
  wire \m00_read_addr_r_reg_n_0_[30] ;
  wire \m00_read_addr_r_reg_n_0_[31] ;
  wire \m00_read_addr_r_reg_n_0_[32] ;
  wire \m00_read_addr_r_reg_n_0_[33] ;
  wire \m00_read_addr_r_reg_n_0_[34] ;
  wire \m00_read_addr_r_reg_n_0_[35] ;
  wire \m00_read_addr_r_reg_n_0_[36] ;
  wire \m00_read_addr_r_reg_n_0_[37] ;
  wire \m00_read_addr_r_reg_n_0_[38] ;
  wire \m00_read_addr_r_reg_n_0_[39] ;
  wire \m00_read_addr_r_reg_n_0_[40] ;
  wire \m00_read_addr_r_reg_n_0_[41] ;
  wire \m00_read_addr_r_reg_n_0_[42] ;
  wire \m00_read_addr_r_reg_n_0_[43] ;
  wire \m00_read_addr_r_reg_n_0_[44] ;
  wire \m00_read_addr_r_reg_n_0_[45] ;
  wire \m00_read_addr_r_reg_n_0_[46] ;
  wire \m00_read_addr_r_reg_n_0_[47] ;
  wire \m00_read_addr_r_reg_n_0_[48] ;
  wire \m00_read_addr_r_reg_n_0_[49] ;
  wire \m00_read_addr_r_reg_n_0_[50] ;
  wire \m00_read_addr_r_reg_n_0_[51] ;
  wire \m00_read_addr_r_reg_n_0_[52] ;
  wire \m00_read_addr_r_reg_n_0_[53] ;
  wire \m00_read_addr_r_reg_n_0_[54] ;
  wire \m00_read_addr_r_reg_n_0_[55] ;
  wire \m00_read_addr_r_reg_n_0_[56] ;
  wire \m00_read_addr_r_reg_n_0_[57] ;
  wire \m00_read_addr_r_reg_n_0_[58] ;
  wire \m00_read_addr_r_reg_n_0_[59] ;
  wire \m00_read_addr_r_reg_n_0_[60] ;
  wire \m00_read_addr_r_reg_n_0_[61] ;
  wire \m00_read_addr_r_reg_n_0_[62] ;
  wire \m00_read_addr_r_reg_n_0_[63] ;
  wire [63:0]m00_read_size_r;
  wire m00_read_start_r_i_1_n_0;
  wire m00_read_start_r_reg_n_0;
  wire [63:11]m00_write_addr_r0_in;
  wire \m00_write_addr_r[63]_i_1_n_0 ;
  wire \m00_write_addr_r_reg_n_0_[11] ;
  wire \m00_write_addr_r_reg_n_0_[12] ;
  wire \m00_write_addr_r_reg_n_0_[13] ;
  wire \m00_write_addr_r_reg_n_0_[14] ;
  wire \m00_write_addr_r_reg_n_0_[15] ;
  wire \m00_write_addr_r_reg_n_0_[16] ;
  wire \m00_write_addr_r_reg_n_0_[17] ;
  wire \m00_write_addr_r_reg_n_0_[18] ;
  wire \m00_write_addr_r_reg_n_0_[19] ;
  wire \m00_write_addr_r_reg_n_0_[20] ;
  wire \m00_write_addr_r_reg_n_0_[21] ;
  wire \m00_write_addr_r_reg_n_0_[22] ;
  wire \m00_write_addr_r_reg_n_0_[23] ;
  wire \m00_write_addr_r_reg_n_0_[24] ;
  wire \m00_write_addr_r_reg_n_0_[25] ;
  wire \m00_write_addr_r_reg_n_0_[26] ;
  wire \m00_write_addr_r_reg_n_0_[27] ;
  wire \m00_write_addr_r_reg_n_0_[28] ;
  wire \m00_write_addr_r_reg_n_0_[29] ;
  wire \m00_write_addr_r_reg_n_0_[30] ;
  wire \m00_write_addr_r_reg_n_0_[31] ;
  wire \m00_write_addr_r_reg_n_0_[32] ;
  wire \m00_write_addr_r_reg_n_0_[33] ;
  wire \m00_write_addr_r_reg_n_0_[34] ;
  wire \m00_write_addr_r_reg_n_0_[35] ;
  wire \m00_write_addr_r_reg_n_0_[36] ;
  wire \m00_write_addr_r_reg_n_0_[37] ;
  wire \m00_write_addr_r_reg_n_0_[38] ;
  wire \m00_write_addr_r_reg_n_0_[39] ;
  wire \m00_write_addr_r_reg_n_0_[40] ;
  wire \m00_write_addr_r_reg_n_0_[41] ;
  wire \m00_write_addr_r_reg_n_0_[42] ;
  wire \m00_write_addr_r_reg_n_0_[43] ;
  wire \m00_write_addr_r_reg_n_0_[44] ;
  wire \m00_write_addr_r_reg_n_0_[45] ;
  wire \m00_write_addr_r_reg_n_0_[46] ;
  wire \m00_write_addr_r_reg_n_0_[47] ;
  wire \m00_write_addr_r_reg_n_0_[48] ;
  wire \m00_write_addr_r_reg_n_0_[49] ;
  wire \m00_write_addr_r_reg_n_0_[50] ;
  wire \m00_write_addr_r_reg_n_0_[51] ;
  wire \m00_write_addr_r_reg_n_0_[52] ;
  wire \m00_write_addr_r_reg_n_0_[53] ;
  wire \m00_write_addr_r_reg_n_0_[54] ;
  wire \m00_write_addr_r_reg_n_0_[55] ;
  wire \m00_write_addr_r_reg_n_0_[56] ;
  wire \m00_write_addr_r_reg_n_0_[57] ;
  wire \m00_write_addr_r_reg_n_0_[58] ;
  wire \m00_write_addr_r_reg_n_0_[59] ;
  wire \m00_write_addr_r_reg_n_0_[60] ;
  wire \m00_write_addr_r_reg_n_0_[61] ;
  wire \m00_write_addr_r_reg_n_0_[62] ;
  wire \m00_write_addr_r_reg_n_0_[63] ;
  wire \m00_write_size_r[3]_i_1_n_0 ;
  wire \m00_write_size_r[63]_i_1_n_0 ;
  wire \m00_write_size_r_reg_n_0_[0] ;
  wire \m00_write_size_r_reg_n_0_[10] ;
  wire \m00_write_size_r_reg_n_0_[11] ;
  wire \m00_write_size_r_reg_n_0_[12] ;
  wire \m00_write_size_r_reg_n_0_[13] ;
  wire \m00_write_size_r_reg_n_0_[14] ;
  wire \m00_write_size_r_reg_n_0_[15] ;
  wire \m00_write_size_r_reg_n_0_[16] ;
  wire \m00_write_size_r_reg_n_0_[17] ;
  wire \m00_write_size_r_reg_n_0_[18] ;
  wire \m00_write_size_r_reg_n_0_[19] ;
  wire \m00_write_size_r_reg_n_0_[1] ;
  wire \m00_write_size_r_reg_n_0_[20] ;
  wire \m00_write_size_r_reg_n_0_[21] ;
  wire \m00_write_size_r_reg_n_0_[22] ;
  wire \m00_write_size_r_reg_n_0_[23] ;
  wire \m00_write_size_r_reg_n_0_[24] ;
  wire \m00_write_size_r_reg_n_0_[25] ;
  wire \m00_write_size_r_reg_n_0_[26] ;
  wire \m00_write_size_r_reg_n_0_[27] ;
  wire \m00_write_size_r_reg_n_0_[28] ;
  wire \m00_write_size_r_reg_n_0_[29] ;
  wire \m00_write_size_r_reg_n_0_[2] ;
  wire \m00_write_size_r_reg_n_0_[30] ;
  wire \m00_write_size_r_reg_n_0_[31] ;
  wire \m00_write_size_r_reg_n_0_[32] ;
  wire \m00_write_size_r_reg_n_0_[33] ;
  wire \m00_write_size_r_reg_n_0_[34] ;
  wire \m00_write_size_r_reg_n_0_[35] ;
  wire \m00_write_size_r_reg_n_0_[36] ;
  wire \m00_write_size_r_reg_n_0_[37] ;
  wire \m00_write_size_r_reg_n_0_[38] ;
  wire \m00_write_size_r_reg_n_0_[39] ;
  wire \m00_write_size_r_reg_n_0_[3] ;
  wire \m00_write_size_r_reg_n_0_[40] ;
  wire \m00_write_size_r_reg_n_0_[41] ;
  wire \m00_write_size_r_reg_n_0_[42] ;
  wire \m00_write_size_r_reg_n_0_[43] ;
  wire \m00_write_size_r_reg_n_0_[44] ;
  wire \m00_write_size_r_reg_n_0_[45] ;
  wire \m00_write_size_r_reg_n_0_[46] ;
  wire \m00_write_size_r_reg_n_0_[47] ;
  wire \m00_write_size_r_reg_n_0_[48] ;
  wire \m00_write_size_r_reg_n_0_[49] ;
  wire \m00_write_size_r_reg_n_0_[4] ;
  wire \m00_write_size_r_reg_n_0_[50] ;
  wire \m00_write_size_r_reg_n_0_[51] ;
  wire \m00_write_size_r_reg_n_0_[52] ;
  wire \m00_write_size_r_reg_n_0_[53] ;
  wire \m00_write_size_r_reg_n_0_[54] ;
  wire \m00_write_size_r_reg_n_0_[55] ;
  wire \m00_write_size_r_reg_n_0_[56] ;
  wire \m00_write_size_r_reg_n_0_[57] ;
  wire \m00_write_size_r_reg_n_0_[58] ;
  wire \m00_write_size_r_reg_n_0_[59] ;
  wire \m00_write_size_r_reg_n_0_[5] ;
  wire \m00_write_size_r_reg_n_0_[60] ;
  wire \m00_write_size_r_reg_n_0_[61] ;
  wire \m00_write_size_r_reg_n_0_[62] ;
  wire \m00_write_size_r_reg_n_0_[63] ;
  wire \m00_write_size_r_reg_n_0_[6] ;
  wire \m00_write_size_r_reg_n_0_[7] ;
  wire \m00_write_size_r_reg_n_0_[8] ;
  wire \m00_write_size_r_reg_n_0_[9] ;
  wire m00_write_start_r_i_1_n_0;
  wire m00_write_start_r_reg_n_0;
  wire out;
  wire [63:11]output_addr_r;
  wire [52:0]\output_addr_r_reg[63]_0 ;
  wire [63:11]output_size_addr_r;
  wire [52:0]\output_size_addr_r_reg[63]_0 ;
  wire s_axis_tready_n;
  wire [3:0]state;
  wire [3:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[0]),
        .O(state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(state__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .O(state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h3F80)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .O(state__0[3]));
  (* FSM_ENCODED_STATES = "s_idle:0000,s_launch_write_data:1001,s_waiting_write_size_done:0111,s_launch_write_data_config:1000,s_launch_write_size_done:0110,s_launch_write_size:0101,s_launch_read_done:0011,s_launch_write_size_config:0100,s_launch_read:0010,s_done:1011,s_launch_write_data_done:1010,s_launch_read_config:0001" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(inst_axi_write_master_n_122),
        .D(state__0[0]),
        .Q(state[0]),
        .R(out));
  (* FSM_ENCODED_STATES = "s_idle:0000,s_launch_write_data:1001,s_waiting_write_size_done:0111,s_launch_write_data_config:1000,s_launch_write_size_done:0110,s_launch_write_size:0101,s_launch_read_done:0011,s_launch_write_size_config:0100,s_launch_read:0010,s_done:1011,s_launch_write_data_done:1010,s_launch_read_config:0001" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(inst_axi_write_master_n_122),
        .D(state__0[1]),
        .Q(state[1]),
        .R(out));
  (* FSM_ENCODED_STATES = "s_idle:0000,s_launch_write_data:1001,s_waiting_write_size_done:0111,s_launch_write_data_config:1000,s_launch_write_size_done:0110,s_launch_write_size:0101,s_launch_read_done:0011,s_launch_write_size_config:0100,s_launch_read:0010,s_done:1011,s_launch_write_data_done:1010,s_launch_read_config:0001" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(ap_clk),
        .CE(inst_axi_write_master_n_122),
        .D(state__0[2]),
        .Q(state[2]),
        .R(out));
  (* FSM_ENCODED_STATES = "s_idle:0000,s_launch_write_data:1001,s_waiting_write_size_done:0111,s_launch_write_data_config:1000,s_launch_write_size_done:0110,s_launch_write_size:0101,s_launch_read_done:0011,s_launch_write_size_config:0100,s_launch_read:0010,s_done:1011,s_launch_write_data_done:1010,s_launch_read_config:0001" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(ap_clk),
        .CE(inst_axi_write_master_n_122),
        .D(state__0[3]),
        .Q(state[3]),
        .R(out));
  FDRE \input_addr_r_reg[11] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [0]),
        .Q(input_addr_r__0[11]),
        .R(1'b0));
  FDRE \input_addr_r_reg[12] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [1]),
        .Q(input_addr_r__0[12]),
        .R(1'b0));
  FDRE \input_addr_r_reg[13] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [2]),
        .Q(input_addr_r__0[13]),
        .R(1'b0));
  FDRE \input_addr_r_reg[14] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [3]),
        .Q(input_addr_r__0[14]),
        .R(1'b0));
  FDRE \input_addr_r_reg[15] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [4]),
        .Q(input_addr_r__0[15]),
        .R(1'b0));
  FDRE \input_addr_r_reg[16] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [5]),
        .Q(input_addr_r__0[16]),
        .R(1'b0));
  FDRE \input_addr_r_reg[17] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [6]),
        .Q(input_addr_r__0[17]),
        .R(1'b0));
  FDRE \input_addr_r_reg[18] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [7]),
        .Q(input_addr_r__0[18]),
        .R(1'b0));
  FDRE \input_addr_r_reg[19] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [8]),
        .Q(input_addr_r__0[19]),
        .R(1'b0));
  FDRE \input_addr_r_reg[20] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [9]),
        .Q(input_addr_r__0[20]),
        .R(1'b0));
  FDRE \input_addr_r_reg[21] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [10]),
        .Q(input_addr_r__0[21]),
        .R(1'b0));
  FDRE \input_addr_r_reg[22] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [11]),
        .Q(input_addr_r__0[22]),
        .R(1'b0));
  FDRE \input_addr_r_reg[23] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [12]),
        .Q(input_addr_r__0[23]),
        .R(1'b0));
  FDRE \input_addr_r_reg[24] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [13]),
        .Q(input_addr_r__0[24]),
        .R(1'b0));
  FDRE \input_addr_r_reg[25] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [14]),
        .Q(input_addr_r__0[25]),
        .R(1'b0));
  FDRE \input_addr_r_reg[26] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [15]),
        .Q(input_addr_r__0[26]),
        .R(1'b0));
  FDRE \input_addr_r_reg[27] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [16]),
        .Q(input_addr_r__0[27]),
        .R(1'b0));
  FDRE \input_addr_r_reg[28] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [17]),
        .Q(input_addr_r__0[28]),
        .R(1'b0));
  FDRE \input_addr_r_reg[29] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [18]),
        .Q(input_addr_r__0[29]),
        .R(1'b0));
  FDRE \input_addr_r_reg[30] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [19]),
        .Q(input_addr_r__0[30]),
        .R(1'b0));
  FDRE \input_addr_r_reg[31] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [20]),
        .Q(input_addr_r__0[31]),
        .R(1'b0));
  FDRE \input_addr_r_reg[32] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [21]),
        .Q(input_addr_r__0[32]),
        .R(1'b0));
  FDRE \input_addr_r_reg[33] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [22]),
        .Q(input_addr_r__0[33]),
        .R(1'b0));
  FDRE \input_addr_r_reg[34] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [23]),
        .Q(input_addr_r__0[34]),
        .R(1'b0));
  FDRE \input_addr_r_reg[35] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [24]),
        .Q(input_addr_r__0[35]),
        .R(1'b0));
  FDRE \input_addr_r_reg[36] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [25]),
        .Q(input_addr_r__0[36]),
        .R(1'b0));
  FDRE \input_addr_r_reg[37] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [26]),
        .Q(input_addr_r__0[37]),
        .R(1'b0));
  FDRE \input_addr_r_reg[38] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [27]),
        .Q(input_addr_r__0[38]),
        .R(1'b0));
  FDRE \input_addr_r_reg[39] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [28]),
        .Q(input_addr_r__0[39]),
        .R(1'b0));
  FDRE \input_addr_r_reg[40] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [29]),
        .Q(input_addr_r__0[40]),
        .R(1'b0));
  FDRE \input_addr_r_reg[41] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [30]),
        .Q(input_addr_r__0[41]),
        .R(1'b0));
  FDRE \input_addr_r_reg[42] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [31]),
        .Q(input_addr_r__0[42]),
        .R(1'b0));
  FDRE \input_addr_r_reg[43] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [32]),
        .Q(input_addr_r__0[43]),
        .R(1'b0));
  FDRE \input_addr_r_reg[44] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [33]),
        .Q(input_addr_r__0[44]),
        .R(1'b0));
  FDRE \input_addr_r_reg[45] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [34]),
        .Q(input_addr_r__0[45]),
        .R(1'b0));
  FDRE \input_addr_r_reg[46] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [35]),
        .Q(input_addr_r__0[46]),
        .R(1'b0));
  FDRE \input_addr_r_reg[47] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [36]),
        .Q(input_addr_r__0[47]),
        .R(1'b0));
  FDRE \input_addr_r_reg[48] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [37]),
        .Q(input_addr_r__0[48]),
        .R(1'b0));
  FDRE \input_addr_r_reg[49] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [38]),
        .Q(input_addr_r__0[49]),
        .R(1'b0));
  FDRE \input_addr_r_reg[50] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [39]),
        .Q(input_addr_r__0[50]),
        .R(1'b0));
  FDRE \input_addr_r_reg[51] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [40]),
        .Q(input_addr_r__0[51]),
        .R(1'b0));
  FDRE \input_addr_r_reg[52] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [41]),
        .Q(input_addr_r__0[52]),
        .R(1'b0));
  FDRE \input_addr_r_reg[53] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [42]),
        .Q(input_addr_r__0[53]),
        .R(1'b0));
  FDRE \input_addr_r_reg[54] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [43]),
        .Q(input_addr_r__0[54]),
        .R(1'b0));
  FDRE \input_addr_r_reg[55] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [44]),
        .Q(input_addr_r__0[55]),
        .R(1'b0));
  FDRE \input_addr_r_reg[56] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [45]),
        .Q(input_addr_r__0[56]),
        .R(1'b0));
  FDRE \input_addr_r_reg[57] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [46]),
        .Q(input_addr_r__0[57]),
        .R(1'b0));
  FDRE \input_addr_r_reg[58] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [47]),
        .Q(input_addr_r__0[58]),
        .R(1'b0));
  FDRE \input_addr_r_reg[59] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [48]),
        .Q(input_addr_r__0[59]),
        .R(1'b0));
  FDRE \input_addr_r_reg[60] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [49]),
        .Q(input_addr_r__0[60]),
        .R(1'b0));
  FDRE \input_addr_r_reg[61] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [50]),
        .Q(input_addr_r__0[61]),
        .R(1'b0));
  FDRE \input_addr_r_reg[62] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [51]),
        .Q(input_addr_r__0[62]),
        .R(1'b0));
  FDRE \input_addr_r_reg[63] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\input_addr_r_reg[63]_0 [52]),
        .Q(input_addr_r__0[63]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \input_size_r[63]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(out),
        .I3(state[2]),
        .I4(state[3]),
        .I5(ap_start),
        .O(\input_size_r[63]_i_1_n_0 ));
  FDRE \input_size_r_reg[0] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[0]),
        .Q(input_size_r[0]),
        .R(1'b0));
  FDRE \input_size_r_reg[10] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[10]),
        .Q(input_size_r[10]),
        .R(1'b0));
  FDRE \input_size_r_reg[11] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[11]),
        .Q(input_size_r[11]),
        .R(1'b0));
  FDRE \input_size_r_reg[12] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[12]),
        .Q(input_size_r[12]),
        .R(1'b0));
  FDRE \input_size_r_reg[13] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[13]),
        .Q(input_size_r[13]),
        .R(1'b0));
  FDRE \input_size_r_reg[14] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[14]),
        .Q(input_size_r[14]),
        .R(1'b0));
  FDRE \input_size_r_reg[15] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[15]),
        .Q(input_size_r[15]),
        .R(1'b0));
  FDRE \input_size_r_reg[16] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[16]),
        .Q(input_size_r[16]),
        .R(1'b0));
  FDRE \input_size_r_reg[17] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[17]),
        .Q(input_size_r[17]),
        .R(1'b0));
  FDRE \input_size_r_reg[18] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[18]),
        .Q(input_size_r[18]),
        .R(1'b0));
  FDRE \input_size_r_reg[19] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[19]),
        .Q(input_size_r[19]),
        .R(1'b0));
  FDRE \input_size_r_reg[1] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[1]),
        .Q(input_size_r[1]),
        .R(1'b0));
  FDRE \input_size_r_reg[20] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[20]),
        .Q(input_size_r[20]),
        .R(1'b0));
  FDRE \input_size_r_reg[21] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[21]),
        .Q(input_size_r[21]),
        .R(1'b0));
  FDRE \input_size_r_reg[22] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[22]),
        .Q(input_size_r[22]),
        .R(1'b0));
  FDRE \input_size_r_reg[23] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[23]),
        .Q(input_size_r[23]),
        .R(1'b0));
  FDRE \input_size_r_reg[24] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[24]),
        .Q(input_size_r[24]),
        .R(1'b0));
  FDRE \input_size_r_reg[25] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[25]),
        .Q(input_size_r[25]),
        .R(1'b0));
  FDRE \input_size_r_reg[26] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[26]),
        .Q(input_size_r[26]),
        .R(1'b0));
  FDRE \input_size_r_reg[27] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[27]),
        .Q(input_size_r[27]),
        .R(1'b0));
  FDRE \input_size_r_reg[28] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[28]),
        .Q(input_size_r[28]),
        .R(1'b0));
  FDRE \input_size_r_reg[29] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[29]),
        .Q(input_size_r[29]),
        .R(1'b0));
  FDRE \input_size_r_reg[2] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[2]),
        .Q(input_size_r[2]),
        .R(1'b0));
  FDRE \input_size_r_reg[30] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[30]),
        .Q(input_size_r[30]),
        .R(1'b0));
  FDRE \input_size_r_reg[31] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[31]),
        .Q(input_size_r[31]),
        .R(1'b0));
  FDRE \input_size_r_reg[32] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[32]),
        .Q(input_size_r[32]),
        .R(1'b0));
  FDRE \input_size_r_reg[33] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[33]),
        .Q(input_size_r[33]),
        .R(1'b0));
  FDRE \input_size_r_reg[34] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[34]),
        .Q(input_size_r[34]),
        .R(1'b0));
  FDRE \input_size_r_reg[35] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[35]),
        .Q(input_size_r[35]),
        .R(1'b0));
  FDRE \input_size_r_reg[36] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[36]),
        .Q(input_size_r[36]),
        .R(1'b0));
  FDRE \input_size_r_reg[37] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[37]),
        .Q(input_size_r[37]),
        .R(1'b0));
  FDRE \input_size_r_reg[38] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[38]),
        .Q(input_size_r[38]),
        .R(1'b0));
  FDRE \input_size_r_reg[39] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[39]),
        .Q(input_size_r[39]),
        .R(1'b0));
  FDRE \input_size_r_reg[3] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[3]),
        .Q(input_size_r[3]),
        .R(1'b0));
  FDRE \input_size_r_reg[40] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[40]),
        .Q(input_size_r[40]),
        .R(1'b0));
  FDRE \input_size_r_reg[41] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[41]),
        .Q(input_size_r[41]),
        .R(1'b0));
  FDRE \input_size_r_reg[42] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[42]),
        .Q(input_size_r[42]),
        .R(1'b0));
  FDRE \input_size_r_reg[43] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[43]),
        .Q(input_size_r[43]),
        .R(1'b0));
  FDRE \input_size_r_reg[44] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[44]),
        .Q(input_size_r[44]),
        .R(1'b0));
  FDRE \input_size_r_reg[45] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[45]),
        .Q(input_size_r[45]),
        .R(1'b0));
  FDRE \input_size_r_reg[46] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[46]),
        .Q(input_size_r[46]),
        .R(1'b0));
  FDRE \input_size_r_reg[47] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[47]),
        .Q(input_size_r[47]),
        .R(1'b0));
  FDRE \input_size_r_reg[48] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[48]),
        .Q(input_size_r[48]),
        .R(1'b0));
  FDRE \input_size_r_reg[49] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[49]),
        .Q(input_size_r[49]),
        .R(1'b0));
  FDRE \input_size_r_reg[4] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[4]),
        .Q(input_size_r[4]),
        .R(1'b0));
  FDRE \input_size_r_reg[50] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[50]),
        .Q(input_size_r[50]),
        .R(1'b0));
  FDRE \input_size_r_reg[51] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[51]),
        .Q(input_size_r[51]),
        .R(1'b0));
  FDRE \input_size_r_reg[52] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[52]),
        .Q(input_size_r[52]),
        .R(1'b0));
  FDRE \input_size_r_reg[53] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[53]),
        .Q(input_size_r[53]),
        .R(1'b0));
  FDRE \input_size_r_reg[54] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[54]),
        .Q(input_size_r[54]),
        .R(1'b0));
  FDRE \input_size_r_reg[55] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[55]),
        .Q(input_size_r[55]),
        .R(1'b0));
  FDRE \input_size_r_reg[56] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[56]),
        .Q(input_size_r[56]),
        .R(1'b0));
  FDRE \input_size_r_reg[57] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[57]),
        .Q(input_size_r[57]),
        .R(1'b0));
  FDRE \input_size_r_reg[58] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[58]),
        .Q(input_size_r[58]),
        .R(1'b0));
  FDRE \input_size_r_reg[59] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[59]),
        .Q(input_size_r[59]),
        .R(1'b0));
  FDRE \input_size_r_reg[5] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[5]),
        .Q(input_size_r[5]),
        .R(1'b0));
  FDRE \input_size_r_reg[60] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[60]),
        .Q(input_size_r[60]),
        .R(1'b0));
  FDRE \input_size_r_reg[61] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[61]),
        .Q(input_size_r[61]),
        .R(1'b0));
  FDRE \input_size_r_reg[62] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[62]),
        .Q(input_size_r[62]),
        .R(1'b0));
  FDRE \input_size_r_reg[63] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[63]),
        .Q(input_size_r[63]),
        .R(1'b0));
  FDRE \input_size_r_reg[6] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[6]),
        .Q(input_size_r[6]),
        .R(1'b0));
  FDRE \input_size_r_reg[7] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[7]),
        .Q(input_size_r[7]),
        .R(1'b0));
  FDRE \input_size_r_reg[8] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[8]),
        .Q(input_size_r[8]),
        .R(1'b0));
  FDRE \input_size_r_reg[9] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(D[9]),
        .Q(input_size_r[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_axi_read_master inst_axi_read_master
       (.E(m00_read_start_r_reg_n_0),
        .\FSM_sequential_state_reg[1] ({inst_axi_read_master_n_65,inst_axi_read_master_n_66,inst_axi_read_master_n_67,inst_axi_read_master_n_68,inst_axi_read_master_n_69,inst_axi_read_master_n_70,inst_axi_read_master_n_71,inst_axi_read_master_n_72,inst_axi_read_master_n_73,inst_axi_read_master_n_74,inst_axi_read_master_n_75,inst_axi_read_master_n_76,inst_axi_read_master_n_77,inst_axi_read_master_n_78,inst_axi_read_master_n_79,inst_axi_read_master_n_80,inst_axi_read_master_n_81,inst_axi_read_master_n_82,inst_axi_read_master_n_83,inst_axi_read_master_n_84,inst_axi_read_master_n_85,inst_axi_read_master_n_86,inst_axi_read_master_n_87,inst_axi_read_master_n_88,inst_axi_read_master_n_89,inst_axi_read_master_n_90,inst_axi_read_master_n_91,inst_axi_read_master_n_92,inst_axi_read_master_n_93,inst_axi_read_master_n_94,inst_axi_read_master_n_95,inst_axi_read_master_n_96,inst_axi_read_master_n_97,inst_axi_read_master_n_98,inst_axi_read_master_n_99,inst_axi_read_master_n_100,inst_axi_read_master_n_101,inst_axi_read_master_n_102,inst_axi_read_master_n_103,inst_axi_read_master_n_104,inst_axi_read_master_n_105,inst_axi_read_master_n_106,inst_axi_read_master_n_107,inst_axi_read_master_n_108,inst_axi_read_master_n_109,inst_axi_read_master_n_110,inst_axi_read_master_n_111,inst_axi_read_master_n_112,inst_axi_read_master_n_113,inst_axi_read_master_n_114,inst_axi_read_master_n_115,inst_axi_read_master_n_116,inst_axi_read_master_n_117,inst_axi_read_master_n_118,inst_axi_read_master_n_119,inst_axi_read_master_n_120,inst_axi_read_master_n_121,inst_axi_read_master_n_122,inst_axi_read_master_n_123,inst_axi_read_master_n_124,inst_axi_read_master_n_125,inst_axi_read_master_n_126,inst_axi_read_master_n_127,inst_axi_read_master_n_128}),
        .\FSM_sequential_state_reg[2] (inst_axi_read_master_n_55),
        .Q(state),
        .\addr_offset_r_reg[63]_0 ({\m00_read_addr_r_reg_n_0_[63] ,\m00_read_addr_r_reg_n_0_[62] ,\m00_read_addr_r_reg_n_0_[61] ,\m00_read_addr_r_reg_n_0_[60] ,\m00_read_addr_r_reg_n_0_[59] ,\m00_read_addr_r_reg_n_0_[58] ,\m00_read_addr_r_reg_n_0_[57] ,\m00_read_addr_r_reg_n_0_[56] ,\m00_read_addr_r_reg_n_0_[55] ,\m00_read_addr_r_reg_n_0_[54] ,\m00_read_addr_r_reg_n_0_[53] ,\m00_read_addr_r_reg_n_0_[52] ,\m00_read_addr_r_reg_n_0_[51] ,\m00_read_addr_r_reg_n_0_[50] ,\m00_read_addr_r_reg_n_0_[49] ,\m00_read_addr_r_reg_n_0_[48] ,\m00_read_addr_r_reg_n_0_[47] ,\m00_read_addr_r_reg_n_0_[46] ,\m00_read_addr_r_reg_n_0_[45] ,\m00_read_addr_r_reg_n_0_[44] ,\m00_read_addr_r_reg_n_0_[43] ,\m00_read_addr_r_reg_n_0_[42] ,\m00_read_addr_r_reg_n_0_[41] ,\m00_read_addr_r_reg_n_0_[40] ,\m00_read_addr_r_reg_n_0_[39] ,\m00_read_addr_r_reg_n_0_[38] ,\m00_read_addr_r_reg_n_0_[37] ,\m00_read_addr_r_reg_n_0_[36] ,\m00_read_addr_r_reg_n_0_[35] ,\m00_read_addr_r_reg_n_0_[34] ,\m00_read_addr_r_reg_n_0_[33] ,\m00_read_addr_r_reg_n_0_[32] ,\m00_read_addr_r_reg_n_0_[31] ,\m00_read_addr_r_reg_n_0_[30] ,\m00_read_addr_r_reg_n_0_[29] ,\m00_read_addr_r_reg_n_0_[28] ,\m00_read_addr_r_reg_n_0_[27] ,\m00_read_addr_r_reg_n_0_[26] ,\m00_read_addr_r_reg_n_0_[25] ,\m00_read_addr_r_reg_n_0_[24] ,\m00_read_addr_r_reg_n_0_[23] ,\m00_read_addr_r_reg_n_0_[22] ,\m00_read_addr_r_reg_n_0_[21] ,\m00_read_addr_r_reg_n_0_[20] ,\m00_read_addr_r_reg_n_0_[19] ,\m00_read_addr_r_reg_n_0_[18] ,\m00_read_addr_r_reg_n_0_[17] ,\m00_read_addr_r_reg_n_0_[16] ,\m00_read_addr_r_reg_n_0_[15] ,\m00_read_addr_r_reg_n_0_[14] ,\m00_read_addr_r_reg_n_0_[13] ,\m00_read_addr_r_reg_n_0_[12] ,\m00_read_addr_r_reg_n_0_[11] }),
        .ap_clk(ap_clk),
        .arvalid_r_reg_0(arvalid_r_reg),
        .din(din),
        .full(s_axis_tready_n),
        .\gen_rd_b.doutb_reg_reg[57] (input_size_r),
        .m00_axi_araddr(m00_axi_araddr),
        .m00_axi_arlen(m00_axi_arlen),
        .m00_axi_arready(m00_axi_arready),
        .m00_axi_rvalid(m00_axi_rvalid),
        .out(out),
        .rd_en(inst_axi_write_master_n_121),
        .\total_len_r_reg[60]_0 (m00_read_size_r),
        .wr_en(inst_axi_read_master_n_64));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_axi_write_master inst_axi_write_master
       (.E(m00_write_start_r_reg_n_0),
        .Q(state),
        .\addr_offset_r_reg[63]_0 ({\m00_write_addr_r_reg_n_0_[63] ,\m00_write_addr_r_reg_n_0_[62] ,\m00_write_addr_r_reg_n_0_[61] ,\m00_write_addr_r_reg_n_0_[60] ,\m00_write_addr_r_reg_n_0_[59] ,\m00_write_addr_r_reg_n_0_[58] ,\m00_write_addr_r_reg_n_0_[57] ,\m00_write_addr_r_reg_n_0_[56] ,\m00_write_addr_r_reg_n_0_[55] ,\m00_write_addr_r_reg_n_0_[54] ,\m00_write_addr_r_reg_n_0_[53] ,\m00_write_addr_r_reg_n_0_[52] ,\m00_write_addr_r_reg_n_0_[51] ,\m00_write_addr_r_reg_n_0_[50] ,\m00_write_addr_r_reg_n_0_[49] ,\m00_write_addr_r_reg_n_0_[48] ,\m00_write_addr_r_reg_n_0_[47] ,\m00_write_addr_r_reg_n_0_[46] ,\m00_write_addr_r_reg_n_0_[45] ,\m00_write_addr_r_reg_n_0_[44] ,\m00_write_addr_r_reg_n_0_[43] ,\m00_write_addr_r_reg_n_0_[42] ,\m00_write_addr_r_reg_n_0_[41] ,\m00_write_addr_r_reg_n_0_[40] ,\m00_write_addr_r_reg_n_0_[39] ,\m00_write_addr_r_reg_n_0_[38] ,\m00_write_addr_r_reg_n_0_[37] ,\m00_write_addr_r_reg_n_0_[36] ,\m00_write_addr_r_reg_n_0_[35] ,\m00_write_addr_r_reg_n_0_[34] ,\m00_write_addr_r_reg_n_0_[33] ,\m00_write_addr_r_reg_n_0_[32] ,\m00_write_addr_r_reg_n_0_[31] ,\m00_write_addr_r_reg_n_0_[30] ,\m00_write_addr_r_reg_n_0_[29] ,\m00_write_addr_r_reg_n_0_[28] ,\m00_write_addr_r_reg_n_0_[27] ,\m00_write_addr_r_reg_n_0_[26] ,\m00_write_addr_r_reg_n_0_[25] ,\m00_write_addr_r_reg_n_0_[24] ,\m00_write_addr_r_reg_n_0_[23] ,\m00_write_addr_r_reg_n_0_[22] ,\m00_write_addr_r_reg_n_0_[21] ,\m00_write_addr_r_reg_n_0_[20] ,\m00_write_addr_r_reg_n_0_[19] ,\m00_write_addr_r_reg_n_0_[18] ,\m00_write_addr_r_reg_n_0_[17] ,\m00_write_addr_r_reg_n_0_[16] ,\m00_write_addr_r_reg_n_0_[15] ,\m00_write_addr_r_reg_n_0_[14] ,\m00_write_addr_r_reg_n_0_[13] ,\m00_write_addr_r_reg_n_0_[12] ,\m00_write_addr_r_reg_n_0_[11] }),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .awvalid_r_reg_0(awvalid_r_reg),
        .\byte_remainder_r_reg[0]_0 (\m00_write_size_r_reg_n_0_[0] ),
        .\byte_remainder_r_reg[2]_0 (\m00_write_size_r_reg_n_0_[1] ),
        .\byte_remainder_r_reg[2]_1 (\m00_write_size_r_reg_n_0_[2] ),
        .full(s_axis_tready_n),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (inst_axi_write_master_n_122),
        .\gen_rd_b.doutb_reg_reg[57] ({inst_axi_read_master_n_65,inst_axi_read_master_n_66,inst_axi_read_master_n_67,inst_axi_read_master_n_68,inst_axi_read_master_n_69,inst_axi_read_master_n_70,inst_axi_read_master_n_71,inst_axi_read_master_n_72,inst_axi_read_master_n_73,inst_axi_read_master_n_74,inst_axi_read_master_n_75,inst_axi_read_master_n_76,inst_axi_read_master_n_77,inst_axi_read_master_n_78,inst_axi_read_master_n_79,inst_axi_read_master_n_80,inst_axi_read_master_n_81,inst_axi_read_master_n_82,inst_axi_read_master_n_83,inst_axi_read_master_n_84,inst_axi_read_master_n_85,inst_axi_read_master_n_86,inst_axi_read_master_n_87,inst_axi_read_master_n_88,inst_axi_read_master_n_89,inst_axi_read_master_n_90,inst_axi_read_master_n_91,inst_axi_read_master_n_92,inst_axi_read_master_n_93,inst_axi_read_master_n_94,inst_axi_read_master_n_95,inst_axi_read_master_n_96,inst_axi_read_master_n_97,inst_axi_read_master_n_98,inst_axi_read_master_n_99,inst_axi_read_master_n_100,inst_axi_read_master_n_101,inst_axi_read_master_n_102,inst_axi_read_master_n_103,inst_axi_read_master_n_104,inst_axi_read_master_n_105,inst_axi_read_master_n_106,inst_axi_read_master_n_107,inst_axi_read_master_n_108,inst_axi_read_master_n_109,inst_axi_read_master_n_110,inst_axi_read_master_n_111,inst_axi_read_master_n_112,inst_axi_read_master_n_113,inst_axi_read_master_n_114,inst_axi_read_master_n_115,inst_axi_read_master_n_116,inst_axi_read_master_n_117,inst_axi_read_master_n_118,inst_axi_read_master_n_119,inst_axi_read_master_n_120,inst_axi_read_master_n_121,inst_axi_read_master_n_122,inst_axi_read_master_n_123,inst_axi_read_master_n_124,inst_axi_read_master_n_125,inst_axi_read_master_n_126,inst_axi_read_master_n_127,inst_axi_read_master_n_128}),
        .is_zero_r_reg(is_zero_r_reg),
        .m00_axi_awaddr(m00_axi_awaddr),
        .m00_axi_awlen(m00_axi_awlen),
        .m00_axi_awready(m00_axi_awready),
        .m00_axi_bvalid(m00_axi_bvalid),
        .m00_axi_wdata(m00_axi_wdata),
        .m00_axi_wready(m00_axi_wready),
        .m00_axi_wstrb(m00_axi_wstrb),
        .m00_axi_wvalid(m00_axi_wvalid),
        .out(out),
        .rd_en(inst_axi_write_master_n_121),
        .\total_len_r_reg[60]_0 ({\m00_write_size_r_reg_n_0_[62] ,\m00_write_size_r_reg_n_0_[61] ,\m00_write_size_r_reg_n_0_[60] ,\m00_write_size_r_reg_n_0_[59] ,\m00_write_size_r_reg_n_0_[58] ,\m00_write_size_r_reg_n_0_[57] ,\m00_write_size_r_reg_n_0_[56] ,\m00_write_size_r_reg_n_0_[55] ,\m00_write_size_r_reg_n_0_[54] ,\m00_write_size_r_reg_n_0_[53] ,\m00_write_size_r_reg_n_0_[52] ,\m00_write_size_r_reg_n_0_[51] ,\m00_write_size_r_reg_n_0_[50] ,\m00_write_size_r_reg_n_0_[49] ,\m00_write_size_r_reg_n_0_[48] ,\m00_write_size_r_reg_n_0_[47] ,\m00_write_size_r_reg_n_0_[46] ,\m00_write_size_r_reg_n_0_[45] ,\m00_write_size_r_reg_n_0_[44] ,\m00_write_size_r_reg_n_0_[43] ,\m00_write_size_r_reg_n_0_[42] ,\m00_write_size_r_reg_n_0_[41] ,\m00_write_size_r_reg_n_0_[40] ,\m00_write_size_r_reg_n_0_[39] ,\m00_write_size_r_reg_n_0_[38] ,\m00_write_size_r_reg_n_0_[37] ,\m00_write_size_r_reg_n_0_[36] ,\m00_write_size_r_reg_n_0_[35] ,\m00_write_size_r_reg_n_0_[34] ,\m00_write_size_r_reg_n_0_[33] ,\m00_write_size_r_reg_n_0_[32] ,\m00_write_size_r_reg_n_0_[31] ,\m00_write_size_r_reg_n_0_[30] ,\m00_write_size_r_reg_n_0_[29] ,\m00_write_size_r_reg_n_0_[28] ,\m00_write_size_r_reg_n_0_[27] ,\m00_write_size_r_reg_n_0_[26] ,\m00_write_size_r_reg_n_0_[25] ,\m00_write_size_r_reg_n_0_[24] ,\m00_write_size_r_reg_n_0_[23] ,\m00_write_size_r_reg_n_0_[22] ,\m00_write_size_r_reg_n_0_[21] ,\m00_write_size_r_reg_n_0_[20] ,\m00_write_size_r_reg_n_0_[19] ,\m00_write_size_r_reg_n_0_[18] ,\m00_write_size_r_reg_n_0_[17] ,\m00_write_size_r_reg_n_0_[16] ,\m00_write_size_r_reg_n_0_[15] ,\m00_write_size_r_reg_n_0_[14] ,\m00_write_size_r_reg_n_0_[13] ,\m00_write_size_r_reg_n_0_[12] ,\m00_write_size_r_reg_n_0_[11] ,\m00_write_size_r_reg_n_0_[10] ,\m00_write_size_r_reg_n_0_[9] ,\m00_write_size_r_reg_n_0_[8] ,\m00_write_size_r_reg_n_0_[7] ,\m00_write_size_r_reg_n_0_[6] ,\m00_write_size_r_reg_n_0_[5] ,\m00_write_size_r_reg_n_0_[4] ,\m00_write_size_r_reg_n_0_[3] }),
        .\total_len_r_reg[60]_1 (\m00_write_size_r_reg_n_0_[63] ),
        .wr_en(inst_axi_read_master_n_64));
  LUT6 #(
    .INIT(64'hFF40FFFF40404040)) 
    int_ap_done_i_1
       (.I0(inst_axi_read_master_n_55),
        .I1(state[1]),
        .I2(state[0]),
        .I3(int_ap_done_reg),
        .I4(E),
        .I5(int_ap_done),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_ready_i_1
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \int_isr[0]_i_3 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(ap_done));
  LUT5 #(
    .INIT(32'h00000100)) 
    \m00_read_addr_r[63]_i_1 
       (.I0(out),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\m00_read_addr_r[63]_i_1_n_0 ));
  FDRE \m00_read_addr_r_reg[11] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[11]),
        .Q(\m00_read_addr_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[12] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[12]),
        .Q(\m00_read_addr_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[13] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[13]),
        .Q(\m00_read_addr_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[14] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[14]),
        .Q(\m00_read_addr_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[15] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[15]),
        .Q(\m00_read_addr_r_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[16] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[16]),
        .Q(\m00_read_addr_r_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[17] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[17]),
        .Q(\m00_read_addr_r_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[18] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[18]),
        .Q(\m00_read_addr_r_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[19] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[19]),
        .Q(\m00_read_addr_r_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[20] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[20]),
        .Q(\m00_read_addr_r_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[21] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[21]),
        .Q(\m00_read_addr_r_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[22] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[22]),
        .Q(\m00_read_addr_r_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[23] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[23]),
        .Q(\m00_read_addr_r_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[24] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[24]),
        .Q(\m00_read_addr_r_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[25] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[25]),
        .Q(\m00_read_addr_r_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[26] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[26]),
        .Q(\m00_read_addr_r_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[27] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[27]),
        .Q(\m00_read_addr_r_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[28] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[28]),
        .Q(\m00_read_addr_r_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[29] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[29]),
        .Q(\m00_read_addr_r_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[30] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[30]),
        .Q(\m00_read_addr_r_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[31] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[31]),
        .Q(\m00_read_addr_r_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[32] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[32]),
        .Q(\m00_read_addr_r_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[33] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[33]),
        .Q(\m00_read_addr_r_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[34] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[34]),
        .Q(\m00_read_addr_r_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[35] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[35]),
        .Q(\m00_read_addr_r_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[36] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[36]),
        .Q(\m00_read_addr_r_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[37] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[37]),
        .Q(\m00_read_addr_r_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[38] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[38]),
        .Q(\m00_read_addr_r_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[39] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[39]),
        .Q(\m00_read_addr_r_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[40] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[40]),
        .Q(\m00_read_addr_r_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[41] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[41]),
        .Q(\m00_read_addr_r_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[42] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[42]),
        .Q(\m00_read_addr_r_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[43] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[43]),
        .Q(\m00_read_addr_r_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[44] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[44]),
        .Q(\m00_read_addr_r_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[45] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[45]),
        .Q(\m00_read_addr_r_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[46] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[46]),
        .Q(\m00_read_addr_r_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[47] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[47]),
        .Q(\m00_read_addr_r_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[48] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[48]),
        .Q(\m00_read_addr_r_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[49] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[49]),
        .Q(\m00_read_addr_r_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[50] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[50]),
        .Q(\m00_read_addr_r_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[51] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[51]),
        .Q(\m00_read_addr_r_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[52] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[52]),
        .Q(\m00_read_addr_r_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[53] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[53]),
        .Q(\m00_read_addr_r_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[54] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[54]),
        .Q(\m00_read_addr_r_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[55] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[55]),
        .Q(\m00_read_addr_r_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[56] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[56]),
        .Q(\m00_read_addr_r_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[57] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[57]),
        .Q(\m00_read_addr_r_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[58] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[58]),
        .Q(\m00_read_addr_r_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[59] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[59]),
        .Q(\m00_read_addr_r_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[60] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[60]),
        .Q(\m00_read_addr_r_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[61] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[61]),
        .Q(\m00_read_addr_r_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[62] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[62]),
        .Q(\m00_read_addr_r_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \m00_read_addr_r_reg[63] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_addr_r__0[63]),
        .Q(\m00_read_addr_r_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[0] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[0]),
        .Q(m00_read_size_r[0]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[10] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[10]),
        .Q(m00_read_size_r[10]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[11] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[11]),
        .Q(m00_read_size_r[11]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[12] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[12]),
        .Q(m00_read_size_r[12]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[13] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[13]),
        .Q(m00_read_size_r[13]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[14] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[14]),
        .Q(m00_read_size_r[14]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[15] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[15]),
        .Q(m00_read_size_r[15]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[16] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[16]),
        .Q(m00_read_size_r[16]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[17] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[17]),
        .Q(m00_read_size_r[17]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[18] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[18]),
        .Q(m00_read_size_r[18]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[19] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[19]),
        .Q(m00_read_size_r[19]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[1] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[1]),
        .Q(m00_read_size_r[1]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[20] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[20]),
        .Q(m00_read_size_r[20]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[21] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[21]),
        .Q(m00_read_size_r[21]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[22] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[22]),
        .Q(m00_read_size_r[22]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[23] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[23]),
        .Q(m00_read_size_r[23]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[24] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[24]),
        .Q(m00_read_size_r[24]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[25] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[25]),
        .Q(m00_read_size_r[25]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[26] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[26]),
        .Q(m00_read_size_r[26]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[27] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[27]),
        .Q(m00_read_size_r[27]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[28] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[28]),
        .Q(m00_read_size_r[28]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[29] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[29]),
        .Q(m00_read_size_r[29]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[2] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[2]),
        .Q(m00_read_size_r[2]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[30] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[30]),
        .Q(m00_read_size_r[30]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[31] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[31]),
        .Q(m00_read_size_r[31]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[32] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[32]),
        .Q(m00_read_size_r[32]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[33] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[33]),
        .Q(m00_read_size_r[33]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[34] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[34]),
        .Q(m00_read_size_r[34]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[35] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[35]),
        .Q(m00_read_size_r[35]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[36] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[36]),
        .Q(m00_read_size_r[36]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[37] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[37]),
        .Q(m00_read_size_r[37]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[38] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[38]),
        .Q(m00_read_size_r[38]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[39] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[39]),
        .Q(m00_read_size_r[39]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[3] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[3]),
        .Q(m00_read_size_r[3]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[40] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[40]),
        .Q(m00_read_size_r[40]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[41] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[41]),
        .Q(m00_read_size_r[41]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[42] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[42]),
        .Q(m00_read_size_r[42]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[43] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[43]),
        .Q(m00_read_size_r[43]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[44] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[44]),
        .Q(m00_read_size_r[44]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[45] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[45]),
        .Q(m00_read_size_r[45]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[46] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[46]),
        .Q(m00_read_size_r[46]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[47] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[47]),
        .Q(m00_read_size_r[47]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[48] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[48]),
        .Q(m00_read_size_r[48]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[49] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[49]),
        .Q(m00_read_size_r[49]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[4] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[4]),
        .Q(m00_read_size_r[4]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[50] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[50]),
        .Q(m00_read_size_r[50]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[51] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[51]),
        .Q(m00_read_size_r[51]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[52] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[52]),
        .Q(m00_read_size_r[52]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[53] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[53]),
        .Q(m00_read_size_r[53]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[54] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[54]),
        .Q(m00_read_size_r[54]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[55] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[55]),
        .Q(m00_read_size_r[55]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[56] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[56]),
        .Q(m00_read_size_r[56]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[57] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[57]),
        .Q(m00_read_size_r[57]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[58] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[58]),
        .Q(m00_read_size_r[58]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[59] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[59]),
        .Q(m00_read_size_r[59]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[5] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[5]),
        .Q(m00_read_size_r[5]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[60] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[60]),
        .Q(m00_read_size_r[60]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[61] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[61]),
        .Q(m00_read_size_r[61]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[62] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[62]),
        .Q(m00_read_size_r[62]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[63] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[63]),
        .Q(m00_read_size_r[63]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[6] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[6]),
        .Q(m00_read_size_r[6]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[7] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[7]),
        .Q(m00_read_size_r[7]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[8] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[8]),
        .Q(m00_read_size_r[8]),
        .R(1'b0));
  FDRE \m00_read_size_r_reg[9] 
       (.C(ap_clk),
        .CE(\m00_read_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[9]),
        .Q(m00_read_size_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFDFF0100)) 
    m00_read_start_r_i_1
       (.I0(state[0]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(m00_read_start_r_reg_n_0),
        .O(m00_read_start_r_i_1_n_0));
  FDRE m00_read_start_r_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(m00_read_start_r_i_1_n_0),
        .Q(m00_read_start_r_reg_n_0),
        .R(out));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[11]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[11]),
        .I2(state[2]),
        .I3(output_addr_r[11]),
        .O(m00_write_addr_r0_in[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[12]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[12]),
        .I2(state[2]),
        .I3(output_addr_r[12]),
        .O(m00_write_addr_r0_in[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[13]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[13]),
        .I2(state[2]),
        .I3(output_addr_r[13]),
        .O(m00_write_addr_r0_in[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[14]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[14]),
        .I2(state[2]),
        .I3(output_addr_r[14]),
        .O(m00_write_addr_r0_in[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[15]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[15]),
        .I2(state[2]),
        .I3(output_addr_r[15]),
        .O(m00_write_addr_r0_in[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[16]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[16]),
        .I2(state[2]),
        .I3(output_addr_r[16]),
        .O(m00_write_addr_r0_in[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[17]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[17]),
        .I2(state[2]),
        .I3(output_addr_r[17]),
        .O(m00_write_addr_r0_in[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[18]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[18]),
        .I2(state[2]),
        .I3(output_addr_r[18]),
        .O(m00_write_addr_r0_in[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[19]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[19]),
        .I2(state[2]),
        .I3(output_addr_r[19]),
        .O(m00_write_addr_r0_in[19]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[20]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[20]),
        .I2(state[2]),
        .I3(output_addr_r[20]),
        .O(m00_write_addr_r0_in[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[21]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[21]),
        .I2(state[2]),
        .I3(output_addr_r[21]),
        .O(m00_write_addr_r0_in[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[22]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[22]),
        .I2(state[2]),
        .I3(output_addr_r[22]),
        .O(m00_write_addr_r0_in[22]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[23]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[23]),
        .I2(state[2]),
        .I3(output_addr_r[23]),
        .O(m00_write_addr_r0_in[23]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[24]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[24]),
        .I2(state[2]),
        .I3(output_addr_r[24]),
        .O(m00_write_addr_r0_in[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[25]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[25]),
        .I2(state[2]),
        .I3(output_addr_r[25]),
        .O(m00_write_addr_r0_in[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[26]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[26]),
        .I2(state[2]),
        .I3(output_addr_r[26]),
        .O(m00_write_addr_r0_in[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[27]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[27]),
        .I2(state[2]),
        .I3(output_addr_r[27]),
        .O(m00_write_addr_r0_in[27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[28]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[28]),
        .I2(state[2]),
        .I3(output_addr_r[28]),
        .O(m00_write_addr_r0_in[28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[29]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[29]),
        .I2(state[2]),
        .I3(output_addr_r[29]),
        .O(m00_write_addr_r0_in[29]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[30]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[30]),
        .I2(state[2]),
        .I3(output_addr_r[30]),
        .O(m00_write_addr_r0_in[30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[31]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[31]),
        .I2(state[2]),
        .I3(output_addr_r[31]),
        .O(m00_write_addr_r0_in[31]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[32]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[32]),
        .I2(state[2]),
        .I3(output_addr_r[32]),
        .O(m00_write_addr_r0_in[32]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[33]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[33]),
        .I2(state[2]),
        .I3(output_addr_r[33]),
        .O(m00_write_addr_r0_in[33]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[34]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[34]),
        .I2(state[2]),
        .I3(output_addr_r[34]),
        .O(m00_write_addr_r0_in[34]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[35]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[35]),
        .I2(state[2]),
        .I3(output_addr_r[35]),
        .O(m00_write_addr_r0_in[35]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[36]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[36]),
        .I2(state[2]),
        .I3(output_addr_r[36]),
        .O(m00_write_addr_r0_in[36]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[37]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[37]),
        .I2(state[2]),
        .I3(output_addr_r[37]),
        .O(m00_write_addr_r0_in[37]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[38]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[38]),
        .I2(state[2]),
        .I3(output_addr_r[38]),
        .O(m00_write_addr_r0_in[38]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[39]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[39]),
        .I2(state[2]),
        .I3(output_addr_r[39]),
        .O(m00_write_addr_r0_in[39]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[40]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[40]),
        .I2(state[2]),
        .I3(output_addr_r[40]),
        .O(m00_write_addr_r0_in[40]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[41]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[41]),
        .I2(state[2]),
        .I3(output_addr_r[41]),
        .O(m00_write_addr_r0_in[41]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[42]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[42]),
        .I2(state[2]),
        .I3(output_addr_r[42]),
        .O(m00_write_addr_r0_in[42]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[43]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[43]),
        .I2(state[2]),
        .I3(output_addr_r[43]),
        .O(m00_write_addr_r0_in[43]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[44]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[44]),
        .I2(state[2]),
        .I3(output_addr_r[44]),
        .O(m00_write_addr_r0_in[44]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[45]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[45]),
        .I2(state[2]),
        .I3(output_addr_r[45]),
        .O(m00_write_addr_r0_in[45]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[46]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[46]),
        .I2(state[2]),
        .I3(output_addr_r[46]),
        .O(m00_write_addr_r0_in[46]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[47]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[47]),
        .I2(state[2]),
        .I3(output_addr_r[47]),
        .O(m00_write_addr_r0_in[47]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[48]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[48]),
        .I2(state[2]),
        .I3(output_addr_r[48]),
        .O(m00_write_addr_r0_in[48]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[49]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[49]),
        .I2(state[2]),
        .I3(output_addr_r[49]),
        .O(m00_write_addr_r0_in[49]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[50]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[50]),
        .I2(state[2]),
        .I3(output_addr_r[50]),
        .O(m00_write_addr_r0_in[50]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[51]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[51]),
        .I2(state[2]),
        .I3(output_addr_r[51]),
        .O(m00_write_addr_r0_in[51]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[52]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[52]),
        .I2(state[2]),
        .I3(output_addr_r[52]),
        .O(m00_write_addr_r0_in[52]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[53]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[53]),
        .I2(state[2]),
        .I3(output_addr_r[53]),
        .O(m00_write_addr_r0_in[53]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[54]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[54]),
        .I2(state[2]),
        .I3(output_addr_r[54]),
        .O(m00_write_addr_r0_in[54]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[55]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[55]),
        .I2(state[2]),
        .I3(output_addr_r[55]),
        .O(m00_write_addr_r0_in[55]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[56]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[56]),
        .I2(state[2]),
        .I3(output_addr_r[56]),
        .O(m00_write_addr_r0_in[56]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[57]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[57]),
        .I2(state[2]),
        .I3(output_addr_r[57]),
        .O(m00_write_addr_r0_in[57]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[58]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[58]),
        .I2(state[2]),
        .I3(output_addr_r[58]),
        .O(m00_write_addr_r0_in[58]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[59]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[59]),
        .I2(state[2]),
        .I3(output_addr_r[59]),
        .O(m00_write_addr_r0_in[59]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[60]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[60]),
        .I2(state[2]),
        .I3(output_addr_r[60]),
        .O(m00_write_addr_r0_in[60]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[61]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[61]),
        .I2(state[2]),
        .I3(output_addr_r[61]),
        .O(m00_write_addr_r0_in[61]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[62]_i_1 
       (.I0(state[3]),
        .I1(output_size_addr_r[62]),
        .I2(state[2]),
        .I3(output_addr_r[62]),
        .O(m00_write_addr_r0_in[62]));
  LUT5 #(
    .INIT(32'h00010100)) 
    \m00_write_addr_r[63]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(out),
        .I3(state[3]),
        .I4(state[2]),
        .O(\m00_write_addr_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \m00_write_addr_r[63]_i_2 
       (.I0(state[3]),
        .I1(output_size_addr_r[63]),
        .I2(state[2]),
        .I3(output_addr_r[63]),
        .O(m00_write_addr_r0_in[63]));
  FDRE \m00_write_addr_r_reg[11] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[11]),
        .Q(\m00_write_addr_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[12] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[12]),
        .Q(\m00_write_addr_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[13] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[13]),
        .Q(\m00_write_addr_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[14] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[14]),
        .Q(\m00_write_addr_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[15] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[15]),
        .Q(\m00_write_addr_r_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[16] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[16]),
        .Q(\m00_write_addr_r_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[17] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[17]),
        .Q(\m00_write_addr_r_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[18] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[18]),
        .Q(\m00_write_addr_r_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[19] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[19]),
        .Q(\m00_write_addr_r_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[20] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[20]),
        .Q(\m00_write_addr_r_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[21] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[21]),
        .Q(\m00_write_addr_r_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[22] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[22]),
        .Q(\m00_write_addr_r_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[23] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[23]),
        .Q(\m00_write_addr_r_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[24] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[24]),
        .Q(\m00_write_addr_r_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[25] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[25]),
        .Q(\m00_write_addr_r_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[26] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[26]),
        .Q(\m00_write_addr_r_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[27] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[27]),
        .Q(\m00_write_addr_r_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[28] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[28]),
        .Q(\m00_write_addr_r_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[29] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[29]),
        .Q(\m00_write_addr_r_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[30] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[30]),
        .Q(\m00_write_addr_r_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[31] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[31]),
        .Q(\m00_write_addr_r_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[32] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[32]),
        .Q(\m00_write_addr_r_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[33] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[33]),
        .Q(\m00_write_addr_r_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[34] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[34]),
        .Q(\m00_write_addr_r_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[35] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[35]),
        .Q(\m00_write_addr_r_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[36] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[36]),
        .Q(\m00_write_addr_r_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[37] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[37]),
        .Q(\m00_write_addr_r_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[38] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[38]),
        .Q(\m00_write_addr_r_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[39] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[39]),
        .Q(\m00_write_addr_r_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[40] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[40]),
        .Q(\m00_write_addr_r_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[41] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[41]),
        .Q(\m00_write_addr_r_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[42] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[42]),
        .Q(\m00_write_addr_r_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[43] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[43]),
        .Q(\m00_write_addr_r_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[44] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[44]),
        .Q(\m00_write_addr_r_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[45] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[45]),
        .Q(\m00_write_addr_r_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[46] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[46]),
        .Q(\m00_write_addr_r_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[47] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[47]),
        .Q(\m00_write_addr_r_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[48] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[48]),
        .Q(\m00_write_addr_r_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[49] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[49]),
        .Q(\m00_write_addr_r_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[50] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[50]),
        .Q(\m00_write_addr_r_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[51] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[51]),
        .Q(\m00_write_addr_r_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[52] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[52]),
        .Q(\m00_write_addr_r_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[53] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[53]),
        .Q(\m00_write_addr_r_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[54] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[54]),
        .Q(\m00_write_addr_r_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[55] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[55]),
        .Q(\m00_write_addr_r_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[56] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[56]),
        .Q(\m00_write_addr_r_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[57] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[57]),
        .Q(\m00_write_addr_r_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[58] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[58]),
        .Q(\m00_write_addr_r_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[59] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[59]),
        .Q(\m00_write_addr_r_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[60] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[60]),
        .Q(\m00_write_addr_r_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[61] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[61]),
        .Q(\m00_write_addr_r_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[62] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[62]),
        .Q(\m00_write_addr_r_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \m00_write_addr_r_reg[63] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(m00_write_addr_r0_in[63]),
        .Q(\m00_write_addr_r_reg_n_0_[63] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \m00_write_size_r[3]_i_1 
       (.I0(state[2]),
        .I1(input_size_r[3]),
        .I2(state[3]),
        .O(\m00_write_size_r[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \m00_write_size_r[63]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(out),
        .I3(state[0]),
        .I4(state[1]),
        .O(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[0] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[0]),
        .Q(\m00_write_size_r_reg_n_0_[0] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[10] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[10]),
        .Q(\m00_write_size_r_reg_n_0_[10] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[11] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[11]),
        .Q(\m00_write_size_r_reg_n_0_[11] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[12] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[12]),
        .Q(\m00_write_size_r_reg_n_0_[12] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[13] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[13]),
        .Q(\m00_write_size_r_reg_n_0_[13] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[14] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[14]),
        .Q(\m00_write_size_r_reg_n_0_[14] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[15] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[15]),
        .Q(\m00_write_size_r_reg_n_0_[15] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[16] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[16]),
        .Q(\m00_write_size_r_reg_n_0_[16] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[17] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[17]),
        .Q(\m00_write_size_r_reg_n_0_[17] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[18] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[18]),
        .Q(\m00_write_size_r_reg_n_0_[18] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[19] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[19]),
        .Q(\m00_write_size_r_reg_n_0_[19] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[1] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[1]),
        .Q(\m00_write_size_r_reg_n_0_[1] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[20] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[20]),
        .Q(\m00_write_size_r_reg_n_0_[20] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[21] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[21]),
        .Q(\m00_write_size_r_reg_n_0_[21] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[22] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[22]),
        .Q(\m00_write_size_r_reg_n_0_[22] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[23] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[23]),
        .Q(\m00_write_size_r_reg_n_0_[23] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[24] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[24]),
        .Q(\m00_write_size_r_reg_n_0_[24] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[25] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[25]),
        .Q(\m00_write_size_r_reg_n_0_[25] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[26] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[26]),
        .Q(\m00_write_size_r_reg_n_0_[26] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[27] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[27]),
        .Q(\m00_write_size_r_reg_n_0_[27] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[28] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[28]),
        .Q(\m00_write_size_r_reg_n_0_[28] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[29] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[29]),
        .Q(\m00_write_size_r_reg_n_0_[29] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[2] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[2]),
        .Q(\m00_write_size_r_reg_n_0_[2] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[30] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[30]),
        .Q(\m00_write_size_r_reg_n_0_[30] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[31] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[31]),
        .Q(\m00_write_size_r_reg_n_0_[31] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[32] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[32]),
        .Q(\m00_write_size_r_reg_n_0_[32] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[33] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[33]),
        .Q(\m00_write_size_r_reg_n_0_[33] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[34] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[34]),
        .Q(\m00_write_size_r_reg_n_0_[34] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[35] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[35]),
        .Q(\m00_write_size_r_reg_n_0_[35] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[36] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[36]),
        .Q(\m00_write_size_r_reg_n_0_[36] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[37] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[37]),
        .Q(\m00_write_size_r_reg_n_0_[37] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[38] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[38]),
        .Q(\m00_write_size_r_reg_n_0_[38] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[39] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[39]),
        .Q(\m00_write_size_r_reg_n_0_[39] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[3] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(\m00_write_size_r[3]_i_1_n_0 ),
        .Q(\m00_write_size_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m00_write_size_r_reg[40] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[40]),
        .Q(\m00_write_size_r_reg_n_0_[40] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[41] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[41]),
        .Q(\m00_write_size_r_reg_n_0_[41] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[42] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[42]),
        .Q(\m00_write_size_r_reg_n_0_[42] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[43] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[43]),
        .Q(\m00_write_size_r_reg_n_0_[43] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[44] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[44]),
        .Q(\m00_write_size_r_reg_n_0_[44] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[45] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[45]),
        .Q(\m00_write_size_r_reg_n_0_[45] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[46] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[46]),
        .Q(\m00_write_size_r_reg_n_0_[46] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[47] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[47]),
        .Q(\m00_write_size_r_reg_n_0_[47] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[48] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[48]),
        .Q(\m00_write_size_r_reg_n_0_[48] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[49] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[49]),
        .Q(\m00_write_size_r_reg_n_0_[49] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[4] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[4]),
        .Q(\m00_write_size_r_reg_n_0_[4] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[50] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[50]),
        .Q(\m00_write_size_r_reg_n_0_[50] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[51] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[51]),
        .Q(\m00_write_size_r_reg_n_0_[51] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[52] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[52]),
        .Q(\m00_write_size_r_reg_n_0_[52] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[53] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[53]),
        .Q(\m00_write_size_r_reg_n_0_[53] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[54] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[54]),
        .Q(\m00_write_size_r_reg_n_0_[54] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[55] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[55]),
        .Q(\m00_write_size_r_reg_n_0_[55] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[56] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[56]),
        .Q(\m00_write_size_r_reg_n_0_[56] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[57] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[57]),
        .Q(\m00_write_size_r_reg_n_0_[57] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[58] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[58]),
        .Q(\m00_write_size_r_reg_n_0_[58] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[59] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[59]),
        .Q(\m00_write_size_r_reg_n_0_[59] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[5] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[5]),
        .Q(\m00_write_size_r_reg_n_0_[5] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[60] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[60]),
        .Q(\m00_write_size_r_reg_n_0_[60] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[61] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[61]),
        .Q(\m00_write_size_r_reg_n_0_[61] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[62] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[62]),
        .Q(\m00_write_size_r_reg_n_0_[62] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[63] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[63]),
        .Q(\m00_write_size_r_reg_n_0_[63] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[6] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[6]),
        .Q(\m00_write_size_r_reg_n_0_[6] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[7] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[7]),
        .Q(\m00_write_size_r_reg_n_0_[7] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[8] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[8]),
        .Q(\m00_write_size_r_reg_n_0_[8] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  FDRE \m00_write_size_r_reg[9] 
       (.C(ap_clk),
        .CE(\m00_write_addr_r[63]_i_1_n_0 ),
        .D(input_size_r[9]),
        .Q(\m00_write_size_r_reg_n_0_[9] ),
        .R(\m00_write_size_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hF9FF0060)) 
    m00_write_start_r_i_1
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(m00_write_start_r_reg_n_0),
        .O(m00_write_start_r_i_1_n_0));
  FDRE m00_write_start_r_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(m00_write_start_r_i_1_n_0),
        .Q(m00_write_start_r_reg_n_0),
        .R(out));
  FDRE \output_addr_r_reg[11] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [0]),
        .Q(output_addr_r[11]),
        .R(1'b0));
  FDRE \output_addr_r_reg[12] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [1]),
        .Q(output_addr_r[12]),
        .R(1'b0));
  FDRE \output_addr_r_reg[13] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [2]),
        .Q(output_addr_r[13]),
        .R(1'b0));
  FDRE \output_addr_r_reg[14] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [3]),
        .Q(output_addr_r[14]),
        .R(1'b0));
  FDRE \output_addr_r_reg[15] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [4]),
        .Q(output_addr_r[15]),
        .R(1'b0));
  FDRE \output_addr_r_reg[16] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [5]),
        .Q(output_addr_r[16]),
        .R(1'b0));
  FDRE \output_addr_r_reg[17] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [6]),
        .Q(output_addr_r[17]),
        .R(1'b0));
  FDRE \output_addr_r_reg[18] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [7]),
        .Q(output_addr_r[18]),
        .R(1'b0));
  FDRE \output_addr_r_reg[19] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [8]),
        .Q(output_addr_r[19]),
        .R(1'b0));
  FDRE \output_addr_r_reg[20] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [9]),
        .Q(output_addr_r[20]),
        .R(1'b0));
  FDRE \output_addr_r_reg[21] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [10]),
        .Q(output_addr_r[21]),
        .R(1'b0));
  FDRE \output_addr_r_reg[22] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [11]),
        .Q(output_addr_r[22]),
        .R(1'b0));
  FDRE \output_addr_r_reg[23] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [12]),
        .Q(output_addr_r[23]),
        .R(1'b0));
  FDRE \output_addr_r_reg[24] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [13]),
        .Q(output_addr_r[24]),
        .R(1'b0));
  FDRE \output_addr_r_reg[25] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [14]),
        .Q(output_addr_r[25]),
        .R(1'b0));
  FDRE \output_addr_r_reg[26] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [15]),
        .Q(output_addr_r[26]),
        .R(1'b0));
  FDRE \output_addr_r_reg[27] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [16]),
        .Q(output_addr_r[27]),
        .R(1'b0));
  FDRE \output_addr_r_reg[28] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [17]),
        .Q(output_addr_r[28]),
        .R(1'b0));
  FDRE \output_addr_r_reg[29] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [18]),
        .Q(output_addr_r[29]),
        .R(1'b0));
  FDRE \output_addr_r_reg[30] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [19]),
        .Q(output_addr_r[30]),
        .R(1'b0));
  FDRE \output_addr_r_reg[31] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [20]),
        .Q(output_addr_r[31]),
        .R(1'b0));
  FDRE \output_addr_r_reg[32] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [21]),
        .Q(output_addr_r[32]),
        .R(1'b0));
  FDRE \output_addr_r_reg[33] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [22]),
        .Q(output_addr_r[33]),
        .R(1'b0));
  FDRE \output_addr_r_reg[34] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [23]),
        .Q(output_addr_r[34]),
        .R(1'b0));
  FDRE \output_addr_r_reg[35] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [24]),
        .Q(output_addr_r[35]),
        .R(1'b0));
  FDRE \output_addr_r_reg[36] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [25]),
        .Q(output_addr_r[36]),
        .R(1'b0));
  FDRE \output_addr_r_reg[37] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [26]),
        .Q(output_addr_r[37]),
        .R(1'b0));
  FDRE \output_addr_r_reg[38] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [27]),
        .Q(output_addr_r[38]),
        .R(1'b0));
  FDRE \output_addr_r_reg[39] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [28]),
        .Q(output_addr_r[39]),
        .R(1'b0));
  FDRE \output_addr_r_reg[40] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [29]),
        .Q(output_addr_r[40]),
        .R(1'b0));
  FDRE \output_addr_r_reg[41] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [30]),
        .Q(output_addr_r[41]),
        .R(1'b0));
  FDRE \output_addr_r_reg[42] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [31]),
        .Q(output_addr_r[42]),
        .R(1'b0));
  FDRE \output_addr_r_reg[43] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [32]),
        .Q(output_addr_r[43]),
        .R(1'b0));
  FDRE \output_addr_r_reg[44] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [33]),
        .Q(output_addr_r[44]),
        .R(1'b0));
  FDRE \output_addr_r_reg[45] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [34]),
        .Q(output_addr_r[45]),
        .R(1'b0));
  FDRE \output_addr_r_reg[46] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [35]),
        .Q(output_addr_r[46]),
        .R(1'b0));
  FDRE \output_addr_r_reg[47] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [36]),
        .Q(output_addr_r[47]),
        .R(1'b0));
  FDRE \output_addr_r_reg[48] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [37]),
        .Q(output_addr_r[48]),
        .R(1'b0));
  FDRE \output_addr_r_reg[49] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [38]),
        .Q(output_addr_r[49]),
        .R(1'b0));
  FDRE \output_addr_r_reg[50] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [39]),
        .Q(output_addr_r[50]),
        .R(1'b0));
  FDRE \output_addr_r_reg[51] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [40]),
        .Q(output_addr_r[51]),
        .R(1'b0));
  FDRE \output_addr_r_reg[52] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [41]),
        .Q(output_addr_r[52]),
        .R(1'b0));
  FDRE \output_addr_r_reg[53] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [42]),
        .Q(output_addr_r[53]),
        .R(1'b0));
  FDRE \output_addr_r_reg[54] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [43]),
        .Q(output_addr_r[54]),
        .R(1'b0));
  FDRE \output_addr_r_reg[55] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [44]),
        .Q(output_addr_r[55]),
        .R(1'b0));
  FDRE \output_addr_r_reg[56] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [45]),
        .Q(output_addr_r[56]),
        .R(1'b0));
  FDRE \output_addr_r_reg[57] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [46]),
        .Q(output_addr_r[57]),
        .R(1'b0));
  FDRE \output_addr_r_reg[58] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [47]),
        .Q(output_addr_r[58]),
        .R(1'b0));
  FDRE \output_addr_r_reg[59] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [48]),
        .Q(output_addr_r[59]),
        .R(1'b0));
  FDRE \output_addr_r_reg[60] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [49]),
        .Q(output_addr_r[60]),
        .R(1'b0));
  FDRE \output_addr_r_reg[61] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [50]),
        .Q(output_addr_r[61]),
        .R(1'b0));
  FDRE \output_addr_r_reg[62] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [51]),
        .Q(output_addr_r[62]),
        .R(1'b0));
  FDRE \output_addr_r_reg[63] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_addr_r_reg[63]_0 [52]),
        .Q(output_addr_r[63]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[11] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [0]),
        .Q(output_size_addr_r[11]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[12] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [1]),
        .Q(output_size_addr_r[12]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[13] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [2]),
        .Q(output_size_addr_r[13]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[14] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [3]),
        .Q(output_size_addr_r[14]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[15] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [4]),
        .Q(output_size_addr_r[15]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[16] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [5]),
        .Q(output_size_addr_r[16]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[17] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [6]),
        .Q(output_size_addr_r[17]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[18] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [7]),
        .Q(output_size_addr_r[18]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[19] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [8]),
        .Q(output_size_addr_r[19]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[20] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [9]),
        .Q(output_size_addr_r[20]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[21] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [10]),
        .Q(output_size_addr_r[21]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[22] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [11]),
        .Q(output_size_addr_r[22]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[23] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [12]),
        .Q(output_size_addr_r[23]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[24] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [13]),
        .Q(output_size_addr_r[24]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[25] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [14]),
        .Q(output_size_addr_r[25]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[26] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [15]),
        .Q(output_size_addr_r[26]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[27] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [16]),
        .Q(output_size_addr_r[27]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[28] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [17]),
        .Q(output_size_addr_r[28]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[29] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [18]),
        .Q(output_size_addr_r[29]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[30] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [19]),
        .Q(output_size_addr_r[30]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[31] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [20]),
        .Q(output_size_addr_r[31]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[32] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [21]),
        .Q(output_size_addr_r[32]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[33] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [22]),
        .Q(output_size_addr_r[33]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[34] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [23]),
        .Q(output_size_addr_r[34]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[35] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [24]),
        .Q(output_size_addr_r[35]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[36] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [25]),
        .Q(output_size_addr_r[36]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[37] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [26]),
        .Q(output_size_addr_r[37]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[38] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [27]),
        .Q(output_size_addr_r[38]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[39] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [28]),
        .Q(output_size_addr_r[39]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[40] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [29]),
        .Q(output_size_addr_r[40]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[41] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [30]),
        .Q(output_size_addr_r[41]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[42] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [31]),
        .Q(output_size_addr_r[42]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[43] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [32]),
        .Q(output_size_addr_r[43]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[44] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [33]),
        .Q(output_size_addr_r[44]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[45] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [34]),
        .Q(output_size_addr_r[45]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[46] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [35]),
        .Q(output_size_addr_r[46]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[47] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [36]),
        .Q(output_size_addr_r[47]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[48] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [37]),
        .Q(output_size_addr_r[48]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[49] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [38]),
        .Q(output_size_addr_r[49]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[50] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [39]),
        .Q(output_size_addr_r[50]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[51] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [40]),
        .Q(output_size_addr_r[51]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[52] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [41]),
        .Q(output_size_addr_r[52]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[53] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [42]),
        .Q(output_size_addr_r[53]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[54] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [43]),
        .Q(output_size_addr_r[54]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[55] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [44]),
        .Q(output_size_addr_r[55]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[56] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [45]),
        .Q(output_size_addr_r[56]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[57] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [46]),
        .Q(output_size_addr_r[57]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[58] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [47]),
        .Q(output_size_addr_r[58]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[59] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [48]),
        .Q(output_size_addr_r[59]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[60] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [49]),
        .Q(output_size_addr_r[60]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[61] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [50]),
        .Q(output_size_addr_r[61]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[62] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [51]),
        .Q(output_size_addr_r[62]),
        .R(1'b0));
  FDRE \output_size_addr_r_reg[63] 
       (.C(ap_clk),
        .CE(\input_size_r[63]_i_1_n_0 ),
        .D(\output_size_addr_r_reg[63]_0 [52]),
        .Q(output_size_addr_r[63]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_axi_read_master
   (m00_axi_araddr,
    arvalid_r_reg_0,
    \FSM_sequential_state_reg[2] ,
    m00_axi_arlen,
    wr_en,
    \FSM_sequential_state_reg[1] ,
    out,
    ap_clk,
    m00_axi_rvalid,
    din,
    rd_en,
    E,
    m00_axi_arready,
    full,
    Q,
    \gen_rd_b.doutb_reg_reg[57] ,
    \addr_offset_r_reg[63]_0 ,
    \total_len_r_reg[60]_0 );
  output [53:0]m00_axi_araddr;
  output arvalid_r_reg_0;
  output \FSM_sequential_state_reg[2] ;
  output [7:0]m00_axi_arlen;
  output wr_en;
  output [63:0]\FSM_sequential_state_reg[1] ;
  input out;
  input ap_clk;
  input m00_axi_rvalid;
  input [64:0]din;
  input rd_en;
  input [0:0]E;
  input m00_axi_arready;
  input full;
  input [3:0]Q;
  input [63:0]\gen_rd_b.doutb_reg_reg[57] ;
  input [52:0]\addr_offset_r_reg[63]_0 ;
  input [63:0]\total_len_r_reg[60]_0 ;

  wire [0:0]E;
  wire [63:0]\FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire [3:0]Q;
  wire \addr[17]_i_10_n_0 ;
  wire \addr[17]_i_2_n_0 ;
  wire \addr[17]_i_3_n_0 ;
  wire \addr[17]_i_4_n_0 ;
  wire \addr[17]_i_5_n_0 ;
  wire \addr[17]_i_6_n_0 ;
  wire \addr[17]_i_7_n_0 ;
  wire \addr[17]_i_8_n_0 ;
  wire \addr[17]_i_9_n_0 ;
  wire \addr[25]_i_2_n_0 ;
  wire \addr[25]_i_3_n_0 ;
  wire \addr[25]_i_4_n_0 ;
  wire \addr[25]_i_5_n_0 ;
  wire \addr[25]_i_6_n_0 ;
  wire \addr[25]_i_7_n_0 ;
  wire \addr[25]_i_8_n_0 ;
  wire \addr[25]_i_9_n_0 ;
  wire \addr[33]_i_2_n_0 ;
  wire \addr[33]_i_3_n_0 ;
  wire \addr[33]_i_4_n_0 ;
  wire \addr[33]_i_5_n_0 ;
  wire \addr[33]_i_6_n_0 ;
  wire \addr[33]_i_7_n_0 ;
  wire \addr[33]_i_8_n_0 ;
  wire \addr[33]_i_9_n_0 ;
  wire \addr[41]_i_2_n_0 ;
  wire \addr[41]_i_3_n_0 ;
  wire \addr[41]_i_4_n_0 ;
  wire \addr[41]_i_5_n_0 ;
  wire \addr[41]_i_6_n_0 ;
  wire \addr[41]_i_7_n_0 ;
  wire \addr[41]_i_8_n_0 ;
  wire \addr[41]_i_9_n_0 ;
  wire \addr[49]_i_2_n_0 ;
  wire \addr[49]_i_3_n_0 ;
  wire \addr[49]_i_4_n_0 ;
  wire \addr[49]_i_5_n_0 ;
  wire \addr[49]_i_6_n_0 ;
  wire \addr[49]_i_7_n_0 ;
  wire \addr[49]_i_8_n_0 ;
  wire \addr[49]_i_9_n_0 ;
  wire \addr[57]_i_2_n_0 ;
  wire \addr[57]_i_3_n_0 ;
  wire \addr[57]_i_4_n_0 ;
  wire \addr[57]_i_5_n_0 ;
  wire \addr[57]_i_6_n_0 ;
  wire \addr[57]_i_7_n_0 ;
  wire \addr[57]_i_8_n_0 ;
  wire \addr[57]_i_9_n_0 ;
  wire \addr[63]_i_3_n_0 ;
  wire \addr[63]_i_4_n_0 ;
  wire \addr[63]_i_5_n_0 ;
  wire \addr[63]_i_6_n_0 ;
  wire \addr[63]_i_7_n_0 ;
  wire \addr[63]_i_8_n_0 ;
  wire [63:11]addr_offset_r;
  wire [52:0]\addr_offset_r_reg[63]_0 ;
  wire \addr_reg[17]_i_1_n_0 ;
  wire \addr_reg[17]_i_1_n_1 ;
  wire \addr_reg[17]_i_1_n_10 ;
  wire \addr_reg[17]_i_1_n_11 ;
  wire \addr_reg[17]_i_1_n_12 ;
  wire \addr_reg[17]_i_1_n_13 ;
  wire \addr_reg[17]_i_1_n_14 ;
  wire \addr_reg[17]_i_1_n_15 ;
  wire \addr_reg[17]_i_1_n_2 ;
  wire \addr_reg[17]_i_1_n_3 ;
  wire \addr_reg[17]_i_1_n_4 ;
  wire \addr_reg[17]_i_1_n_5 ;
  wire \addr_reg[17]_i_1_n_6 ;
  wire \addr_reg[17]_i_1_n_7 ;
  wire \addr_reg[17]_i_1_n_8 ;
  wire \addr_reg[17]_i_1_n_9 ;
  wire \addr_reg[25]_i_1_n_0 ;
  wire \addr_reg[25]_i_1_n_1 ;
  wire \addr_reg[25]_i_1_n_10 ;
  wire \addr_reg[25]_i_1_n_11 ;
  wire \addr_reg[25]_i_1_n_12 ;
  wire \addr_reg[25]_i_1_n_13 ;
  wire \addr_reg[25]_i_1_n_14 ;
  wire \addr_reg[25]_i_1_n_15 ;
  wire \addr_reg[25]_i_1_n_2 ;
  wire \addr_reg[25]_i_1_n_3 ;
  wire \addr_reg[25]_i_1_n_4 ;
  wire \addr_reg[25]_i_1_n_5 ;
  wire \addr_reg[25]_i_1_n_6 ;
  wire \addr_reg[25]_i_1_n_7 ;
  wire \addr_reg[25]_i_1_n_8 ;
  wire \addr_reg[25]_i_1_n_9 ;
  wire \addr_reg[33]_i_1_n_0 ;
  wire \addr_reg[33]_i_1_n_1 ;
  wire \addr_reg[33]_i_1_n_10 ;
  wire \addr_reg[33]_i_1_n_11 ;
  wire \addr_reg[33]_i_1_n_12 ;
  wire \addr_reg[33]_i_1_n_13 ;
  wire \addr_reg[33]_i_1_n_14 ;
  wire \addr_reg[33]_i_1_n_15 ;
  wire \addr_reg[33]_i_1_n_2 ;
  wire \addr_reg[33]_i_1_n_3 ;
  wire \addr_reg[33]_i_1_n_4 ;
  wire \addr_reg[33]_i_1_n_5 ;
  wire \addr_reg[33]_i_1_n_6 ;
  wire \addr_reg[33]_i_1_n_7 ;
  wire \addr_reg[33]_i_1_n_8 ;
  wire \addr_reg[33]_i_1_n_9 ;
  wire \addr_reg[41]_i_1_n_0 ;
  wire \addr_reg[41]_i_1_n_1 ;
  wire \addr_reg[41]_i_1_n_10 ;
  wire \addr_reg[41]_i_1_n_11 ;
  wire \addr_reg[41]_i_1_n_12 ;
  wire \addr_reg[41]_i_1_n_13 ;
  wire \addr_reg[41]_i_1_n_14 ;
  wire \addr_reg[41]_i_1_n_15 ;
  wire \addr_reg[41]_i_1_n_2 ;
  wire \addr_reg[41]_i_1_n_3 ;
  wire \addr_reg[41]_i_1_n_4 ;
  wire \addr_reg[41]_i_1_n_5 ;
  wire \addr_reg[41]_i_1_n_6 ;
  wire \addr_reg[41]_i_1_n_7 ;
  wire \addr_reg[41]_i_1_n_8 ;
  wire \addr_reg[41]_i_1_n_9 ;
  wire \addr_reg[49]_i_1_n_0 ;
  wire \addr_reg[49]_i_1_n_1 ;
  wire \addr_reg[49]_i_1_n_10 ;
  wire \addr_reg[49]_i_1_n_11 ;
  wire \addr_reg[49]_i_1_n_12 ;
  wire \addr_reg[49]_i_1_n_13 ;
  wire \addr_reg[49]_i_1_n_14 ;
  wire \addr_reg[49]_i_1_n_15 ;
  wire \addr_reg[49]_i_1_n_2 ;
  wire \addr_reg[49]_i_1_n_3 ;
  wire \addr_reg[49]_i_1_n_4 ;
  wire \addr_reg[49]_i_1_n_5 ;
  wire \addr_reg[49]_i_1_n_6 ;
  wire \addr_reg[49]_i_1_n_7 ;
  wire \addr_reg[49]_i_1_n_8 ;
  wire \addr_reg[49]_i_1_n_9 ;
  wire \addr_reg[57]_i_1_n_0 ;
  wire \addr_reg[57]_i_1_n_1 ;
  wire \addr_reg[57]_i_1_n_10 ;
  wire \addr_reg[57]_i_1_n_11 ;
  wire \addr_reg[57]_i_1_n_12 ;
  wire \addr_reg[57]_i_1_n_13 ;
  wire \addr_reg[57]_i_1_n_14 ;
  wire \addr_reg[57]_i_1_n_15 ;
  wire \addr_reg[57]_i_1_n_2 ;
  wire \addr_reg[57]_i_1_n_3 ;
  wire \addr_reg[57]_i_1_n_4 ;
  wire \addr_reg[57]_i_1_n_5 ;
  wire \addr_reg[57]_i_1_n_6 ;
  wire \addr_reg[57]_i_1_n_7 ;
  wire \addr_reg[57]_i_1_n_8 ;
  wire \addr_reg[57]_i_1_n_9 ;
  wire \addr_reg[63]_i_2_n_10 ;
  wire \addr_reg[63]_i_2_n_11 ;
  wire \addr_reg[63]_i_2_n_12 ;
  wire \addr_reg[63]_i_2_n_13 ;
  wire \addr_reg[63]_i_2_n_14 ;
  wire \addr_reg[63]_i_2_n_15 ;
  wire \addr_reg[63]_i_2_n_3 ;
  wire \addr_reg[63]_i_2_n_4 ;
  wire \addr_reg[63]_i_2_n_5 ;
  wire \addr_reg[63]_i_2_n_6 ;
  wire \addr_reg[63]_i_2_n_7 ;
  wire ap_clk;
  wire ar_idle;
  wire arvalid_r_reg_0;
  wire [64:0]din;
  wire [7:0]final_burst_len;
  wire full;
  wire \gen_fifo.inst_rd_xpm_fifo_sync_n_20 ;
  wire [63:0]\gen_rd_b.doutb_reg_reg[57] ;
  wire inst_ar_to_r_transaction_cntr_n_1;
  wire inst_ar_to_r_transaction_cntr_n_2;
  wire inst_ar_transaction_cntr_n_9;
  wire is_zero_r;
  wire [53:0]m00_axi_araddr;
  wire [7:0]m00_axi_arlen;
  wire m00_axi_arready;
  wire m00_axi_rvalid;
  wire [63:0]m00_read_data;
  wire m00_read_valid;
  wire out;
  wire rd_en;
  wire [52:0]sel0;
  wire start;
  wire start_d1;
  wire [60:0]total_len_r0;
  wire total_len_r1_carry__0_i_1_n_0;
  wire total_len_r1_carry__0_i_2_n_0;
  wire total_len_r1_carry__0_i_3_n_0;
  wire total_len_r1_carry__0_i_4_n_0;
  wire total_len_r1_carry__0_i_5_n_0;
  wire total_len_r1_carry__0_i_6_n_0;
  wire total_len_r1_carry__0_i_7_n_0;
  wire total_len_r1_carry__0_i_8_n_0;
  wire total_len_r1_carry__0_n_0;
  wire total_len_r1_carry__0_n_1;
  wire total_len_r1_carry__0_n_2;
  wire total_len_r1_carry__0_n_3;
  wire total_len_r1_carry__0_n_4;
  wire total_len_r1_carry__0_n_5;
  wire total_len_r1_carry__0_n_6;
  wire total_len_r1_carry__0_n_7;
  wire total_len_r1_carry__1_i_1_n_0;
  wire total_len_r1_carry__1_i_2_n_0;
  wire total_len_r1_carry__1_i_3_n_0;
  wire total_len_r1_carry__1_i_4_n_0;
  wire total_len_r1_carry__1_i_5_n_0;
  wire total_len_r1_carry__1_i_6_n_0;
  wire total_len_r1_carry__1_i_7_n_0;
  wire total_len_r1_carry__1_i_8_n_0;
  wire total_len_r1_carry__1_n_0;
  wire total_len_r1_carry__1_n_1;
  wire total_len_r1_carry__1_n_2;
  wire total_len_r1_carry__1_n_3;
  wire total_len_r1_carry__1_n_4;
  wire total_len_r1_carry__1_n_5;
  wire total_len_r1_carry__1_n_6;
  wire total_len_r1_carry__1_n_7;
  wire total_len_r1_carry__2_i_1_n_0;
  wire total_len_r1_carry__2_i_2_n_0;
  wire total_len_r1_carry__2_i_3_n_0;
  wire total_len_r1_carry__2_i_4_n_0;
  wire total_len_r1_carry__2_i_5_n_0;
  wire total_len_r1_carry__2_i_6_n_0;
  wire total_len_r1_carry__2_i_7_n_0;
  wire total_len_r1_carry__2_i_8_n_0;
  wire total_len_r1_carry__2_n_0;
  wire total_len_r1_carry__2_n_1;
  wire total_len_r1_carry__2_n_2;
  wire total_len_r1_carry__2_n_3;
  wire total_len_r1_carry__2_n_4;
  wire total_len_r1_carry__2_n_5;
  wire total_len_r1_carry__2_n_6;
  wire total_len_r1_carry__2_n_7;
  wire total_len_r1_carry__3_i_1_n_0;
  wire total_len_r1_carry__3_i_2_n_0;
  wire total_len_r1_carry__3_i_3_n_0;
  wire total_len_r1_carry__3_i_4_n_0;
  wire total_len_r1_carry__3_i_5_n_0;
  wire total_len_r1_carry__3_i_6_n_0;
  wire total_len_r1_carry__3_i_7_n_0;
  wire total_len_r1_carry__3_i_8_n_0;
  wire total_len_r1_carry__3_n_0;
  wire total_len_r1_carry__3_n_1;
  wire total_len_r1_carry__3_n_2;
  wire total_len_r1_carry__3_n_3;
  wire total_len_r1_carry__3_n_4;
  wire total_len_r1_carry__3_n_5;
  wire total_len_r1_carry__3_n_6;
  wire total_len_r1_carry__3_n_7;
  wire total_len_r1_carry__4_i_1_n_0;
  wire total_len_r1_carry__4_i_2_n_0;
  wire total_len_r1_carry__4_i_3_n_0;
  wire total_len_r1_carry__4_i_4_n_0;
  wire total_len_r1_carry__4_i_5_n_0;
  wire total_len_r1_carry__4_i_6_n_0;
  wire total_len_r1_carry__4_i_7_n_0;
  wire total_len_r1_carry__4_i_8_n_0;
  wire total_len_r1_carry__4_n_0;
  wire total_len_r1_carry__4_n_1;
  wire total_len_r1_carry__4_n_2;
  wire total_len_r1_carry__4_n_3;
  wire total_len_r1_carry__4_n_4;
  wire total_len_r1_carry__4_n_5;
  wire total_len_r1_carry__4_n_6;
  wire total_len_r1_carry__4_n_7;
  wire total_len_r1_carry__5_i_1_n_0;
  wire total_len_r1_carry__5_i_2_n_0;
  wire total_len_r1_carry__5_i_3_n_0;
  wire total_len_r1_carry__5_i_4_n_0;
  wire total_len_r1_carry__5_i_5_n_0;
  wire total_len_r1_carry__5_i_6_n_0;
  wire total_len_r1_carry__5_i_7_n_0;
  wire total_len_r1_carry__5_i_8_n_0;
  wire total_len_r1_carry__5_n_0;
  wire total_len_r1_carry__5_n_1;
  wire total_len_r1_carry__5_n_2;
  wire total_len_r1_carry__5_n_3;
  wire total_len_r1_carry__5_n_4;
  wire total_len_r1_carry__5_n_5;
  wire total_len_r1_carry__5_n_6;
  wire total_len_r1_carry__5_n_7;
  wire total_len_r1_carry__6_i_1_n_0;
  wire total_len_r1_carry__6_i_2_n_0;
  wire total_len_r1_carry__6_i_3_n_0;
  wire total_len_r1_carry__6_i_4_n_0;
  wire total_len_r1_carry__6_i_5_n_0;
  wire total_len_r1_carry__6_n_4;
  wire total_len_r1_carry__6_n_5;
  wire total_len_r1_carry__6_n_6;
  wire total_len_r1_carry__6_n_7;
  wire total_len_r1_carry_i_1_n_0;
  wire total_len_r1_carry_i_2_n_0;
  wire total_len_r1_carry_i_3_n_0;
  wire total_len_r1_carry_i_4_n_0;
  wire total_len_r1_carry_i_5_n_0;
  wire total_len_r1_carry_i_6_n_0;
  wire total_len_r1_carry_i_7_n_0;
  wire total_len_r1_carry_i_8_n_0;
  wire total_len_r1_carry_n_0;
  wire total_len_r1_carry_n_1;
  wire total_len_r1_carry_n_2;
  wire total_len_r1_carry_n_3;
  wire total_len_r1_carry_n_4;
  wire total_len_r1_carry_n_5;
  wire total_len_r1_carry_n_6;
  wire total_len_r1_carry_n_7;
  wire [63:0]\total_len_r_reg[60]_0 ;
  wire \total_len_r_reg_n_0_[0] ;
  wire \total_len_r_reg_n_0_[1] ;
  wire \total_len_r_reg_n_0_[2] ;
  wire \total_len_r_reg_n_0_[3] ;
  wire \total_len_r_reg_n_0_[4] ;
  wire \total_len_r_reg_n_0_[5] ;
  wire \total_len_r_reg_n_0_[6] ;
  wire \total_len_r_reg_n_0_[7] ;
  wire wr_en;
  wire [7:5]\NLW_addr_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_addr_reg[63]_i_2_O_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_almost_empty_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_almost_full_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_empty_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_full_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_rd_rst_busy_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_wr_ack_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_rd_xpm_fifo_sync_wr_rst_busy_UNCONNECTED ;
  wire [13:0]\NLW_gen_fifo.inst_rd_xpm_fifo_sync_rd_data_count_UNCONNECTED ;
  wire [13:0]\NLW_gen_fifo.inst_rd_xpm_fifo_sync_wr_data_count_UNCONNECTED ;
  wire [7:4]NLW_total_len_r1_carry__6_CO_UNCONNECTED;
  wire [7:5]NLW_total_len_r1_carry__6_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \addr[17]_i_10 
       (.I0(m00_axi_araddr[0]),
        .I1(start),
        .O(\addr[17]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_2 
       (.I0(addr_offset_r[11]),
        .I1(start),
        .I2(m00_axi_araddr[1]),
        .O(\addr[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_3 
       (.I0(addr_offset_r[17]),
        .I1(start),
        .I2(m00_axi_araddr[7]),
        .O(\addr[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_4 
       (.I0(addr_offset_r[16]),
        .I1(start),
        .I2(m00_axi_araddr[6]),
        .O(\addr[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_5 
       (.I0(addr_offset_r[15]),
        .I1(start),
        .I2(m00_axi_araddr[5]),
        .O(\addr[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_6 
       (.I0(addr_offset_r[14]),
        .I1(start),
        .I2(m00_axi_araddr[4]),
        .O(\addr[17]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_7 
       (.I0(addr_offset_r[13]),
        .I1(start),
        .I2(m00_axi_araddr[3]),
        .O(\addr[17]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_8 
       (.I0(addr_offset_r[12]),
        .I1(start),
        .I2(m00_axi_araddr[2]),
        .O(\addr[17]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \addr[17]_i_9 
       (.I0(m00_axi_araddr[1]),
        .I1(addr_offset_r[11]),
        .I2(start),
        .O(\addr[17]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_2 
       (.I0(addr_offset_r[25]),
        .I1(start),
        .I2(m00_axi_araddr[15]),
        .O(\addr[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_3 
       (.I0(addr_offset_r[24]),
        .I1(start),
        .I2(m00_axi_araddr[14]),
        .O(\addr[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_4 
       (.I0(addr_offset_r[23]),
        .I1(start),
        .I2(m00_axi_araddr[13]),
        .O(\addr[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_5 
       (.I0(addr_offset_r[22]),
        .I1(start),
        .I2(m00_axi_araddr[12]),
        .O(\addr[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_6 
       (.I0(addr_offset_r[21]),
        .I1(start),
        .I2(m00_axi_araddr[11]),
        .O(\addr[25]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_7 
       (.I0(addr_offset_r[20]),
        .I1(start),
        .I2(m00_axi_araddr[10]),
        .O(\addr[25]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_8 
       (.I0(addr_offset_r[19]),
        .I1(start),
        .I2(m00_axi_araddr[9]),
        .O(\addr[25]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_9 
       (.I0(addr_offset_r[18]),
        .I1(start),
        .I2(m00_axi_araddr[8]),
        .O(\addr[25]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_2 
       (.I0(addr_offset_r[33]),
        .I1(start),
        .I2(m00_axi_araddr[23]),
        .O(\addr[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_3 
       (.I0(addr_offset_r[32]),
        .I1(start),
        .I2(m00_axi_araddr[22]),
        .O(\addr[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_4 
       (.I0(addr_offset_r[31]),
        .I1(start),
        .I2(m00_axi_araddr[21]),
        .O(\addr[33]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_5 
       (.I0(addr_offset_r[30]),
        .I1(start),
        .I2(m00_axi_araddr[20]),
        .O(\addr[33]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_6 
       (.I0(addr_offset_r[29]),
        .I1(start),
        .I2(m00_axi_araddr[19]),
        .O(\addr[33]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_7 
       (.I0(addr_offset_r[28]),
        .I1(start),
        .I2(m00_axi_araddr[18]),
        .O(\addr[33]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_8 
       (.I0(addr_offset_r[27]),
        .I1(start),
        .I2(m00_axi_araddr[17]),
        .O(\addr[33]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_9 
       (.I0(addr_offset_r[26]),
        .I1(start),
        .I2(m00_axi_araddr[16]),
        .O(\addr[33]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_2 
       (.I0(addr_offset_r[41]),
        .I1(start),
        .I2(m00_axi_araddr[31]),
        .O(\addr[41]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_3 
       (.I0(addr_offset_r[40]),
        .I1(start),
        .I2(m00_axi_araddr[30]),
        .O(\addr[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_4 
       (.I0(addr_offset_r[39]),
        .I1(start),
        .I2(m00_axi_araddr[29]),
        .O(\addr[41]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_5 
       (.I0(addr_offset_r[38]),
        .I1(start),
        .I2(m00_axi_araddr[28]),
        .O(\addr[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_6 
       (.I0(addr_offset_r[37]),
        .I1(start),
        .I2(m00_axi_araddr[27]),
        .O(\addr[41]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_7 
       (.I0(addr_offset_r[36]),
        .I1(start),
        .I2(m00_axi_araddr[26]),
        .O(\addr[41]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_8 
       (.I0(addr_offset_r[35]),
        .I1(start),
        .I2(m00_axi_araddr[25]),
        .O(\addr[41]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_9 
       (.I0(addr_offset_r[34]),
        .I1(start),
        .I2(m00_axi_araddr[24]),
        .O(\addr[41]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_2 
       (.I0(addr_offset_r[49]),
        .I1(start),
        .I2(m00_axi_araddr[39]),
        .O(\addr[49]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_3 
       (.I0(addr_offset_r[48]),
        .I1(start),
        .I2(m00_axi_araddr[38]),
        .O(\addr[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_4 
       (.I0(addr_offset_r[47]),
        .I1(start),
        .I2(m00_axi_araddr[37]),
        .O(\addr[49]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_5 
       (.I0(addr_offset_r[46]),
        .I1(start),
        .I2(m00_axi_araddr[36]),
        .O(\addr[49]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_6 
       (.I0(addr_offset_r[45]),
        .I1(start),
        .I2(m00_axi_araddr[35]),
        .O(\addr[49]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_7 
       (.I0(addr_offset_r[44]),
        .I1(start),
        .I2(m00_axi_araddr[34]),
        .O(\addr[49]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_8 
       (.I0(addr_offset_r[43]),
        .I1(start),
        .I2(m00_axi_araddr[33]),
        .O(\addr[49]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_9 
       (.I0(addr_offset_r[42]),
        .I1(start),
        .I2(m00_axi_araddr[32]),
        .O(\addr[49]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_2 
       (.I0(addr_offset_r[57]),
        .I1(start),
        .I2(m00_axi_araddr[47]),
        .O(\addr[57]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_3 
       (.I0(addr_offset_r[56]),
        .I1(start),
        .I2(m00_axi_araddr[46]),
        .O(\addr[57]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_4 
       (.I0(addr_offset_r[55]),
        .I1(start),
        .I2(m00_axi_araddr[45]),
        .O(\addr[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_5 
       (.I0(addr_offset_r[54]),
        .I1(start),
        .I2(m00_axi_araddr[44]),
        .O(\addr[57]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_6 
       (.I0(addr_offset_r[53]),
        .I1(start),
        .I2(m00_axi_araddr[43]),
        .O(\addr[57]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_7 
       (.I0(addr_offset_r[52]),
        .I1(start),
        .I2(m00_axi_araddr[42]),
        .O(\addr[57]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_8 
       (.I0(addr_offset_r[51]),
        .I1(start),
        .I2(m00_axi_araddr[41]),
        .O(\addr[57]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_9 
       (.I0(addr_offset_r[50]),
        .I1(start),
        .I2(m00_axi_araddr[40]),
        .O(\addr[57]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_3 
       (.I0(addr_offset_r[63]),
        .I1(start),
        .I2(m00_axi_araddr[53]),
        .O(\addr[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_4 
       (.I0(addr_offset_r[62]),
        .I1(start),
        .I2(m00_axi_araddr[52]),
        .O(\addr[63]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_5 
       (.I0(addr_offset_r[61]),
        .I1(start),
        .I2(m00_axi_araddr[51]),
        .O(\addr[63]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_6 
       (.I0(addr_offset_r[60]),
        .I1(start),
        .I2(m00_axi_araddr[50]),
        .O(\addr[63]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_7 
       (.I0(addr_offset_r[59]),
        .I1(start),
        .I2(m00_axi_araddr[49]),
        .O(\addr[63]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_8 
       (.I0(addr_offset_r[58]),
        .I1(start),
        .I2(m00_axi_araddr[48]),
        .O(\addr[63]_i_8_n_0 ));
  FDRE \addr_offset_r_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [0]),
        .Q(addr_offset_r[11]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [1]),
        .Q(addr_offset_r[12]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [2]),
        .Q(addr_offset_r[13]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [3]),
        .Q(addr_offset_r[14]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [4]),
        .Q(addr_offset_r[15]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [5]),
        .Q(addr_offset_r[16]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [6]),
        .Q(addr_offset_r[17]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [7]),
        .Q(addr_offset_r[18]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [8]),
        .Q(addr_offset_r[19]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [9]),
        .Q(addr_offset_r[20]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [10]),
        .Q(addr_offset_r[21]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [11]),
        .Q(addr_offset_r[22]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [12]),
        .Q(addr_offset_r[23]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [13]),
        .Q(addr_offset_r[24]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [14]),
        .Q(addr_offset_r[25]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [15]),
        .Q(addr_offset_r[26]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [16]),
        .Q(addr_offset_r[27]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [17]),
        .Q(addr_offset_r[28]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [18]),
        .Q(addr_offset_r[29]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [19]),
        .Q(addr_offset_r[30]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [20]),
        .Q(addr_offset_r[31]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [21]),
        .Q(addr_offset_r[32]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [22]),
        .Q(addr_offset_r[33]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [23]),
        .Q(addr_offset_r[34]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [24]),
        .Q(addr_offset_r[35]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [25]),
        .Q(addr_offset_r[36]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [26]),
        .Q(addr_offset_r[37]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [27]),
        .Q(addr_offset_r[38]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [28]),
        .Q(addr_offset_r[39]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [29]),
        .Q(addr_offset_r[40]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [30]),
        .Q(addr_offset_r[41]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [31]),
        .Q(addr_offset_r[42]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [32]),
        .Q(addr_offset_r[43]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [33]),
        .Q(addr_offset_r[44]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [34]),
        .Q(addr_offset_r[45]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [35]),
        .Q(addr_offset_r[46]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [36]),
        .Q(addr_offset_r[47]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [37]),
        .Q(addr_offset_r[48]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [38]),
        .Q(addr_offset_r[49]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [39]),
        .Q(addr_offset_r[50]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [40]),
        .Q(addr_offset_r[51]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [41]),
        .Q(addr_offset_r[52]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [42]),
        .Q(addr_offset_r[53]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [43]),
        .Q(addr_offset_r[54]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [44]),
        .Q(addr_offset_r[55]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [45]),
        .Q(addr_offset_r[56]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [46]),
        .Q(addr_offset_r[57]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [47]),
        .Q(addr_offset_r[58]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [48]),
        .Q(addr_offset_r[59]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [49]),
        .Q(addr_offset_r[60]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [50]),
        .Q(addr_offset_r[61]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [51]),
        .Q(addr_offset_r[62]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [52]),
        .Q(addr_offset_r[63]),
        .R(1'b0));
  FDRE \addr_reg[10] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1_n_15 ),
        .Q(m00_axi_araddr[0]),
        .R(1'b0));
  FDRE \addr_reg[11] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1_n_14 ),
        .Q(m00_axi_araddr[1]),
        .R(1'b0));
  FDRE \addr_reg[12] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1_n_13 ),
        .Q(m00_axi_araddr[2]),
        .R(1'b0));
  FDRE \addr_reg[13] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1_n_12 ),
        .Q(m00_axi_araddr[3]),
        .R(1'b0));
  FDRE \addr_reg[14] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1_n_11 ),
        .Q(m00_axi_araddr[4]),
        .R(1'b0));
  FDRE \addr_reg[15] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1_n_10 ),
        .Q(m00_axi_araddr[5]),
        .R(1'b0));
  FDRE \addr_reg[16] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1_n_9 ),
        .Q(m00_axi_araddr[6]),
        .R(1'b0));
  FDRE \addr_reg[17] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1_n_8 ),
        .Q(m00_axi_araddr[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[17]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\addr_reg[17]_i_1_n_0 ,\addr_reg[17]_i_1_n_1 ,\addr_reg[17]_i_1_n_2 ,\addr_reg[17]_i_1_n_3 ,\addr_reg[17]_i_1_n_4 ,\addr_reg[17]_i_1_n_5 ,\addr_reg[17]_i_1_n_6 ,\addr_reg[17]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\addr[17]_i_2_n_0 ,1'b0}),
        .O({\addr_reg[17]_i_1_n_8 ,\addr_reg[17]_i_1_n_9 ,\addr_reg[17]_i_1_n_10 ,\addr_reg[17]_i_1_n_11 ,\addr_reg[17]_i_1_n_12 ,\addr_reg[17]_i_1_n_13 ,\addr_reg[17]_i_1_n_14 ,\addr_reg[17]_i_1_n_15 }),
        .S({\addr[17]_i_3_n_0 ,\addr[17]_i_4_n_0 ,\addr[17]_i_5_n_0 ,\addr[17]_i_6_n_0 ,\addr[17]_i_7_n_0 ,\addr[17]_i_8_n_0 ,\addr[17]_i_9_n_0 ,\addr[17]_i_10_n_0 }));
  FDRE \addr_reg[18] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1_n_15 ),
        .Q(m00_axi_araddr[8]),
        .R(1'b0));
  FDRE \addr_reg[19] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1_n_14 ),
        .Q(m00_axi_araddr[9]),
        .R(1'b0));
  FDRE \addr_reg[20] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1_n_13 ),
        .Q(m00_axi_araddr[10]),
        .R(1'b0));
  FDRE \addr_reg[21] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1_n_12 ),
        .Q(m00_axi_araddr[11]),
        .R(1'b0));
  FDRE \addr_reg[22] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1_n_11 ),
        .Q(m00_axi_araddr[12]),
        .R(1'b0));
  FDRE \addr_reg[23] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1_n_10 ),
        .Q(m00_axi_araddr[13]),
        .R(1'b0));
  FDRE \addr_reg[24] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1_n_9 ),
        .Q(m00_axi_araddr[14]),
        .R(1'b0));
  FDRE \addr_reg[25] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1_n_8 ),
        .Q(m00_axi_araddr[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[25]_i_1 
       (.CI(\addr_reg[17]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[25]_i_1_n_0 ,\addr_reg[25]_i_1_n_1 ,\addr_reg[25]_i_1_n_2 ,\addr_reg[25]_i_1_n_3 ,\addr_reg[25]_i_1_n_4 ,\addr_reg[25]_i_1_n_5 ,\addr_reg[25]_i_1_n_6 ,\addr_reg[25]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[25]_i_1_n_8 ,\addr_reg[25]_i_1_n_9 ,\addr_reg[25]_i_1_n_10 ,\addr_reg[25]_i_1_n_11 ,\addr_reg[25]_i_1_n_12 ,\addr_reg[25]_i_1_n_13 ,\addr_reg[25]_i_1_n_14 ,\addr_reg[25]_i_1_n_15 }),
        .S({\addr[25]_i_2_n_0 ,\addr[25]_i_3_n_0 ,\addr[25]_i_4_n_0 ,\addr[25]_i_5_n_0 ,\addr[25]_i_6_n_0 ,\addr[25]_i_7_n_0 ,\addr[25]_i_8_n_0 ,\addr[25]_i_9_n_0 }));
  FDRE \addr_reg[26] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1_n_15 ),
        .Q(m00_axi_araddr[16]),
        .R(1'b0));
  FDRE \addr_reg[27] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1_n_14 ),
        .Q(m00_axi_araddr[17]),
        .R(1'b0));
  FDRE \addr_reg[28] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1_n_13 ),
        .Q(m00_axi_araddr[18]),
        .R(1'b0));
  FDRE \addr_reg[29] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1_n_12 ),
        .Q(m00_axi_araddr[19]),
        .R(1'b0));
  FDRE \addr_reg[30] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1_n_11 ),
        .Q(m00_axi_araddr[20]),
        .R(1'b0));
  FDRE \addr_reg[31] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1_n_10 ),
        .Q(m00_axi_araddr[21]),
        .R(1'b0));
  FDRE \addr_reg[32] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1_n_9 ),
        .Q(m00_axi_araddr[22]),
        .R(1'b0));
  FDRE \addr_reg[33] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1_n_8 ),
        .Q(m00_axi_araddr[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[33]_i_1 
       (.CI(\addr_reg[25]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[33]_i_1_n_0 ,\addr_reg[33]_i_1_n_1 ,\addr_reg[33]_i_1_n_2 ,\addr_reg[33]_i_1_n_3 ,\addr_reg[33]_i_1_n_4 ,\addr_reg[33]_i_1_n_5 ,\addr_reg[33]_i_1_n_6 ,\addr_reg[33]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[33]_i_1_n_8 ,\addr_reg[33]_i_1_n_9 ,\addr_reg[33]_i_1_n_10 ,\addr_reg[33]_i_1_n_11 ,\addr_reg[33]_i_1_n_12 ,\addr_reg[33]_i_1_n_13 ,\addr_reg[33]_i_1_n_14 ,\addr_reg[33]_i_1_n_15 }),
        .S({\addr[33]_i_2_n_0 ,\addr[33]_i_3_n_0 ,\addr[33]_i_4_n_0 ,\addr[33]_i_5_n_0 ,\addr[33]_i_6_n_0 ,\addr[33]_i_7_n_0 ,\addr[33]_i_8_n_0 ,\addr[33]_i_9_n_0 }));
  FDRE \addr_reg[34] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1_n_15 ),
        .Q(m00_axi_araddr[24]),
        .R(1'b0));
  FDRE \addr_reg[35] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1_n_14 ),
        .Q(m00_axi_araddr[25]),
        .R(1'b0));
  FDRE \addr_reg[36] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1_n_13 ),
        .Q(m00_axi_araddr[26]),
        .R(1'b0));
  FDRE \addr_reg[37] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1_n_12 ),
        .Q(m00_axi_araddr[27]),
        .R(1'b0));
  FDRE \addr_reg[38] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1_n_11 ),
        .Q(m00_axi_araddr[28]),
        .R(1'b0));
  FDRE \addr_reg[39] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1_n_10 ),
        .Q(m00_axi_araddr[29]),
        .R(1'b0));
  FDRE \addr_reg[40] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1_n_9 ),
        .Q(m00_axi_araddr[30]),
        .R(1'b0));
  FDRE \addr_reg[41] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1_n_8 ),
        .Q(m00_axi_araddr[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[41]_i_1 
       (.CI(\addr_reg[33]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[41]_i_1_n_0 ,\addr_reg[41]_i_1_n_1 ,\addr_reg[41]_i_1_n_2 ,\addr_reg[41]_i_1_n_3 ,\addr_reg[41]_i_1_n_4 ,\addr_reg[41]_i_1_n_5 ,\addr_reg[41]_i_1_n_6 ,\addr_reg[41]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[41]_i_1_n_8 ,\addr_reg[41]_i_1_n_9 ,\addr_reg[41]_i_1_n_10 ,\addr_reg[41]_i_1_n_11 ,\addr_reg[41]_i_1_n_12 ,\addr_reg[41]_i_1_n_13 ,\addr_reg[41]_i_1_n_14 ,\addr_reg[41]_i_1_n_15 }),
        .S({\addr[41]_i_2_n_0 ,\addr[41]_i_3_n_0 ,\addr[41]_i_4_n_0 ,\addr[41]_i_5_n_0 ,\addr[41]_i_6_n_0 ,\addr[41]_i_7_n_0 ,\addr[41]_i_8_n_0 ,\addr[41]_i_9_n_0 }));
  FDRE \addr_reg[42] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1_n_15 ),
        .Q(m00_axi_araddr[32]),
        .R(1'b0));
  FDRE \addr_reg[43] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1_n_14 ),
        .Q(m00_axi_araddr[33]),
        .R(1'b0));
  FDRE \addr_reg[44] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1_n_13 ),
        .Q(m00_axi_araddr[34]),
        .R(1'b0));
  FDRE \addr_reg[45] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1_n_12 ),
        .Q(m00_axi_araddr[35]),
        .R(1'b0));
  FDRE \addr_reg[46] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1_n_11 ),
        .Q(m00_axi_araddr[36]),
        .R(1'b0));
  FDRE \addr_reg[47] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1_n_10 ),
        .Q(m00_axi_araddr[37]),
        .R(1'b0));
  FDRE \addr_reg[48] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1_n_9 ),
        .Q(m00_axi_araddr[38]),
        .R(1'b0));
  FDRE \addr_reg[49] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1_n_8 ),
        .Q(m00_axi_araddr[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[49]_i_1 
       (.CI(\addr_reg[41]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[49]_i_1_n_0 ,\addr_reg[49]_i_1_n_1 ,\addr_reg[49]_i_1_n_2 ,\addr_reg[49]_i_1_n_3 ,\addr_reg[49]_i_1_n_4 ,\addr_reg[49]_i_1_n_5 ,\addr_reg[49]_i_1_n_6 ,\addr_reg[49]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[49]_i_1_n_8 ,\addr_reg[49]_i_1_n_9 ,\addr_reg[49]_i_1_n_10 ,\addr_reg[49]_i_1_n_11 ,\addr_reg[49]_i_1_n_12 ,\addr_reg[49]_i_1_n_13 ,\addr_reg[49]_i_1_n_14 ,\addr_reg[49]_i_1_n_15 }),
        .S({\addr[49]_i_2_n_0 ,\addr[49]_i_3_n_0 ,\addr[49]_i_4_n_0 ,\addr[49]_i_5_n_0 ,\addr[49]_i_6_n_0 ,\addr[49]_i_7_n_0 ,\addr[49]_i_8_n_0 ,\addr[49]_i_9_n_0 }));
  FDRE \addr_reg[50] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1_n_15 ),
        .Q(m00_axi_araddr[40]),
        .R(1'b0));
  FDRE \addr_reg[51] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1_n_14 ),
        .Q(m00_axi_araddr[41]),
        .R(1'b0));
  FDRE \addr_reg[52] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1_n_13 ),
        .Q(m00_axi_araddr[42]),
        .R(1'b0));
  FDRE \addr_reg[53] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1_n_12 ),
        .Q(m00_axi_araddr[43]),
        .R(1'b0));
  FDRE \addr_reg[54] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1_n_11 ),
        .Q(m00_axi_araddr[44]),
        .R(1'b0));
  FDRE \addr_reg[55] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1_n_10 ),
        .Q(m00_axi_araddr[45]),
        .R(1'b0));
  FDRE \addr_reg[56] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1_n_9 ),
        .Q(m00_axi_araddr[46]),
        .R(1'b0));
  FDRE \addr_reg[57] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1_n_8 ),
        .Q(m00_axi_araddr[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[57]_i_1 
       (.CI(\addr_reg[49]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[57]_i_1_n_0 ,\addr_reg[57]_i_1_n_1 ,\addr_reg[57]_i_1_n_2 ,\addr_reg[57]_i_1_n_3 ,\addr_reg[57]_i_1_n_4 ,\addr_reg[57]_i_1_n_5 ,\addr_reg[57]_i_1_n_6 ,\addr_reg[57]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[57]_i_1_n_8 ,\addr_reg[57]_i_1_n_9 ,\addr_reg[57]_i_1_n_10 ,\addr_reg[57]_i_1_n_11 ,\addr_reg[57]_i_1_n_12 ,\addr_reg[57]_i_1_n_13 ,\addr_reg[57]_i_1_n_14 ,\addr_reg[57]_i_1_n_15 }),
        .S({\addr[57]_i_2_n_0 ,\addr[57]_i_3_n_0 ,\addr[57]_i_4_n_0 ,\addr[57]_i_5_n_0 ,\addr[57]_i_6_n_0 ,\addr[57]_i_7_n_0 ,\addr[57]_i_8_n_0 ,\addr[57]_i_9_n_0 }));
  FDRE \addr_reg[58] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2_n_15 ),
        .Q(m00_axi_araddr[48]),
        .R(1'b0));
  FDRE \addr_reg[59] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2_n_14 ),
        .Q(m00_axi_araddr[49]),
        .R(1'b0));
  FDRE \addr_reg[60] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2_n_13 ),
        .Q(m00_axi_araddr[50]),
        .R(1'b0));
  FDRE \addr_reg[61] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2_n_12 ),
        .Q(m00_axi_araddr[51]),
        .R(1'b0));
  FDRE \addr_reg[62] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2_n_11 ),
        .Q(m00_axi_araddr[52]),
        .R(1'b0));
  FDRE \addr_reg[63] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2_n_10 ),
        .Q(m00_axi_araddr[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[63]_i_2 
       (.CI(\addr_reg[57]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_addr_reg[63]_i_2_CO_UNCONNECTED [7:5],\addr_reg[63]_i_2_n_3 ,\addr_reg[63]_i_2_n_4 ,\addr_reg[63]_i_2_n_5 ,\addr_reg[63]_i_2_n_6 ,\addr_reg[63]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_reg[63]_i_2_O_UNCONNECTED [7:6],\addr_reg[63]_i_2_n_10 ,\addr_reg[63]_i_2_n_11 ,\addr_reg[63]_i_2_n_12 ,\addr_reg[63]_i_2_n_13 ,\addr_reg[63]_i_2_n_14 ,\addr_reg[63]_i_2_n_15 }),
        .S({1'b0,1'b0,\addr[63]_i_3_n_0 ,\addr[63]_i_4_n_0 ,\addr[63]_i_5_n_0 ,\addr[63]_i_6_n_0 ,\addr[63]_i_7_n_0 ,\addr[63]_i_8_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    ar_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inst_ar_transaction_cntr_n_9),
        .Q(ar_idle),
        .S(out));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_r_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inst_ar_to_r_transaction_cntr_n_2),
        .Q(arvalid_r_reg_0),
        .R(out));
  FDRE \final_burst_len_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[0] ),
        .Q(final_burst_len[0]),
        .R(1'b0));
  FDRE \final_burst_len_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[1] ),
        .Q(final_burst_len[1]),
        .R(1'b0));
  FDRE \final_burst_len_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[2] ),
        .Q(final_burst_len[2]),
        .R(1'b0));
  FDRE \final_burst_len_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[3] ),
        .Q(final_burst_len[3]),
        .R(1'b0));
  FDRE \final_burst_len_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[4] ),
        .Q(final_burst_len[4]),
        .R(1'b0));
  FDRE \final_burst_len_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[5] ),
        .Q(final_burst_len[5]),
        .R(1'b0));
  FDRE \final_burst_len_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[6] ),
        .Q(final_burst_len[6]),
        .R(1'b0));
  FDRE \final_burst_len_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[7] ),
        .Q(final_burst_len[7]),
        .R(1'b0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "2" *) 
  (* FIFO_WRITE_DEPTH = "8192" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "14" *) 
  (* READ_DATA_WIDTH = "65" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "65" *) 
  (* WR_DATA_COUNT_WIDTH = "14" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \gen_fifo.inst_rd_xpm_fifo_sync 
       (.almost_empty(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_almost_full_UNCONNECTED ),
        .data_valid(m00_read_valid),
        .dbiterr(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({\gen_fifo.inst_rd_xpm_fifo_sync_n_20 ,m00_read_data}),
        .empty(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_empty_UNCONNECTED ),
        .full(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_rd_data_count_UNCONNECTED [13:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_rd_rst_busy_UNCONNECTED ),
        .rst(out),
        .sbiterr(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_underflow_UNCONNECTED ),
        .wr_ack(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_wr_ack_UNCONNECTED ),
        .wr_clk(ap_clk),
        .wr_data_count(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_wr_data_count_UNCONNECTED [13:0]),
        .wr_en(m00_axi_rvalid),
        .wr_rst_busy(\NLW_gen_fifo.inst_rd_xpm_fifo_sync_wr_rst_busy_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h00640000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(m00_read_valid),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(wr_en));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [55]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[55]),
        .O(\FSM_sequential_state_reg[1] [55]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_11 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [54]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[54]),
        .O(\FSM_sequential_state_reg[1] [54]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_12 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [53]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[53]),
        .O(\FSM_sequential_state_reg[1] [53]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [52]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[52]),
        .O(\FSM_sequential_state_reg[1] [52]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [51]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[51]),
        .O(\FSM_sequential_state_reg[1] [51]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_15 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [50]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[50]),
        .O(\FSM_sequential_state_reg[1] [50]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_16 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [49]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[49]),
        .O(\FSM_sequential_state_reg[1] [49]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_17 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [48]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[48]),
        .O(\FSM_sequential_state_reg[1] [48]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_18 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [47]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[47]),
        .O(\FSM_sequential_state_reg[1] [47]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_19 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [46]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[46]),
        .O(\FSM_sequential_state_reg[1] [46]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [63]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[63]),
        .O(\FSM_sequential_state_reg[1] [63]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_20 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [45]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[45]),
        .O(\FSM_sequential_state_reg[1] [45]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_21 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [44]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[44]),
        .O(\FSM_sequential_state_reg[1] [44]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_22 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [43]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[43]),
        .O(\FSM_sequential_state_reg[1] [43]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_23 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [42]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[42]),
        .O(\FSM_sequential_state_reg[1] [42]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_24 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [41]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[41]),
        .O(\FSM_sequential_state_reg[1] [41]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_25 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [40]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[40]),
        .O(\FSM_sequential_state_reg[1] [40]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_26 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [39]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[39]),
        .O(\FSM_sequential_state_reg[1] [39]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_27 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [38]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[38]),
        .O(\FSM_sequential_state_reg[1] [38]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [37]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[37]),
        .O(\FSM_sequential_state_reg[1] [37]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_29 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [36]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[36]),
        .O(\FSM_sequential_state_reg[1] [36]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [62]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[62]),
        .O(\FSM_sequential_state_reg[1] [62]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_30 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [35]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[35]),
        .O(\FSM_sequential_state_reg[1] [35]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_31 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [34]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[34]),
        .O(\FSM_sequential_state_reg[1] [34]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_32 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [33]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[33]),
        .O(\FSM_sequential_state_reg[1] [33]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_33 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [32]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[32]),
        .O(\FSM_sequential_state_reg[1] [32]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_34 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [31]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[31]),
        .O(\FSM_sequential_state_reg[1] [31]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_35 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [30]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[30]),
        .O(\FSM_sequential_state_reg[1] [30]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_36 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [29]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[29]),
        .O(\FSM_sequential_state_reg[1] [29]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_37 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [28]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[28]),
        .O(\FSM_sequential_state_reg[1] [28]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_38 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [27]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[27]),
        .O(\FSM_sequential_state_reg[1] [27]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_39 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [26]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[26]),
        .O(\FSM_sequential_state_reg[1] [26]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [61]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[61]),
        .O(\FSM_sequential_state_reg[1] [61]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_40 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [25]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[25]),
        .O(\FSM_sequential_state_reg[1] [25]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_41 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [24]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[24]),
        .O(\FSM_sequential_state_reg[1] [24]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_42 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [23]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[23]),
        .O(\FSM_sequential_state_reg[1] [23]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_43 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [22]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[22]),
        .O(\FSM_sequential_state_reg[1] [22]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_44 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [21]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[21]),
        .O(\FSM_sequential_state_reg[1] [21]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_45 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [20]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[20]),
        .O(\FSM_sequential_state_reg[1] [20]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_46 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [19]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[19]),
        .O(\FSM_sequential_state_reg[1] [19]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_47 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [18]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[18]),
        .O(\FSM_sequential_state_reg[1] [18]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_48 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [17]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[17]),
        .O(\FSM_sequential_state_reg[1] [17]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_49 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [16]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[16]),
        .O(\FSM_sequential_state_reg[1] [16]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [60]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[60]),
        .O(\FSM_sequential_state_reg[1] [60]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_50 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [15]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[15]),
        .O(\FSM_sequential_state_reg[1] [15]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_51 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [14]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[14]),
        .O(\FSM_sequential_state_reg[1] [14]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_52 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [13]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[13]),
        .O(\FSM_sequential_state_reg[1] [13]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_53 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [12]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[12]),
        .O(\FSM_sequential_state_reg[1] [12]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_54 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [11]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[11]),
        .O(\FSM_sequential_state_reg[1] [11]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_55 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [10]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[10]),
        .O(\FSM_sequential_state_reg[1] [10]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_56 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [9]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[9]),
        .O(\FSM_sequential_state_reg[1] [9]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_57 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [8]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[8]),
        .O(\FSM_sequential_state_reg[1] [8]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_58 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [7]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[7]),
        .O(\FSM_sequential_state_reg[1] [7]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_59 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [6]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[6]),
        .O(\FSM_sequential_state_reg[1] [6]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [59]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[59]),
        .O(\FSM_sequential_state_reg[1] [59]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_60 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[5]),
        .O(\FSM_sequential_state_reg[1] [5]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_61 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[4]),
        .O(\FSM_sequential_state_reg[1] [4]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_62 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [3]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[3]),
        .O(\FSM_sequential_state_reg[1] [3]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_63 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [2]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[2]),
        .O(\FSM_sequential_state_reg[1] [2]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_64 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[1]),
        .O(\FSM_sequential_state_reg[1] [1]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_65 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[0]),
        .O(\FSM_sequential_state_reg[1] [0]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [58]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[58]),
        .O(\FSM_sequential_state_reg[1] [58]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [57]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[57]),
        .O(\FSM_sequential_state_reg[1] [57]));
  LUT6 #(
    .INIT(64'h0020220000200000)) 
    \gen_fifo.inst_xpm_fifo_sync_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_rd_b.doutb_reg_reg[57] [56]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(m00_read_data[56]),
        .O(\FSM_sequential_state_reg[1] [56]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter__parameterized0_4 inst_ar_to_r_transaction_cntr
       (.\FSM_sequential_state_reg[2] (\FSM_sequential_state_reg[2] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .ar_idle(ar_idle),
        .arvalid_r_reg(inst_ar_to_r_transaction_cntr_n_1),
        .arvalid_r_reg_0(arvalid_r_reg_0),
        .data_valid(m00_read_valid),
        .dout(\gen_fifo.inst_rd_xpm_fifo_sync_n_20 ),
        .full(full),
        .m00_axi_arready(m00_axi_arready),
        .m00_axi_arready_0(inst_ar_to_r_transaction_cntr_n_2),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter_5 inst_ar_transaction_cntr
       (.Q(sel0),
        .ap_clk(ap_clk),
        .ar_idle(ar_idle),
        .ar_idle_reg(arvalid_r_reg_0),
        .is_zero_r(is_zero_r),
        .is_zero_r_reg_0(inst_ar_to_r_transaction_cntr_n_1),
        .m00_axi_arlen(m00_axi_arlen),
        .\m00_axi_arlen[7] (final_burst_len),
        .m00_axi_arready(m00_axi_arready),
        .out(out),
        .start(start),
        .start_reg(inst_ar_transaction_cntr_n_9));
  FDRE #(
    .INIT(1'b0)) 
    start_d1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(start_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_d1),
        .Q(start),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry_n_0,total_len_r1_carry_n_1,total_len_r1_carry_n_2,total_len_r1_carry_n_3,total_len_r1_carry_n_4,total_len_r1_carry_n_5,total_len_r1_carry_n_6,total_len_r1_carry_n_7}),
        .DI(\total_len_r_reg[60]_0 [10:3]),
        .O(total_len_r0[7:0]),
        .S({total_len_r1_carry_i_1_n_0,total_len_r1_carry_i_2_n_0,total_len_r1_carry_i_3_n_0,total_len_r1_carry_i_4_n_0,total_len_r1_carry_i_5_n_0,total_len_r1_carry_i_6_n_0,total_len_r1_carry_i_7_n_0,total_len_r1_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__0
       (.CI(total_len_r1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__0_n_0,total_len_r1_carry__0_n_1,total_len_r1_carry__0_n_2,total_len_r1_carry__0_n_3,total_len_r1_carry__0_n_4,total_len_r1_carry__0_n_5,total_len_r1_carry__0_n_6,total_len_r1_carry__0_n_7}),
        .DI(\total_len_r_reg[60]_0 [18:11]),
        .O(total_len_r0[15:8]),
        .S({total_len_r1_carry__0_i_1_n_0,total_len_r1_carry__0_i_2_n_0,total_len_r1_carry__0_i_3_n_0,total_len_r1_carry__0_i_4_n_0,total_len_r1_carry__0_i_5_n_0,total_len_r1_carry__0_i_6_n_0,total_len_r1_carry__0_i_7_n_0,total_len_r1_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_1
       (.I0(\total_len_r_reg[60]_0 [18]),
        .O(total_len_r1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_2
       (.I0(\total_len_r_reg[60]_0 [17]),
        .O(total_len_r1_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_3
       (.I0(\total_len_r_reg[60]_0 [16]),
        .O(total_len_r1_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_4
       (.I0(\total_len_r_reg[60]_0 [15]),
        .O(total_len_r1_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_5
       (.I0(\total_len_r_reg[60]_0 [14]),
        .O(total_len_r1_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_6
       (.I0(\total_len_r_reg[60]_0 [13]),
        .O(total_len_r1_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_7
       (.I0(\total_len_r_reg[60]_0 [12]),
        .O(total_len_r1_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_8
       (.I0(\total_len_r_reg[60]_0 [11]),
        .O(total_len_r1_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__1
       (.CI(total_len_r1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__1_n_0,total_len_r1_carry__1_n_1,total_len_r1_carry__1_n_2,total_len_r1_carry__1_n_3,total_len_r1_carry__1_n_4,total_len_r1_carry__1_n_5,total_len_r1_carry__1_n_6,total_len_r1_carry__1_n_7}),
        .DI(\total_len_r_reg[60]_0 [26:19]),
        .O(total_len_r0[23:16]),
        .S({total_len_r1_carry__1_i_1_n_0,total_len_r1_carry__1_i_2_n_0,total_len_r1_carry__1_i_3_n_0,total_len_r1_carry__1_i_4_n_0,total_len_r1_carry__1_i_5_n_0,total_len_r1_carry__1_i_6_n_0,total_len_r1_carry__1_i_7_n_0,total_len_r1_carry__1_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_1
       (.I0(\total_len_r_reg[60]_0 [26]),
        .O(total_len_r1_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_2
       (.I0(\total_len_r_reg[60]_0 [25]),
        .O(total_len_r1_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_3
       (.I0(\total_len_r_reg[60]_0 [24]),
        .O(total_len_r1_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_4
       (.I0(\total_len_r_reg[60]_0 [23]),
        .O(total_len_r1_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_5
       (.I0(\total_len_r_reg[60]_0 [22]),
        .O(total_len_r1_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_6
       (.I0(\total_len_r_reg[60]_0 [21]),
        .O(total_len_r1_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_7
       (.I0(\total_len_r_reg[60]_0 [20]),
        .O(total_len_r1_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_8
       (.I0(\total_len_r_reg[60]_0 [19]),
        .O(total_len_r1_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__2
       (.CI(total_len_r1_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__2_n_0,total_len_r1_carry__2_n_1,total_len_r1_carry__2_n_2,total_len_r1_carry__2_n_3,total_len_r1_carry__2_n_4,total_len_r1_carry__2_n_5,total_len_r1_carry__2_n_6,total_len_r1_carry__2_n_7}),
        .DI(\total_len_r_reg[60]_0 [34:27]),
        .O(total_len_r0[31:24]),
        .S({total_len_r1_carry__2_i_1_n_0,total_len_r1_carry__2_i_2_n_0,total_len_r1_carry__2_i_3_n_0,total_len_r1_carry__2_i_4_n_0,total_len_r1_carry__2_i_5_n_0,total_len_r1_carry__2_i_6_n_0,total_len_r1_carry__2_i_7_n_0,total_len_r1_carry__2_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_1
       (.I0(\total_len_r_reg[60]_0 [34]),
        .O(total_len_r1_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_2
       (.I0(\total_len_r_reg[60]_0 [33]),
        .O(total_len_r1_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_3
       (.I0(\total_len_r_reg[60]_0 [32]),
        .O(total_len_r1_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_4
       (.I0(\total_len_r_reg[60]_0 [31]),
        .O(total_len_r1_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_5
       (.I0(\total_len_r_reg[60]_0 [30]),
        .O(total_len_r1_carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_6
       (.I0(\total_len_r_reg[60]_0 [29]),
        .O(total_len_r1_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_7
       (.I0(\total_len_r_reg[60]_0 [28]),
        .O(total_len_r1_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_8
       (.I0(\total_len_r_reg[60]_0 [27]),
        .O(total_len_r1_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__3
       (.CI(total_len_r1_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__3_n_0,total_len_r1_carry__3_n_1,total_len_r1_carry__3_n_2,total_len_r1_carry__3_n_3,total_len_r1_carry__3_n_4,total_len_r1_carry__3_n_5,total_len_r1_carry__3_n_6,total_len_r1_carry__3_n_7}),
        .DI(\total_len_r_reg[60]_0 [42:35]),
        .O(total_len_r0[39:32]),
        .S({total_len_r1_carry__3_i_1_n_0,total_len_r1_carry__3_i_2_n_0,total_len_r1_carry__3_i_3_n_0,total_len_r1_carry__3_i_4_n_0,total_len_r1_carry__3_i_5_n_0,total_len_r1_carry__3_i_6_n_0,total_len_r1_carry__3_i_7_n_0,total_len_r1_carry__3_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_1
       (.I0(\total_len_r_reg[60]_0 [42]),
        .O(total_len_r1_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_2
       (.I0(\total_len_r_reg[60]_0 [41]),
        .O(total_len_r1_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_3
       (.I0(\total_len_r_reg[60]_0 [40]),
        .O(total_len_r1_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_4
       (.I0(\total_len_r_reg[60]_0 [39]),
        .O(total_len_r1_carry__3_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_5
       (.I0(\total_len_r_reg[60]_0 [38]),
        .O(total_len_r1_carry__3_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_6
       (.I0(\total_len_r_reg[60]_0 [37]),
        .O(total_len_r1_carry__3_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_7
       (.I0(\total_len_r_reg[60]_0 [36]),
        .O(total_len_r1_carry__3_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_8
       (.I0(\total_len_r_reg[60]_0 [35]),
        .O(total_len_r1_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__4
       (.CI(total_len_r1_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__4_n_0,total_len_r1_carry__4_n_1,total_len_r1_carry__4_n_2,total_len_r1_carry__4_n_3,total_len_r1_carry__4_n_4,total_len_r1_carry__4_n_5,total_len_r1_carry__4_n_6,total_len_r1_carry__4_n_7}),
        .DI(\total_len_r_reg[60]_0 [50:43]),
        .O(total_len_r0[47:40]),
        .S({total_len_r1_carry__4_i_1_n_0,total_len_r1_carry__4_i_2_n_0,total_len_r1_carry__4_i_3_n_0,total_len_r1_carry__4_i_4_n_0,total_len_r1_carry__4_i_5_n_0,total_len_r1_carry__4_i_6_n_0,total_len_r1_carry__4_i_7_n_0,total_len_r1_carry__4_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_1
       (.I0(\total_len_r_reg[60]_0 [50]),
        .O(total_len_r1_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_2
       (.I0(\total_len_r_reg[60]_0 [49]),
        .O(total_len_r1_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_3
       (.I0(\total_len_r_reg[60]_0 [48]),
        .O(total_len_r1_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_4
       (.I0(\total_len_r_reg[60]_0 [47]),
        .O(total_len_r1_carry__4_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_5
       (.I0(\total_len_r_reg[60]_0 [46]),
        .O(total_len_r1_carry__4_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_6
       (.I0(\total_len_r_reg[60]_0 [45]),
        .O(total_len_r1_carry__4_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_7
       (.I0(\total_len_r_reg[60]_0 [44]),
        .O(total_len_r1_carry__4_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_8
       (.I0(\total_len_r_reg[60]_0 [43]),
        .O(total_len_r1_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__5
       (.CI(total_len_r1_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__5_n_0,total_len_r1_carry__5_n_1,total_len_r1_carry__5_n_2,total_len_r1_carry__5_n_3,total_len_r1_carry__5_n_4,total_len_r1_carry__5_n_5,total_len_r1_carry__5_n_6,total_len_r1_carry__5_n_7}),
        .DI(\total_len_r_reg[60]_0 [58:51]),
        .O(total_len_r0[55:48]),
        .S({total_len_r1_carry__5_i_1_n_0,total_len_r1_carry__5_i_2_n_0,total_len_r1_carry__5_i_3_n_0,total_len_r1_carry__5_i_4_n_0,total_len_r1_carry__5_i_5_n_0,total_len_r1_carry__5_i_6_n_0,total_len_r1_carry__5_i_7_n_0,total_len_r1_carry__5_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_1
       (.I0(\total_len_r_reg[60]_0 [58]),
        .O(total_len_r1_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_2
       (.I0(\total_len_r_reg[60]_0 [57]),
        .O(total_len_r1_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_3
       (.I0(\total_len_r_reg[60]_0 [56]),
        .O(total_len_r1_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_4
       (.I0(\total_len_r_reg[60]_0 [55]),
        .O(total_len_r1_carry__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_5
       (.I0(\total_len_r_reg[60]_0 [54]),
        .O(total_len_r1_carry__5_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_6
       (.I0(\total_len_r_reg[60]_0 [53]),
        .O(total_len_r1_carry__5_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_7
       (.I0(\total_len_r_reg[60]_0 [52]),
        .O(total_len_r1_carry__5_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_8
       (.I0(\total_len_r_reg[60]_0 [51]),
        .O(total_len_r1_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__6
       (.CI(total_len_r1_carry__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_total_len_r1_carry__6_CO_UNCONNECTED[7:4],total_len_r1_carry__6_n_4,total_len_r1_carry__6_n_5,total_len_r1_carry__6_n_6,total_len_r1_carry__6_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,\total_len_r_reg[60]_0 [62:59]}),
        .O({NLW_total_len_r1_carry__6_O_UNCONNECTED[7:5],total_len_r0[60:56]}),
        .S({1'b0,1'b0,1'b0,total_len_r1_carry__6_i_1_n_0,total_len_r1_carry__6_i_2_n_0,total_len_r1_carry__6_i_3_n_0,total_len_r1_carry__6_i_4_n_0,total_len_r1_carry__6_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_1
       (.I0(\total_len_r_reg[60]_0 [63]),
        .O(total_len_r1_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_2
       (.I0(\total_len_r_reg[60]_0 [62]),
        .O(total_len_r1_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_3
       (.I0(\total_len_r_reg[60]_0 [61]),
        .O(total_len_r1_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_4
       (.I0(\total_len_r_reg[60]_0 [60]),
        .O(total_len_r1_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_5
       (.I0(\total_len_r_reg[60]_0 [59]),
        .O(total_len_r1_carry__6_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_1
       (.I0(\total_len_r_reg[60]_0 [10]),
        .O(total_len_r1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_2
       (.I0(\total_len_r_reg[60]_0 [9]),
        .O(total_len_r1_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_3
       (.I0(\total_len_r_reg[60]_0 [8]),
        .O(total_len_r1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_4
       (.I0(\total_len_r_reg[60]_0 [7]),
        .O(total_len_r1_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_5
       (.I0(\total_len_r_reg[60]_0 [6]),
        .O(total_len_r1_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_6
       (.I0(\total_len_r_reg[60]_0 [5]),
        .O(total_len_r1_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_7
       (.I0(\total_len_r_reg[60]_0 [4]),
        .O(total_len_r1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h5556)) 
    total_len_r1_carry_i_8
       (.I0(\total_len_r_reg[60]_0 [3]),
        .I1(\total_len_r_reg[60]_0 [2]),
        .I2(\total_len_r_reg[60]_0 [0]),
        .I3(\total_len_r_reg[60]_0 [1]),
        .O(total_len_r1_carry_i_8_n_0));
  FDRE \total_len_r_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[0]),
        .Q(\total_len_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \total_len_r_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[10]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE \total_len_r_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[11]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE \total_len_r_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[12]),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE \total_len_r_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[13]),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE \total_len_r_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[14]),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE \total_len_r_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[15]),
        .Q(sel0[7]),
        .R(1'b0));
  FDRE \total_len_r_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[16]),
        .Q(sel0[8]),
        .R(1'b0));
  FDRE \total_len_r_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[17]),
        .Q(sel0[9]),
        .R(1'b0));
  FDRE \total_len_r_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[18]),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE \total_len_r_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[19]),
        .Q(sel0[11]),
        .R(1'b0));
  FDRE \total_len_r_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[1]),
        .Q(\total_len_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \total_len_r_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[20]),
        .Q(sel0[12]),
        .R(1'b0));
  FDRE \total_len_r_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[21]),
        .Q(sel0[13]),
        .R(1'b0));
  FDRE \total_len_r_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[22]),
        .Q(sel0[14]),
        .R(1'b0));
  FDRE \total_len_r_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[23]),
        .Q(sel0[15]),
        .R(1'b0));
  FDRE \total_len_r_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[24]),
        .Q(sel0[16]),
        .R(1'b0));
  FDRE \total_len_r_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[25]),
        .Q(sel0[17]),
        .R(1'b0));
  FDRE \total_len_r_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[26]),
        .Q(sel0[18]),
        .R(1'b0));
  FDRE \total_len_r_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[27]),
        .Q(sel0[19]),
        .R(1'b0));
  FDRE \total_len_r_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[28]),
        .Q(sel0[20]),
        .R(1'b0));
  FDRE \total_len_r_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[29]),
        .Q(sel0[21]),
        .R(1'b0));
  FDRE \total_len_r_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[2]),
        .Q(\total_len_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \total_len_r_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[30]),
        .Q(sel0[22]),
        .R(1'b0));
  FDRE \total_len_r_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[31]),
        .Q(sel0[23]),
        .R(1'b0));
  FDRE \total_len_r_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[32]),
        .Q(sel0[24]),
        .R(1'b0));
  FDRE \total_len_r_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[33]),
        .Q(sel0[25]),
        .R(1'b0));
  FDRE \total_len_r_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[34]),
        .Q(sel0[26]),
        .R(1'b0));
  FDRE \total_len_r_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[35]),
        .Q(sel0[27]),
        .R(1'b0));
  FDRE \total_len_r_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[36]),
        .Q(sel0[28]),
        .R(1'b0));
  FDRE \total_len_r_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[37]),
        .Q(sel0[29]),
        .R(1'b0));
  FDRE \total_len_r_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[38]),
        .Q(sel0[30]),
        .R(1'b0));
  FDRE \total_len_r_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[39]),
        .Q(sel0[31]),
        .R(1'b0));
  FDRE \total_len_r_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[3]),
        .Q(\total_len_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \total_len_r_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[40]),
        .Q(sel0[32]),
        .R(1'b0));
  FDRE \total_len_r_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[41]),
        .Q(sel0[33]),
        .R(1'b0));
  FDRE \total_len_r_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[42]),
        .Q(sel0[34]),
        .R(1'b0));
  FDRE \total_len_r_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[43]),
        .Q(sel0[35]),
        .R(1'b0));
  FDRE \total_len_r_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[44]),
        .Q(sel0[36]),
        .R(1'b0));
  FDRE \total_len_r_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[45]),
        .Q(sel0[37]),
        .R(1'b0));
  FDRE \total_len_r_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[46]),
        .Q(sel0[38]),
        .R(1'b0));
  FDRE \total_len_r_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[47]),
        .Q(sel0[39]),
        .R(1'b0));
  FDRE \total_len_r_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[48]),
        .Q(sel0[40]),
        .R(1'b0));
  FDRE \total_len_r_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[49]),
        .Q(sel0[41]),
        .R(1'b0));
  FDRE \total_len_r_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[4]),
        .Q(\total_len_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \total_len_r_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[50]),
        .Q(sel0[42]),
        .R(1'b0));
  FDRE \total_len_r_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[51]),
        .Q(sel0[43]),
        .R(1'b0));
  FDRE \total_len_r_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[52]),
        .Q(sel0[44]),
        .R(1'b0));
  FDRE \total_len_r_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[53]),
        .Q(sel0[45]),
        .R(1'b0));
  FDRE \total_len_r_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[54]),
        .Q(sel0[46]),
        .R(1'b0));
  FDRE \total_len_r_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[55]),
        .Q(sel0[47]),
        .R(1'b0));
  FDRE \total_len_r_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[56]),
        .Q(sel0[48]),
        .R(1'b0));
  FDRE \total_len_r_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[57]),
        .Q(sel0[49]),
        .R(1'b0));
  FDRE \total_len_r_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[58]),
        .Q(sel0[50]),
        .R(1'b0));
  FDRE \total_len_r_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[59]),
        .Q(sel0[51]),
        .R(1'b0));
  FDRE \total_len_r_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[5]),
        .Q(\total_len_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \total_len_r_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[60]),
        .Q(sel0[52]),
        .R(1'b0));
  FDRE \total_len_r_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[6]),
        .Q(\total_len_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \total_len_r_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[7]),
        .Q(\total_len_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \total_len_r_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[8]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE \total_len_r_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[9]),
        .Q(sel0[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_axi_write_master
   (full,
    m00_axi_wdata,
    m00_axi_awaddr,
    is_zero_r_reg,
    awvalid_r_reg_0,
    rd_en,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m00_axi_wvalid,
    m00_axi_awlen,
    m00_axi_wstrb,
    out,
    ap_clk,
    wr_en,
    \gen_rd_b.doutb_reg_reg[57] ,
    E,
    Q,
    ap_start,
    m00_axi_wready,
    m00_axi_awready,
    m00_axi_bvalid,
    \byte_remainder_r_reg[2]_0 ,
    \byte_remainder_r_reg[0]_0 ,
    \byte_remainder_r_reg[2]_1 ,
    \addr_offset_r_reg[63]_0 ,
    \total_len_r_reg[60]_0 ,
    \total_len_r_reg[60]_1 );
  output full;
  output [63:0]m00_axi_wdata;
  output [53:0]m00_axi_awaddr;
  output is_zero_r_reg;
  output awvalid_r_reg_0;
  output rd_en;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m00_axi_wvalid;
  output [7:0]m00_axi_awlen;
  output [6:0]m00_axi_wstrb;
  input out;
  input ap_clk;
  input wr_en;
  input [63:0]\gen_rd_b.doutb_reg_reg[57] ;
  input [0:0]E;
  input [3:0]Q;
  input ap_start;
  input m00_axi_wready;
  input m00_axi_awready;
  input m00_axi_bvalid;
  input \byte_remainder_r_reg[2]_0 ;
  input \byte_remainder_r_reg[0]_0 ;
  input \byte_remainder_r_reg[2]_1 ;
  input [52:0]\addr_offset_r_reg[63]_0 ;
  input [59:0]\total_len_r_reg[60]_0 ;
  input \total_len_r_reg[60]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_state[3]_i_3_n_0 ;
  wire [3:0]Q;
  wire \addr[17]_i_10__0_n_0 ;
  wire \addr[17]_i_2__0_n_0 ;
  wire \addr[17]_i_3__0_n_0 ;
  wire \addr[17]_i_4__0_n_0 ;
  wire \addr[17]_i_5__0_n_0 ;
  wire \addr[17]_i_6__0_n_0 ;
  wire \addr[17]_i_7__0_n_0 ;
  wire \addr[17]_i_8__0_n_0 ;
  wire \addr[17]_i_9__0_n_0 ;
  wire \addr[25]_i_2__0_n_0 ;
  wire \addr[25]_i_3__0_n_0 ;
  wire \addr[25]_i_4__0_n_0 ;
  wire \addr[25]_i_5__0_n_0 ;
  wire \addr[25]_i_6__0_n_0 ;
  wire \addr[25]_i_7__0_n_0 ;
  wire \addr[25]_i_8__0_n_0 ;
  wire \addr[25]_i_9__0_n_0 ;
  wire \addr[33]_i_2__0_n_0 ;
  wire \addr[33]_i_3__0_n_0 ;
  wire \addr[33]_i_4__0_n_0 ;
  wire \addr[33]_i_5__0_n_0 ;
  wire \addr[33]_i_6__0_n_0 ;
  wire \addr[33]_i_7__0_n_0 ;
  wire \addr[33]_i_8__0_n_0 ;
  wire \addr[33]_i_9__0_n_0 ;
  wire \addr[41]_i_2__0_n_0 ;
  wire \addr[41]_i_3__0_n_0 ;
  wire \addr[41]_i_4__0_n_0 ;
  wire \addr[41]_i_5__0_n_0 ;
  wire \addr[41]_i_6__0_n_0 ;
  wire \addr[41]_i_7__0_n_0 ;
  wire \addr[41]_i_8__0_n_0 ;
  wire \addr[41]_i_9__0_n_0 ;
  wire \addr[49]_i_2__0_n_0 ;
  wire \addr[49]_i_3__0_n_0 ;
  wire \addr[49]_i_4__0_n_0 ;
  wire \addr[49]_i_5__0_n_0 ;
  wire \addr[49]_i_6__0_n_0 ;
  wire \addr[49]_i_7__0_n_0 ;
  wire \addr[49]_i_8__0_n_0 ;
  wire \addr[49]_i_9__0_n_0 ;
  wire \addr[57]_i_2__0_n_0 ;
  wire \addr[57]_i_3__0_n_0 ;
  wire \addr[57]_i_4__0_n_0 ;
  wire \addr[57]_i_5__0_n_0 ;
  wire \addr[57]_i_6__0_n_0 ;
  wire \addr[57]_i_7__0_n_0 ;
  wire \addr[57]_i_8__0_n_0 ;
  wire \addr[57]_i_9__0_n_0 ;
  wire \addr[63]_i_3__0_n_0 ;
  wire \addr[63]_i_4__0_n_0 ;
  wire \addr[63]_i_5__0_n_0 ;
  wire \addr[63]_i_6__0_n_0 ;
  wire \addr[63]_i_7__0_n_0 ;
  wire \addr[63]_i_8__0_n_0 ;
  wire [63:11]addr_offset_r;
  wire [52:0]\addr_offset_r_reg[63]_0 ;
  wire \addr_reg[17]_i_1__0_n_0 ;
  wire \addr_reg[17]_i_1__0_n_1 ;
  wire \addr_reg[17]_i_1__0_n_10 ;
  wire \addr_reg[17]_i_1__0_n_11 ;
  wire \addr_reg[17]_i_1__0_n_12 ;
  wire \addr_reg[17]_i_1__0_n_13 ;
  wire \addr_reg[17]_i_1__0_n_14 ;
  wire \addr_reg[17]_i_1__0_n_15 ;
  wire \addr_reg[17]_i_1__0_n_2 ;
  wire \addr_reg[17]_i_1__0_n_3 ;
  wire \addr_reg[17]_i_1__0_n_4 ;
  wire \addr_reg[17]_i_1__0_n_5 ;
  wire \addr_reg[17]_i_1__0_n_6 ;
  wire \addr_reg[17]_i_1__0_n_7 ;
  wire \addr_reg[17]_i_1__0_n_8 ;
  wire \addr_reg[17]_i_1__0_n_9 ;
  wire \addr_reg[25]_i_1__0_n_0 ;
  wire \addr_reg[25]_i_1__0_n_1 ;
  wire \addr_reg[25]_i_1__0_n_10 ;
  wire \addr_reg[25]_i_1__0_n_11 ;
  wire \addr_reg[25]_i_1__0_n_12 ;
  wire \addr_reg[25]_i_1__0_n_13 ;
  wire \addr_reg[25]_i_1__0_n_14 ;
  wire \addr_reg[25]_i_1__0_n_15 ;
  wire \addr_reg[25]_i_1__0_n_2 ;
  wire \addr_reg[25]_i_1__0_n_3 ;
  wire \addr_reg[25]_i_1__0_n_4 ;
  wire \addr_reg[25]_i_1__0_n_5 ;
  wire \addr_reg[25]_i_1__0_n_6 ;
  wire \addr_reg[25]_i_1__0_n_7 ;
  wire \addr_reg[25]_i_1__0_n_8 ;
  wire \addr_reg[25]_i_1__0_n_9 ;
  wire \addr_reg[33]_i_1__0_n_0 ;
  wire \addr_reg[33]_i_1__0_n_1 ;
  wire \addr_reg[33]_i_1__0_n_10 ;
  wire \addr_reg[33]_i_1__0_n_11 ;
  wire \addr_reg[33]_i_1__0_n_12 ;
  wire \addr_reg[33]_i_1__0_n_13 ;
  wire \addr_reg[33]_i_1__0_n_14 ;
  wire \addr_reg[33]_i_1__0_n_15 ;
  wire \addr_reg[33]_i_1__0_n_2 ;
  wire \addr_reg[33]_i_1__0_n_3 ;
  wire \addr_reg[33]_i_1__0_n_4 ;
  wire \addr_reg[33]_i_1__0_n_5 ;
  wire \addr_reg[33]_i_1__0_n_6 ;
  wire \addr_reg[33]_i_1__0_n_7 ;
  wire \addr_reg[33]_i_1__0_n_8 ;
  wire \addr_reg[33]_i_1__0_n_9 ;
  wire \addr_reg[41]_i_1__0_n_0 ;
  wire \addr_reg[41]_i_1__0_n_1 ;
  wire \addr_reg[41]_i_1__0_n_10 ;
  wire \addr_reg[41]_i_1__0_n_11 ;
  wire \addr_reg[41]_i_1__0_n_12 ;
  wire \addr_reg[41]_i_1__0_n_13 ;
  wire \addr_reg[41]_i_1__0_n_14 ;
  wire \addr_reg[41]_i_1__0_n_15 ;
  wire \addr_reg[41]_i_1__0_n_2 ;
  wire \addr_reg[41]_i_1__0_n_3 ;
  wire \addr_reg[41]_i_1__0_n_4 ;
  wire \addr_reg[41]_i_1__0_n_5 ;
  wire \addr_reg[41]_i_1__0_n_6 ;
  wire \addr_reg[41]_i_1__0_n_7 ;
  wire \addr_reg[41]_i_1__0_n_8 ;
  wire \addr_reg[41]_i_1__0_n_9 ;
  wire \addr_reg[49]_i_1__0_n_0 ;
  wire \addr_reg[49]_i_1__0_n_1 ;
  wire \addr_reg[49]_i_1__0_n_10 ;
  wire \addr_reg[49]_i_1__0_n_11 ;
  wire \addr_reg[49]_i_1__0_n_12 ;
  wire \addr_reg[49]_i_1__0_n_13 ;
  wire \addr_reg[49]_i_1__0_n_14 ;
  wire \addr_reg[49]_i_1__0_n_15 ;
  wire \addr_reg[49]_i_1__0_n_2 ;
  wire \addr_reg[49]_i_1__0_n_3 ;
  wire \addr_reg[49]_i_1__0_n_4 ;
  wire \addr_reg[49]_i_1__0_n_5 ;
  wire \addr_reg[49]_i_1__0_n_6 ;
  wire \addr_reg[49]_i_1__0_n_7 ;
  wire \addr_reg[49]_i_1__0_n_8 ;
  wire \addr_reg[49]_i_1__0_n_9 ;
  wire \addr_reg[57]_i_1__0_n_0 ;
  wire \addr_reg[57]_i_1__0_n_1 ;
  wire \addr_reg[57]_i_1__0_n_10 ;
  wire \addr_reg[57]_i_1__0_n_11 ;
  wire \addr_reg[57]_i_1__0_n_12 ;
  wire \addr_reg[57]_i_1__0_n_13 ;
  wire \addr_reg[57]_i_1__0_n_14 ;
  wire \addr_reg[57]_i_1__0_n_15 ;
  wire \addr_reg[57]_i_1__0_n_2 ;
  wire \addr_reg[57]_i_1__0_n_3 ;
  wire \addr_reg[57]_i_1__0_n_4 ;
  wire \addr_reg[57]_i_1__0_n_5 ;
  wire \addr_reg[57]_i_1__0_n_6 ;
  wire \addr_reg[57]_i_1__0_n_7 ;
  wire \addr_reg[57]_i_1__0_n_8 ;
  wire \addr_reg[57]_i_1__0_n_9 ;
  wire \addr_reg[63]_i_2__0_n_10 ;
  wire \addr_reg[63]_i_2__0_n_11 ;
  wire \addr_reg[63]_i_2__0_n_12 ;
  wire \addr_reg[63]_i_2__0_n_13 ;
  wire \addr_reg[63]_i_2__0_n_14 ;
  wire \addr_reg[63]_i_2__0_n_15 ;
  wire \addr_reg[63]_i_2__0_n_3 ;
  wire \addr_reg[63]_i_2__0_n_4 ;
  wire \addr_reg[63]_i_2__0_n_5 ;
  wire \addr_reg[63]_i_2__0_n_6 ;
  wire \addr_reg[63]_i_2__0_n_7 ;
  wire ap_clk;
  wire ap_start;
  wire awvalid_r_reg_0;
  wire [2:0]byte_remainder_r;
  wire [0:0]byte_remainder_r0__0;
  wire \byte_remainder_r[1]_i_1_n_0 ;
  wire \byte_remainder_r[2]_i_1_n_0 ;
  wire \byte_remainder_r_reg[0]_0 ;
  wire \byte_remainder_r_reg[2]_0 ;
  wire \byte_remainder_r_reg[2]_1 ;
  wire ctrl_start_d1;
  wire done0;
  wire [7:0]final_burst_len;
  wire [7:1]final_strb;
  wire \final_strb[1]_i_1_n_0 ;
  wire \final_strb[2]_i_1_n_0 ;
  wire \final_strb[3]_i_1_n_0 ;
  wire \final_strb[5]_i_1_n_0 ;
  wire \final_strb[6]_i_1_n_0 ;
  wire \final_strb[7]_i_1_n_0 ;
  wire full;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [63:0]\gen_rd_b.doutb_reg_reg[57] ;
  wire inst_aw_transaction_cntr_n_10;
  wire inst_aw_transaction_cntr_n_11;
  wire inst_aw_transaction_cntr_n_12;
  wire inst_aw_transaction_cntr_n_13;
  wire inst_aw_transaction_cntr_n_14;
  wire inst_aw_transaction_cntr_n_9;
  wire inst_burst_cntr_n_1;
  wire inst_burst_cntr_n_2;
  wire inst_burst_cntr_n_3;
  wire inst_burst_cntr_n_4;
  wire inst_burst_cntr_n_5;
  wire inst_burst_cntr_n_6;
  wire inst_burst_cntr_n_7;
  wire inst_w_to_aw_cntr_n_0;
  wire inst_w_to_aw_cntr_n_1;
  wire inst_w_transaction_cntr_n_1;
  wire inst_w_transaction_cntr_n_11;
  wire inst_w_transaction_cntr_n_2;
  wire inst_w_transaction_cntr_n_3;
  wire is_zero_r;
  wire is_zero_r_reg;
  wire [53:0]m00_axi_awaddr;
  wire [7:0]m00_axi_awlen;
  wire m00_axi_awready;
  wire m00_axi_bvalid;
  wire [63:0]m00_axi_wdata;
  wire m00_axi_wready;
  wire [6:0]m00_axi_wstrb;
  wire m00_axi_wvalid;
  wire m00_write_done;
  wire m_axi_wvalid_i;
  wire out;
  wire rd_en;
  wire rd_en0;
  wire [52:0]sel0;
  wire stall_aw;
  wire start;
  wire [60:0]total_len_r0;
  wire total_len_r1_carry__0_i_1__0_n_0;
  wire total_len_r1_carry__0_i_2__0_n_0;
  wire total_len_r1_carry__0_i_3__0_n_0;
  wire total_len_r1_carry__0_i_4__0_n_0;
  wire total_len_r1_carry__0_i_5__0_n_0;
  wire total_len_r1_carry__0_i_6__0_n_0;
  wire total_len_r1_carry__0_i_7__0_n_0;
  wire total_len_r1_carry__0_i_8__0_n_0;
  wire total_len_r1_carry__0_n_0;
  wire total_len_r1_carry__0_n_1;
  wire total_len_r1_carry__0_n_2;
  wire total_len_r1_carry__0_n_3;
  wire total_len_r1_carry__0_n_4;
  wire total_len_r1_carry__0_n_5;
  wire total_len_r1_carry__0_n_6;
  wire total_len_r1_carry__0_n_7;
  wire total_len_r1_carry__1_i_1__0_n_0;
  wire total_len_r1_carry__1_i_2__0_n_0;
  wire total_len_r1_carry__1_i_3__0_n_0;
  wire total_len_r1_carry__1_i_4__0_n_0;
  wire total_len_r1_carry__1_i_5__0_n_0;
  wire total_len_r1_carry__1_i_6__0_n_0;
  wire total_len_r1_carry__1_i_7__0_n_0;
  wire total_len_r1_carry__1_i_8__0_n_0;
  wire total_len_r1_carry__1_n_0;
  wire total_len_r1_carry__1_n_1;
  wire total_len_r1_carry__1_n_2;
  wire total_len_r1_carry__1_n_3;
  wire total_len_r1_carry__1_n_4;
  wire total_len_r1_carry__1_n_5;
  wire total_len_r1_carry__1_n_6;
  wire total_len_r1_carry__1_n_7;
  wire total_len_r1_carry__2_i_1__0_n_0;
  wire total_len_r1_carry__2_i_2__0_n_0;
  wire total_len_r1_carry__2_i_3__0_n_0;
  wire total_len_r1_carry__2_i_4__0_n_0;
  wire total_len_r1_carry__2_i_5__0_n_0;
  wire total_len_r1_carry__2_i_6__0_n_0;
  wire total_len_r1_carry__2_i_7__0_n_0;
  wire total_len_r1_carry__2_i_8__0_n_0;
  wire total_len_r1_carry__2_n_0;
  wire total_len_r1_carry__2_n_1;
  wire total_len_r1_carry__2_n_2;
  wire total_len_r1_carry__2_n_3;
  wire total_len_r1_carry__2_n_4;
  wire total_len_r1_carry__2_n_5;
  wire total_len_r1_carry__2_n_6;
  wire total_len_r1_carry__2_n_7;
  wire total_len_r1_carry__3_i_1__0_n_0;
  wire total_len_r1_carry__3_i_2__0_n_0;
  wire total_len_r1_carry__3_i_3__0_n_0;
  wire total_len_r1_carry__3_i_4__0_n_0;
  wire total_len_r1_carry__3_i_5__0_n_0;
  wire total_len_r1_carry__3_i_6__0_n_0;
  wire total_len_r1_carry__3_i_7__0_n_0;
  wire total_len_r1_carry__3_i_8__0_n_0;
  wire total_len_r1_carry__3_n_0;
  wire total_len_r1_carry__3_n_1;
  wire total_len_r1_carry__3_n_2;
  wire total_len_r1_carry__3_n_3;
  wire total_len_r1_carry__3_n_4;
  wire total_len_r1_carry__3_n_5;
  wire total_len_r1_carry__3_n_6;
  wire total_len_r1_carry__3_n_7;
  wire total_len_r1_carry__4_i_1__0_n_0;
  wire total_len_r1_carry__4_i_2__0_n_0;
  wire total_len_r1_carry__4_i_3__0_n_0;
  wire total_len_r1_carry__4_i_4__0_n_0;
  wire total_len_r1_carry__4_i_5__0_n_0;
  wire total_len_r1_carry__4_i_6__0_n_0;
  wire total_len_r1_carry__4_i_7__0_n_0;
  wire total_len_r1_carry__4_i_8__0_n_0;
  wire total_len_r1_carry__4_n_0;
  wire total_len_r1_carry__4_n_1;
  wire total_len_r1_carry__4_n_2;
  wire total_len_r1_carry__4_n_3;
  wire total_len_r1_carry__4_n_4;
  wire total_len_r1_carry__4_n_5;
  wire total_len_r1_carry__4_n_6;
  wire total_len_r1_carry__4_n_7;
  wire total_len_r1_carry__5_i_1__0_n_0;
  wire total_len_r1_carry__5_i_2__0_n_0;
  wire total_len_r1_carry__5_i_3__0_n_0;
  wire total_len_r1_carry__5_i_4__0_n_0;
  wire total_len_r1_carry__5_i_5__0_n_0;
  wire total_len_r1_carry__5_i_6__0_n_0;
  wire total_len_r1_carry__5_i_7__0_n_0;
  wire total_len_r1_carry__5_i_8__0_n_0;
  wire total_len_r1_carry__5_n_0;
  wire total_len_r1_carry__5_n_1;
  wire total_len_r1_carry__5_n_2;
  wire total_len_r1_carry__5_n_3;
  wire total_len_r1_carry__5_n_4;
  wire total_len_r1_carry__5_n_5;
  wire total_len_r1_carry__5_n_6;
  wire total_len_r1_carry__5_n_7;
  wire total_len_r1_carry__6_i_1__0_n_0;
  wire total_len_r1_carry__6_i_2__0_n_0;
  wire total_len_r1_carry__6_i_3__0_n_0;
  wire total_len_r1_carry__6_i_4__0_n_0;
  wire total_len_r1_carry__6_i_5__0_n_0;
  wire total_len_r1_carry__6_n_4;
  wire total_len_r1_carry__6_n_5;
  wire total_len_r1_carry__6_n_6;
  wire total_len_r1_carry__6_n_7;
  wire total_len_r1_carry_i_1__0_n_0;
  wire total_len_r1_carry_i_2__0_n_0;
  wire total_len_r1_carry_i_3__0_n_0;
  wire total_len_r1_carry_i_4__0_n_0;
  wire total_len_r1_carry_i_5__0_n_0;
  wire total_len_r1_carry_i_6__0_n_0;
  wire total_len_r1_carry_i_7__0_n_0;
  wire total_len_r1_carry_i_8__0_n_0;
  wire total_len_r1_carry_n_0;
  wire total_len_r1_carry_n_1;
  wire total_len_r1_carry_n_2;
  wire total_len_r1_carry_n_3;
  wire total_len_r1_carry_n_4;
  wire total_len_r1_carry_n_5;
  wire total_len_r1_carry_n_6;
  wire total_len_r1_carry_n_7;
  wire [59:0]\total_len_r_reg[60]_0 ;
  wire \total_len_r_reg[60]_1 ;
  wire \total_len_r_reg_n_0_[0] ;
  wire \total_len_r_reg_n_0_[1] ;
  wire \total_len_r_reg_n_0_[2] ;
  wire \total_len_r_reg_n_0_[3] ;
  wire \total_len_r_reg_n_0_[4] ;
  wire \total_len_r_reg_n_0_[5] ;
  wire \total_len_r_reg_n_0_[6] ;
  wire \total_len_r_reg_n_0_[7] ;
  wire w_final_transaction;
  wire w_running;
  wire wfirst;
  wire wfirst_d1;
  wire wfirst_d10;
  wire wfirst_pulse;
  wire wfirst_pulse0;
  wire wr_en;
  wire [7:5]\NLW_addr_reg[63]_i_2__0_CO_UNCONNECTED ;
  wire [7:6]\NLW_addr_reg[63]_i_2__0_O_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_almost_empty_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_almost_full_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_empty_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_rd_rst_busy_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_wr_ack_UNCONNECTED ;
  wire \NLW_gen_fifo.inst_xpm_fifo_sync_wr_rst_busy_UNCONNECTED ;
  wire [5:0]\NLW_gen_fifo.inst_xpm_fifo_sync_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_fifo.inst_xpm_fifo_sync_wr_data_count_UNCONNECTED ;
  wire [7:4]NLW_total_len_r1_carry__6_CO_UNCONNECTED;
  wire [7:5]NLW_total_len_r1_carry__6_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(full),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\FSM_sequential_state[3]_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h0C000F0FFFCFFFFA)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(ap_start),
        .I1(m00_write_done),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_state[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \addr[17]_i_10__0 
       (.I0(m00_axi_awaddr[0]),
        .I1(start),
        .O(\addr[17]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr[17]_i_2__0 
       (.I0(start),
        .O(\addr[17]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_3__0 
       (.I0(addr_offset_r[17]),
        .I1(start),
        .I2(m00_axi_awaddr[7]),
        .O(\addr[17]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_4__0 
       (.I0(addr_offset_r[16]),
        .I1(start),
        .I2(m00_axi_awaddr[6]),
        .O(\addr[17]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_5__0 
       (.I0(addr_offset_r[15]),
        .I1(start),
        .I2(m00_axi_awaddr[5]),
        .O(\addr[17]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_6__0 
       (.I0(addr_offset_r[14]),
        .I1(start),
        .I2(m00_axi_awaddr[4]),
        .O(\addr[17]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_7__0 
       (.I0(addr_offset_r[13]),
        .I1(start),
        .I2(m00_axi_awaddr[3]),
        .O(\addr[17]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[17]_i_8__0 
       (.I0(addr_offset_r[12]),
        .I1(start),
        .I2(m00_axi_awaddr[2]),
        .O(\addr[17]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \addr[17]_i_9__0 
       (.I0(m00_axi_awaddr[1]),
        .I1(addr_offset_r[11]),
        .I2(start),
        .O(\addr[17]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_2__0 
       (.I0(addr_offset_r[25]),
        .I1(start),
        .I2(m00_axi_awaddr[15]),
        .O(\addr[25]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_3__0 
       (.I0(addr_offset_r[24]),
        .I1(start),
        .I2(m00_axi_awaddr[14]),
        .O(\addr[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_4__0 
       (.I0(addr_offset_r[23]),
        .I1(start),
        .I2(m00_axi_awaddr[13]),
        .O(\addr[25]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_5__0 
       (.I0(addr_offset_r[22]),
        .I1(start),
        .I2(m00_axi_awaddr[12]),
        .O(\addr[25]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_6__0 
       (.I0(addr_offset_r[21]),
        .I1(start),
        .I2(m00_axi_awaddr[11]),
        .O(\addr[25]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_7__0 
       (.I0(addr_offset_r[20]),
        .I1(start),
        .I2(m00_axi_awaddr[10]),
        .O(\addr[25]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_8__0 
       (.I0(addr_offset_r[19]),
        .I1(start),
        .I2(m00_axi_awaddr[9]),
        .O(\addr[25]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[25]_i_9__0 
       (.I0(addr_offset_r[18]),
        .I1(start),
        .I2(m00_axi_awaddr[8]),
        .O(\addr[25]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_2__0 
       (.I0(addr_offset_r[33]),
        .I1(start),
        .I2(m00_axi_awaddr[23]),
        .O(\addr[33]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_3__0 
       (.I0(addr_offset_r[32]),
        .I1(start),
        .I2(m00_axi_awaddr[22]),
        .O(\addr[33]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_4__0 
       (.I0(addr_offset_r[31]),
        .I1(start),
        .I2(m00_axi_awaddr[21]),
        .O(\addr[33]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_5__0 
       (.I0(addr_offset_r[30]),
        .I1(start),
        .I2(m00_axi_awaddr[20]),
        .O(\addr[33]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_6__0 
       (.I0(addr_offset_r[29]),
        .I1(start),
        .I2(m00_axi_awaddr[19]),
        .O(\addr[33]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_7__0 
       (.I0(addr_offset_r[28]),
        .I1(start),
        .I2(m00_axi_awaddr[18]),
        .O(\addr[33]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_8__0 
       (.I0(addr_offset_r[27]),
        .I1(start),
        .I2(m00_axi_awaddr[17]),
        .O(\addr[33]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[33]_i_9__0 
       (.I0(addr_offset_r[26]),
        .I1(start),
        .I2(m00_axi_awaddr[16]),
        .O(\addr[33]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_2__0 
       (.I0(addr_offset_r[41]),
        .I1(start),
        .I2(m00_axi_awaddr[31]),
        .O(\addr[41]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_3__0 
       (.I0(addr_offset_r[40]),
        .I1(start),
        .I2(m00_axi_awaddr[30]),
        .O(\addr[41]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_4__0 
       (.I0(addr_offset_r[39]),
        .I1(start),
        .I2(m00_axi_awaddr[29]),
        .O(\addr[41]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_5__0 
       (.I0(addr_offset_r[38]),
        .I1(start),
        .I2(m00_axi_awaddr[28]),
        .O(\addr[41]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_6__0 
       (.I0(addr_offset_r[37]),
        .I1(start),
        .I2(m00_axi_awaddr[27]),
        .O(\addr[41]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_7__0 
       (.I0(addr_offset_r[36]),
        .I1(start),
        .I2(m00_axi_awaddr[26]),
        .O(\addr[41]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_8__0 
       (.I0(addr_offset_r[35]),
        .I1(start),
        .I2(m00_axi_awaddr[25]),
        .O(\addr[41]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[41]_i_9__0 
       (.I0(addr_offset_r[34]),
        .I1(start),
        .I2(m00_axi_awaddr[24]),
        .O(\addr[41]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_2__0 
       (.I0(addr_offset_r[49]),
        .I1(start),
        .I2(m00_axi_awaddr[39]),
        .O(\addr[49]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_3__0 
       (.I0(addr_offset_r[48]),
        .I1(start),
        .I2(m00_axi_awaddr[38]),
        .O(\addr[49]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_4__0 
       (.I0(addr_offset_r[47]),
        .I1(start),
        .I2(m00_axi_awaddr[37]),
        .O(\addr[49]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_5__0 
       (.I0(addr_offset_r[46]),
        .I1(start),
        .I2(m00_axi_awaddr[36]),
        .O(\addr[49]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_6__0 
       (.I0(addr_offset_r[45]),
        .I1(start),
        .I2(m00_axi_awaddr[35]),
        .O(\addr[49]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_7__0 
       (.I0(addr_offset_r[44]),
        .I1(start),
        .I2(m00_axi_awaddr[34]),
        .O(\addr[49]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_8__0 
       (.I0(addr_offset_r[43]),
        .I1(start),
        .I2(m00_axi_awaddr[33]),
        .O(\addr[49]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[49]_i_9__0 
       (.I0(addr_offset_r[42]),
        .I1(start),
        .I2(m00_axi_awaddr[32]),
        .O(\addr[49]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_2__0 
       (.I0(addr_offset_r[57]),
        .I1(start),
        .I2(m00_axi_awaddr[47]),
        .O(\addr[57]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_3__0 
       (.I0(addr_offset_r[56]),
        .I1(start),
        .I2(m00_axi_awaddr[46]),
        .O(\addr[57]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_4__0 
       (.I0(addr_offset_r[55]),
        .I1(start),
        .I2(m00_axi_awaddr[45]),
        .O(\addr[57]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_5__0 
       (.I0(addr_offset_r[54]),
        .I1(start),
        .I2(m00_axi_awaddr[44]),
        .O(\addr[57]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_6__0 
       (.I0(addr_offset_r[53]),
        .I1(start),
        .I2(m00_axi_awaddr[43]),
        .O(\addr[57]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_7__0 
       (.I0(addr_offset_r[52]),
        .I1(start),
        .I2(m00_axi_awaddr[42]),
        .O(\addr[57]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_8__0 
       (.I0(addr_offset_r[51]),
        .I1(start),
        .I2(m00_axi_awaddr[41]),
        .O(\addr[57]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[57]_i_9__0 
       (.I0(addr_offset_r[50]),
        .I1(start),
        .I2(m00_axi_awaddr[40]),
        .O(\addr[57]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_3__0 
       (.I0(addr_offset_r[63]),
        .I1(start),
        .I2(m00_axi_awaddr[53]),
        .O(\addr[63]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_4__0 
       (.I0(addr_offset_r[62]),
        .I1(start),
        .I2(m00_axi_awaddr[52]),
        .O(\addr[63]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_5__0 
       (.I0(addr_offset_r[61]),
        .I1(start),
        .I2(m00_axi_awaddr[51]),
        .O(\addr[63]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_6__0 
       (.I0(addr_offset_r[60]),
        .I1(start),
        .I2(m00_axi_awaddr[50]),
        .O(\addr[63]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_7__0 
       (.I0(addr_offset_r[59]),
        .I1(start),
        .I2(m00_axi_awaddr[49]),
        .O(\addr[63]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[63]_i_8__0 
       (.I0(addr_offset_r[58]),
        .I1(start),
        .I2(m00_axi_awaddr[48]),
        .O(\addr[63]_i_8__0_n_0 ));
  FDRE \addr_offset_r_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [0]),
        .Q(addr_offset_r[11]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [1]),
        .Q(addr_offset_r[12]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [2]),
        .Q(addr_offset_r[13]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [3]),
        .Q(addr_offset_r[14]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [4]),
        .Q(addr_offset_r[15]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [5]),
        .Q(addr_offset_r[16]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [6]),
        .Q(addr_offset_r[17]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [7]),
        .Q(addr_offset_r[18]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [8]),
        .Q(addr_offset_r[19]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [9]),
        .Q(addr_offset_r[20]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [10]),
        .Q(addr_offset_r[21]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [11]),
        .Q(addr_offset_r[22]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [12]),
        .Q(addr_offset_r[23]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [13]),
        .Q(addr_offset_r[24]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [14]),
        .Q(addr_offset_r[25]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [15]),
        .Q(addr_offset_r[26]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [16]),
        .Q(addr_offset_r[27]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [17]),
        .Q(addr_offset_r[28]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [18]),
        .Q(addr_offset_r[29]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [19]),
        .Q(addr_offset_r[30]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [20]),
        .Q(addr_offset_r[31]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [21]),
        .Q(addr_offset_r[32]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [22]),
        .Q(addr_offset_r[33]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [23]),
        .Q(addr_offset_r[34]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [24]),
        .Q(addr_offset_r[35]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [25]),
        .Q(addr_offset_r[36]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [26]),
        .Q(addr_offset_r[37]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [27]),
        .Q(addr_offset_r[38]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [28]),
        .Q(addr_offset_r[39]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [29]),
        .Q(addr_offset_r[40]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [30]),
        .Q(addr_offset_r[41]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [31]),
        .Q(addr_offset_r[42]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [32]),
        .Q(addr_offset_r[43]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [33]),
        .Q(addr_offset_r[44]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [34]),
        .Q(addr_offset_r[45]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [35]),
        .Q(addr_offset_r[46]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [36]),
        .Q(addr_offset_r[47]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [37]),
        .Q(addr_offset_r[48]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [38]),
        .Q(addr_offset_r[49]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [39]),
        .Q(addr_offset_r[50]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [40]),
        .Q(addr_offset_r[51]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [41]),
        .Q(addr_offset_r[52]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [42]),
        .Q(addr_offset_r[53]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [43]),
        .Q(addr_offset_r[54]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [44]),
        .Q(addr_offset_r[55]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [45]),
        .Q(addr_offset_r[56]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [46]),
        .Q(addr_offset_r[57]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [47]),
        .Q(addr_offset_r[58]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [48]),
        .Q(addr_offset_r[59]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [49]),
        .Q(addr_offset_r[60]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [50]),
        .Q(addr_offset_r[61]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [51]),
        .Q(addr_offset_r[62]),
        .R(1'b0));
  FDRE \addr_offset_r_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\addr_offset_r_reg[63]_0 [52]),
        .Q(addr_offset_r[63]),
        .R(1'b0));
  FDRE \addr_reg[10] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1__0_n_15 ),
        .Q(m00_axi_awaddr[0]),
        .R(1'b0));
  FDRE \addr_reg[11] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1__0_n_14 ),
        .Q(m00_axi_awaddr[1]),
        .R(1'b0));
  FDRE \addr_reg[12] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1__0_n_13 ),
        .Q(m00_axi_awaddr[2]),
        .R(1'b0));
  FDRE \addr_reg[13] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1__0_n_12 ),
        .Q(m00_axi_awaddr[3]),
        .R(1'b0));
  FDRE \addr_reg[14] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1__0_n_11 ),
        .Q(m00_axi_awaddr[4]),
        .R(1'b0));
  FDRE \addr_reg[15] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1__0_n_10 ),
        .Q(m00_axi_awaddr[5]),
        .R(1'b0));
  FDRE \addr_reg[16] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1__0_n_9 ),
        .Q(m00_axi_awaddr[6]),
        .R(1'b0));
  FDRE \addr_reg[17] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[17]_i_1__0_n_8 ),
        .Q(m00_axi_awaddr[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[17]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\addr_reg[17]_i_1__0_n_0 ,\addr_reg[17]_i_1__0_n_1 ,\addr_reg[17]_i_1__0_n_2 ,\addr_reg[17]_i_1__0_n_3 ,\addr_reg[17]_i_1__0_n_4 ,\addr_reg[17]_i_1__0_n_5 ,\addr_reg[17]_i_1__0_n_6 ,\addr_reg[17]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\addr[17]_i_2__0_n_0 ,1'b0}),
        .O({\addr_reg[17]_i_1__0_n_8 ,\addr_reg[17]_i_1__0_n_9 ,\addr_reg[17]_i_1__0_n_10 ,\addr_reg[17]_i_1__0_n_11 ,\addr_reg[17]_i_1__0_n_12 ,\addr_reg[17]_i_1__0_n_13 ,\addr_reg[17]_i_1__0_n_14 ,\addr_reg[17]_i_1__0_n_15 }),
        .S({\addr[17]_i_3__0_n_0 ,\addr[17]_i_4__0_n_0 ,\addr[17]_i_5__0_n_0 ,\addr[17]_i_6__0_n_0 ,\addr[17]_i_7__0_n_0 ,\addr[17]_i_8__0_n_0 ,\addr[17]_i_9__0_n_0 ,\addr[17]_i_10__0_n_0 }));
  FDRE \addr_reg[18] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1__0_n_15 ),
        .Q(m00_axi_awaddr[8]),
        .R(1'b0));
  FDRE \addr_reg[19] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1__0_n_14 ),
        .Q(m00_axi_awaddr[9]),
        .R(1'b0));
  FDRE \addr_reg[20] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1__0_n_13 ),
        .Q(m00_axi_awaddr[10]),
        .R(1'b0));
  FDRE \addr_reg[21] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1__0_n_12 ),
        .Q(m00_axi_awaddr[11]),
        .R(1'b0));
  FDRE \addr_reg[22] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1__0_n_11 ),
        .Q(m00_axi_awaddr[12]),
        .R(1'b0));
  FDRE \addr_reg[23] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1__0_n_10 ),
        .Q(m00_axi_awaddr[13]),
        .R(1'b0));
  FDRE \addr_reg[24] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1__0_n_9 ),
        .Q(m00_axi_awaddr[14]),
        .R(1'b0));
  FDRE \addr_reg[25] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[25]_i_1__0_n_8 ),
        .Q(m00_axi_awaddr[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[25]_i_1__0 
       (.CI(\addr_reg[17]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[25]_i_1__0_n_0 ,\addr_reg[25]_i_1__0_n_1 ,\addr_reg[25]_i_1__0_n_2 ,\addr_reg[25]_i_1__0_n_3 ,\addr_reg[25]_i_1__0_n_4 ,\addr_reg[25]_i_1__0_n_5 ,\addr_reg[25]_i_1__0_n_6 ,\addr_reg[25]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[25]_i_1__0_n_8 ,\addr_reg[25]_i_1__0_n_9 ,\addr_reg[25]_i_1__0_n_10 ,\addr_reg[25]_i_1__0_n_11 ,\addr_reg[25]_i_1__0_n_12 ,\addr_reg[25]_i_1__0_n_13 ,\addr_reg[25]_i_1__0_n_14 ,\addr_reg[25]_i_1__0_n_15 }),
        .S({\addr[25]_i_2__0_n_0 ,\addr[25]_i_3__0_n_0 ,\addr[25]_i_4__0_n_0 ,\addr[25]_i_5__0_n_0 ,\addr[25]_i_6__0_n_0 ,\addr[25]_i_7__0_n_0 ,\addr[25]_i_8__0_n_0 ,\addr[25]_i_9__0_n_0 }));
  FDRE \addr_reg[26] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1__0_n_15 ),
        .Q(m00_axi_awaddr[16]),
        .R(1'b0));
  FDRE \addr_reg[27] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1__0_n_14 ),
        .Q(m00_axi_awaddr[17]),
        .R(1'b0));
  FDRE \addr_reg[28] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1__0_n_13 ),
        .Q(m00_axi_awaddr[18]),
        .R(1'b0));
  FDRE \addr_reg[29] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1__0_n_12 ),
        .Q(m00_axi_awaddr[19]),
        .R(1'b0));
  FDRE \addr_reg[30] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1__0_n_11 ),
        .Q(m00_axi_awaddr[20]),
        .R(1'b0));
  FDRE \addr_reg[31] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1__0_n_10 ),
        .Q(m00_axi_awaddr[21]),
        .R(1'b0));
  FDRE \addr_reg[32] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1__0_n_9 ),
        .Q(m00_axi_awaddr[22]),
        .R(1'b0));
  FDRE \addr_reg[33] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[33]_i_1__0_n_8 ),
        .Q(m00_axi_awaddr[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[33]_i_1__0 
       (.CI(\addr_reg[25]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[33]_i_1__0_n_0 ,\addr_reg[33]_i_1__0_n_1 ,\addr_reg[33]_i_1__0_n_2 ,\addr_reg[33]_i_1__0_n_3 ,\addr_reg[33]_i_1__0_n_4 ,\addr_reg[33]_i_1__0_n_5 ,\addr_reg[33]_i_1__0_n_6 ,\addr_reg[33]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[33]_i_1__0_n_8 ,\addr_reg[33]_i_1__0_n_9 ,\addr_reg[33]_i_1__0_n_10 ,\addr_reg[33]_i_1__0_n_11 ,\addr_reg[33]_i_1__0_n_12 ,\addr_reg[33]_i_1__0_n_13 ,\addr_reg[33]_i_1__0_n_14 ,\addr_reg[33]_i_1__0_n_15 }),
        .S({\addr[33]_i_2__0_n_0 ,\addr[33]_i_3__0_n_0 ,\addr[33]_i_4__0_n_0 ,\addr[33]_i_5__0_n_0 ,\addr[33]_i_6__0_n_0 ,\addr[33]_i_7__0_n_0 ,\addr[33]_i_8__0_n_0 ,\addr[33]_i_9__0_n_0 }));
  FDRE \addr_reg[34] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1__0_n_15 ),
        .Q(m00_axi_awaddr[24]),
        .R(1'b0));
  FDRE \addr_reg[35] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1__0_n_14 ),
        .Q(m00_axi_awaddr[25]),
        .R(1'b0));
  FDRE \addr_reg[36] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1__0_n_13 ),
        .Q(m00_axi_awaddr[26]),
        .R(1'b0));
  FDRE \addr_reg[37] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1__0_n_12 ),
        .Q(m00_axi_awaddr[27]),
        .R(1'b0));
  FDRE \addr_reg[38] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1__0_n_11 ),
        .Q(m00_axi_awaddr[28]),
        .R(1'b0));
  FDRE \addr_reg[39] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1__0_n_10 ),
        .Q(m00_axi_awaddr[29]),
        .R(1'b0));
  FDRE \addr_reg[40] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1__0_n_9 ),
        .Q(m00_axi_awaddr[30]),
        .R(1'b0));
  FDRE \addr_reg[41] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[41]_i_1__0_n_8 ),
        .Q(m00_axi_awaddr[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[41]_i_1__0 
       (.CI(\addr_reg[33]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[41]_i_1__0_n_0 ,\addr_reg[41]_i_1__0_n_1 ,\addr_reg[41]_i_1__0_n_2 ,\addr_reg[41]_i_1__0_n_3 ,\addr_reg[41]_i_1__0_n_4 ,\addr_reg[41]_i_1__0_n_5 ,\addr_reg[41]_i_1__0_n_6 ,\addr_reg[41]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[41]_i_1__0_n_8 ,\addr_reg[41]_i_1__0_n_9 ,\addr_reg[41]_i_1__0_n_10 ,\addr_reg[41]_i_1__0_n_11 ,\addr_reg[41]_i_1__0_n_12 ,\addr_reg[41]_i_1__0_n_13 ,\addr_reg[41]_i_1__0_n_14 ,\addr_reg[41]_i_1__0_n_15 }),
        .S({\addr[41]_i_2__0_n_0 ,\addr[41]_i_3__0_n_0 ,\addr[41]_i_4__0_n_0 ,\addr[41]_i_5__0_n_0 ,\addr[41]_i_6__0_n_0 ,\addr[41]_i_7__0_n_0 ,\addr[41]_i_8__0_n_0 ,\addr[41]_i_9__0_n_0 }));
  FDRE \addr_reg[42] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1__0_n_15 ),
        .Q(m00_axi_awaddr[32]),
        .R(1'b0));
  FDRE \addr_reg[43] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1__0_n_14 ),
        .Q(m00_axi_awaddr[33]),
        .R(1'b0));
  FDRE \addr_reg[44] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1__0_n_13 ),
        .Q(m00_axi_awaddr[34]),
        .R(1'b0));
  FDRE \addr_reg[45] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1__0_n_12 ),
        .Q(m00_axi_awaddr[35]),
        .R(1'b0));
  FDRE \addr_reg[46] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1__0_n_11 ),
        .Q(m00_axi_awaddr[36]),
        .R(1'b0));
  FDRE \addr_reg[47] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1__0_n_10 ),
        .Q(m00_axi_awaddr[37]),
        .R(1'b0));
  FDRE \addr_reg[48] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1__0_n_9 ),
        .Q(m00_axi_awaddr[38]),
        .R(1'b0));
  FDRE \addr_reg[49] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[49]_i_1__0_n_8 ),
        .Q(m00_axi_awaddr[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[49]_i_1__0 
       (.CI(\addr_reg[41]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[49]_i_1__0_n_0 ,\addr_reg[49]_i_1__0_n_1 ,\addr_reg[49]_i_1__0_n_2 ,\addr_reg[49]_i_1__0_n_3 ,\addr_reg[49]_i_1__0_n_4 ,\addr_reg[49]_i_1__0_n_5 ,\addr_reg[49]_i_1__0_n_6 ,\addr_reg[49]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[49]_i_1__0_n_8 ,\addr_reg[49]_i_1__0_n_9 ,\addr_reg[49]_i_1__0_n_10 ,\addr_reg[49]_i_1__0_n_11 ,\addr_reg[49]_i_1__0_n_12 ,\addr_reg[49]_i_1__0_n_13 ,\addr_reg[49]_i_1__0_n_14 ,\addr_reg[49]_i_1__0_n_15 }),
        .S({\addr[49]_i_2__0_n_0 ,\addr[49]_i_3__0_n_0 ,\addr[49]_i_4__0_n_0 ,\addr[49]_i_5__0_n_0 ,\addr[49]_i_6__0_n_0 ,\addr[49]_i_7__0_n_0 ,\addr[49]_i_8__0_n_0 ,\addr[49]_i_9__0_n_0 }));
  FDRE \addr_reg[50] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1__0_n_15 ),
        .Q(m00_axi_awaddr[40]),
        .R(1'b0));
  FDRE \addr_reg[51] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1__0_n_14 ),
        .Q(m00_axi_awaddr[41]),
        .R(1'b0));
  FDRE \addr_reg[52] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1__0_n_13 ),
        .Q(m00_axi_awaddr[42]),
        .R(1'b0));
  FDRE \addr_reg[53] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1__0_n_12 ),
        .Q(m00_axi_awaddr[43]),
        .R(1'b0));
  FDRE \addr_reg[54] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1__0_n_11 ),
        .Q(m00_axi_awaddr[44]),
        .R(1'b0));
  FDRE \addr_reg[55] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1__0_n_10 ),
        .Q(m00_axi_awaddr[45]),
        .R(1'b0));
  FDRE \addr_reg[56] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1__0_n_9 ),
        .Q(m00_axi_awaddr[46]),
        .R(1'b0));
  FDRE \addr_reg[57] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[57]_i_1__0_n_8 ),
        .Q(m00_axi_awaddr[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[57]_i_1__0 
       (.CI(\addr_reg[49]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\addr_reg[57]_i_1__0_n_0 ,\addr_reg[57]_i_1__0_n_1 ,\addr_reg[57]_i_1__0_n_2 ,\addr_reg[57]_i_1__0_n_3 ,\addr_reg[57]_i_1__0_n_4 ,\addr_reg[57]_i_1__0_n_5 ,\addr_reg[57]_i_1__0_n_6 ,\addr_reg[57]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[57]_i_1__0_n_8 ,\addr_reg[57]_i_1__0_n_9 ,\addr_reg[57]_i_1__0_n_10 ,\addr_reg[57]_i_1__0_n_11 ,\addr_reg[57]_i_1__0_n_12 ,\addr_reg[57]_i_1__0_n_13 ,\addr_reg[57]_i_1__0_n_14 ,\addr_reg[57]_i_1__0_n_15 }),
        .S({\addr[57]_i_2__0_n_0 ,\addr[57]_i_3__0_n_0 ,\addr[57]_i_4__0_n_0 ,\addr[57]_i_5__0_n_0 ,\addr[57]_i_6__0_n_0 ,\addr[57]_i_7__0_n_0 ,\addr[57]_i_8__0_n_0 ,\addr[57]_i_9__0_n_0 }));
  FDRE \addr_reg[58] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2__0_n_15 ),
        .Q(m00_axi_awaddr[48]),
        .R(1'b0));
  FDRE \addr_reg[59] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2__0_n_14 ),
        .Q(m00_axi_awaddr[49]),
        .R(1'b0));
  FDRE \addr_reg[60] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2__0_n_13 ),
        .Q(m00_axi_awaddr[50]),
        .R(1'b0));
  FDRE \addr_reg[61] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2__0_n_12 ),
        .Q(m00_axi_awaddr[51]),
        .R(1'b0));
  FDRE \addr_reg[62] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2__0_n_11 ),
        .Q(m00_axi_awaddr[52]),
        .R(1'b0));
  FDRE \addr_reg[63] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\addr_reg[63]_i_2__0_n_10 ),
        .Q(m00_axi_awaddr[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \addr_reg[63]_i_2__0 
       (.CI(\addr_reg[57]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_addr_reg[63]_i_2__0_CO_UNCONNECTED [7:5],\addr_reg[63]_i_2__0_n_3 ,\addr_reg[63]_i_2__0_n_4 ,\addr_reg[63]_i_2__0_n_5 ,\addr_reg[63]_i_2__0_n_6 ,\addr_reg[63]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_reg[63]_i_2__0_O_UNCONNECTED [7:6],\addr_reg[63]_i_2__0_n_10 ,\addr_reg[63]_i_2__0_n_11 ,\addr_reg[63]_i_2__0_n_12 ,\addr_reg[63]_i_2__0_n_13 ,\addr_reg[63]_i_2__0_n_14 ,\addr_reg[63]_i_2__0_n_15 }),
        .S({1'b0,1'b0,\addr[63]_i_3__0_n_0 ,\addr[63]_i_4__0_n_0 ,\addr[63]_i_5__0_n_0 ,\addr[63]_i_6__0_n_0 ,\addr[63]_i_7__0_n_0 ,\addr[63]_i_8__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_r_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inst_w_to_aw_cntr_n_1),
        .Q(awvalid_r_reg_0),
        .R(out));
  LUT1 #(
    .INIT(2'h1)) 
    byte_remainder_r0
       (.I0(\byte_remainder_r_reg[0]_0 ),
        .O(byte_remainder_r0__0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \byte_remainder_r[1]_i_1 
       (.I0(\byte_remainder_r_reg[0]_0 ),
        .I1(\byte_remainder_r_reg[2]_0 ),
        .O(\byte_remainder_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \byte_remainder_r[2]_i_1 
       (.I0(\byte_remainder_r_reg[2]_0 ),
        .I1(\byte_remainder_r_reg[0]_0 ),
        .I2(\byte_remainder_r_reg[2]_1 ),
        .O(\byte_remainder_r[2]_i_1_n_0 ));
  FDRE \byte_remainder_r_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(byte_remainder_r0__0),
        .Q(byte_remainder_r[0]),
        .R(1'b0));
  FDRE \byte_remainder_r_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\byte_remainder_r[1]_i_1_n_0 ),
        .Q(byte_remainder_r[1]),
        .R(1'b0));
  FDRE \byte_remainder_r_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\byte_remainder_r[2]_i_1_n_0 ),
        .Q(byte_remainder_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ctrl_start_d1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(ctrl_start_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(done0),
        .Q(m00_write_done),
        .R(1'b0));
  FDRE \final_burst_len_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[0] ),
        .Q(final_burst_len[0]),
        .R(1'b0));
  FDRE \final_burst_len_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[1] ),
        .Q(final_burst_len[1]),
        .R(1'b0));
  FDRE \final_burst_len_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[2] ),
        .Q(final_burst_len[2]),
        .R(1'b0));
  FDRE \final_burst_len_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[3] ),
        .Q(final_burst_len[3]),
        .R(1'b0));
  FDRE \final_burst_len_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[4] ),
        .Q(final_burst_len[4]),
        .R(1'b0));
  FDRE \final_burst_len_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[5] ),
        .Q(final_burst_len[5]),
        .R(1'b0));
  FDRE \final_burst_len_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[6] ),
        .Q(final_burst_len[6]),
        .R(1'b0));
  FDRE \final_burst_len_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_len_r_reg_n_0_[7] ),
        .Q(final_burst_len[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \final_strb[1]_i_1 
       (.I0(byte_remainder_r[0]),
        .I1(byte_remainder_r[1]),
        .I2(byte_remainder_r[2]),
        .O(\final_strb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \final_strb[2]_i_1 
       (.I0(byte_remainder_r[1]),
        .I1(byte_remainder_r[2]),
        .O(\final_strb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \final_strb[3]_i_1 
       (.I0(byte_remainder_r[2]),
        .I1(byte_remainder_r[0]),
        .I2(byte_remainder_r[1]),
        .O(\final_strb[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \final_strb[5]_i_1 
       (.I0(byte_remainder_r[2]),
        .I1(byte_remainder_r[0]),
        .I2(byte_remainder_r[1]),
        .O(\final_strb[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \final_strb[6]_i_1 
       (.I0(byte_remainder_r[1]),
        .I1(byte_remainder_r[2]),
        .O(\final_strb[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \final_strb[7]_i_1 
       (.I0(byte_remainder_r[2]),
        .I1(byte_remainder_r[1]),
        .I2(byte_remainder_r[0]),
        .O(\final_strb[7]_i_1_n_0 ));
  FDRE \final_strb_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\final_strb[1]_i_1_n_0 ),
        .Q(final_strb[1]),
        .R(1'b0));
  FDRE \final_strb_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\final_strb[2]_i_1_n_0 ),
        .Q(final_strb[2]),
        .R(1'b0));
  FDRE \final_strb_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\final_strb[3]_i_1_n_0 ),
        .Q(final_strb[3]),
        .R(1'b0));
  FDRE \final_strb_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(byte_remainder_r[2]),
        .Q(final_strb[4]),
        .R(1'b0));
  FDRE \final_strb_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\final_strb[5]_i_1_n_0 ),
        .Q(final_strb[5]),
        .R(1'b0));
  FDRE \final_strb_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\final_strb[6]_i_1_n_0 ),
        .Q(final_strb[6]),
        .R(1'b0));
  FDRE \final_strb_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\final_strb[7]_i_1_n_0 ),
        .Q(final_strb[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \gen_fifo.inst_rd_xpm_fifo_sync_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(full),
        .O(rd_en));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* READ_DATA_WIDTH = "64" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0 \gen_fifo.inst_xpm_fifo_sync 
       (.almost_empty(\NLW_gen_fifo.inst_xpm_fifo_sync_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gen_fifo.inst_xpm_fifo_sync_almost_full_UNCONNECTED ),
        .data_valid(m_axi_wvalid_i),
        .dbiterr(\NLW_gen_fifo.inst_xpm_fifo_sync_dbiterr_UNCONNECTED ),
        .din(\gen_rd_b.doutb_reg_reg[57] ),
        .dout(m00_axi_wdata),
        .empty(\NLW_gen_fifo.inst_xpm_fifo_sync_empty_UNCONNECTED ),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_gen_fifo.inst_xpm_fifo_sync_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gen_fifo.inst_xpm_fifo_sync_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_gen_fifo.inst_xpm_fifo_sync_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_gen_fifo.inst_xpm_fifo_sync_rd_data_count_UNCONNECTED [5:0]),
        .rd_en(rd_en0),
        .rd_rst_busy(\NLW_gen_fifo.inst_xpm_fifo_sync_rd_rst_busy_UNCONNECTED ),
        .rst(out),
        .sbiterr(\NLW_gen_fifo.inst_xpm_fifo_sync_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_gen_fifo.inst_xpm_fifo_sync_underflow_UNCONNECTED ),
        .wr_ack(\NLW_gen_fifo.inst_xpm_fifo_sync_wr_ack_UNCONNECTED ),
        .wr_clk(ap_clk),
        .wr_data_count(\NLW_gen_fifo.inst_xpm_fifo_sync_wr_data_count_UNCONNECTED [5:0]),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_gen_fifo.inst_xpm_fifo_sync_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_fifo.inst_xpm_fifo_sync_i_66 
       (.I0(w_running),
        .I1(m00_axi_wready),
        .O(rd_en0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter__parameterized0 inst_aw_to_b_transaction_cntr
       (.ap_clk(ap_clk),
        .\count_r_reg[3]_0 (inst_w_to_aw_cntr_n_0),
        .is_zero_r_reg_0(awvalid_r_reg_0),
        .m00_axi_awready(m00_axi_awready),
        .m00_axi_bvalid(m00_axi_bvalid),
        .out(out),
        .stall_aw(stall_aw));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter inst_aw_transaction_cntr
       (.Q(final_burst_len),
        .ap_clk(ap_clk),
        .\count_r_reg[0]_0 (awvalid_r_reg_0),
        .\count_r_reg[52]_0 (sel0),
        .\count_r_reg[7]_0 (inst_w_transaction_cntr_n_1),
        .is_zero_r(is_zero_r),
        .m00_axi_awlen(m00_axi_awlen),
        .m00_axi_awready(m00_axi_awready),
        .out(out),
        .start(start),
        .\total_len_r_reg[11] (inst_aw_transaction_cntr_n_11),
        .\total_len_r_reg[17] (inst_aw_transaction_cntr_n_14),
        .\total_len_r_reg[21] (inst_aw_transaction_cntr_n_10),
        .\total_len_r_reg[22] (inst_aw_transaction_cntr_n_13),
        .\total_len_r_reg[37] (inst_aw_transaction_cntr_n_9),
        .\total_len_r_reg[8] (inst_aw_transaction_cntr_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter_0 inst_b_transaction_cntr
       (.Q(sel0),
        .ap_clk(ap_clk),
        .\count_r_reg[7]_0 (inst_w_transaction_cntr_n_1),
        .done0(done0),
        .is_zero_r_reg_0(inst_aw_transaction_cntr_n_9),
        .m00_axi_bvalid(m00_axi_bvalid),
        .out(out),
        .start(start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter__parameterized1 inst_burst_cntr
       (.D(inst_w_transaction_cntr_n_2),
        .E(inst_w_transaction_cntr_n_11),
        .Q(final_burst_len),
        .ap_clk(ap_clk),
        .\count_r_reg[0]_0 (inst_burst_cntr_n_1),
        .\count_r_reg[1]_0 (inst_w_transaction_cntr_n_3),
        .data_valid(m_axi_wvalid_i),
        .is_zero_r_i_3__1(inst_aw_transaction_cntr_n_12),
        .is_zero_r_i_3__1_0(inst_aw_transaction_cntr_n_11),
        .is_zero_r_i_3__1_1(inst_aw_transaction_cntr_n_14),
        .is_zero_r_i_3__1_2(inst_aw_transaction_cntr_n_13),
        .is_zero_r_i_7__0_0({sel0[52],sel0[46],sel0[42],sel0[37],sel0[35],sel0[33],sel0[29],sel0[24],sel0[22:21],sel0[17],sel0[15],sel0[8:5]}),
        .is_zero_r_reg_0(is_zero_r_reg),
        .m00_axi_wready(m00_axi_wready),
        .m00_axi_wready_0(inst_burst_cntr_n_2),
        .out(out),
        .start(start),
        .start_reg(inst_burst_cntr_n_5),
        .start_reg_0(inst_burst_cntr_n_7),
        .\total_len_r_reg[17] (inst_burst_cntr_n_4),
        .\total_len_r_reg[8] (inst_burst_cntr_n_3),
        .w_final_transaction(w_final_transaction),
        .w_running(w_running),
        .wfirst(wfirst),
        .wfirst_reg(inst_burst_cntr_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter__parameterized2 inst_w_to_aw_cntr
       (.ap_clk(ap_clk),
        .awvalid_r_reg(inst_w_to_aw_cntr_n_0),
        .awvalid_r_reg_0(awvalid_r_reg_0),
        .m00_axi_awready(m00_axi_awready),
        .m00_axi_awready_0(inst_w_to_aw_cntr_n_1),
        .out(out),
        .stall_aw(stall_aw),
        .wfirst_pulse(wfirst_pulse));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter_1 inst_w_transaction_cntr
       (.D(inst_w_transaction_cntr_n_2),
        .E(inst_w_transaction_cntr_n_11),
        .Q(final_burst_len[0]),
        .ap_clk(ap_clk),
        .\count_r_reg[0]_0 (inst_burst_cntr_n_1),
        .\count_r_reg[52]_0 (sel0),
        .\count_r_reg[6]_0 (inst_w_transaction_cntr_n_3),
        .data_valid(m_axi_wvalid_i),
        .final_strb(final_strb),
        .is_zero_r_i_3__1_0(inst_burst_cntr_n_2),
        .is_zero_r_reg_0(inst_burst_cntr_n_7),
        .is_zero_r_reg_1(inst_aw_transaction_cntr_n_9),
        .is_zero_r_reg_2(inst_burst_cntr_n_4),
        .is_zero_r_reg_3(inst_burst_cntr_n_3),
        .is_zero_r_reg_4(inst_aw_transaction_cntr_n_10),
        .m00_axi_wready(m00_axi_wready),
        .m00_axi_wstrb(m00_axi_wstrb),
        .m00_axi_wstrb_1_sp_1(is_zero_r_reg),
        .out(out),
        .start(start),
        .start_reg(inst_w_transaction_cntr_n_1),
        .w_final_transaction(w_final_transaction),
        .w_running(w_running));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m00_axi_wvalid_INST_0
       (.I0(m_axi_wvalid_i),
        .I1(w_running),
        .O(m00_axi_wvalid));
  FDRE #(
    .INIT(1'b0)) 
    start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ctrl_start_d1),
        .Q(start),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry_n_0,total_len_r1_carry_n_1,total_len_r1_carry_n_2,total_len_r1_carry_n_3,total_len_r1_carry_n_4,total_len_r1_carry_n_5,total_len_r1_carry_n_6,total_len_r1_carry_n_7}),
        .DI(\total_len_r_reg[60]_0 [7:0]),
        .O(total_len_r0[7:0]),
        .S({total_len_r1_carry_i_1__0_n_0,total_len_r1_carry_i_2__0_n_0,total_len_r1_carry_i_3__0_n_0,total_len_r1_carry_i_4__0_n_0,total_len_r1_carry_i_5__0_n_0,total_len_r1_carry_i_6__0_n_0,total_len_r1_carry_i_7__0_n_0,total_len_r1_carry_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__0
       (.CI(total_len_r1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__0_n_0,total_len_r1_carry__0_n_1,total_len_r1_carry__0_n_2,total_len_r1_carry__0_n_3,total_len_r1_carry__0_n_4,total_len_r1_carry__0_n_5,total_len_r1_carry__0_n_6,total_len_r1_carry__0_n_7}),
        .DI(\total_len_r_reg[60]_0 [15:8]),
        .O(total_len_r0[15:8]),
        .S({total_len_r1_carry__0_i_1__0_n_0,total_len_r1_carry__0_i_2__0_n_0,total_len_r1_carry__0_i_3__0_n_0,total_len_r1_carry__0_i_4__0_n_0,total_len_r1_carry__0_i_5__0_n_0,total_len_r1_carry__0_i_6__0_n_0,total_len_r1_carry__0_i_7__0_n_0,total_len_r1_carry__0_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_1__0
       (.I0(\total_len_r_reg[60]_0 [15]),
        .O(total_len_r1_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_2__0
       (.I0(\total_len_r_reg[60]_0 [14]),
        .O(total_len_r1_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_3__0
       (.I0(\total_len_r_reg[60]_0 [13]),
        .O(total_len_r1_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_4__0
       (.I0(\total_len_r_reg[60]_0 [12]),
        .O(total_len_r1_carry__0_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_5__0
       (.I0(\total_len_r_reg[60]_0 [11]),
        .O(total_len_r1_carry__0_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_6__0
       (.I0(\total_len_r_reg[60]_0 [10]),
        .O(total_len_r1_carry__0_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_7__0
       (.I0(\total_len_r_reg[60]_0 [9]),
        .O(total_len_r1_carry__0_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__0_i_8__0
       (.I0(\total_len_r_reg[60]_0 [8]),
        .O(total_len_r1_carry__0_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__1
       (.CI(total_len_r1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__1_n_0,total_len_r1_carry__1_n_1,total_len_r1_carry__1_n_2,total_len_r1_carry__1_n_3,total_len_r1_carry__1_n_4,total_len_r1_carry__1_n_5,total_len_r1_carry__1_n_6,total_len_r1_carry__1_n_7}),
        .DI(\total_len_r_reg[60]_0 [23:16]),
        .O(total_len_r0[23:16]),
        .S({total_len_r1_carry__1_i_1__0_n_0,total_len_r1_carry__1_i_2__0_n_0,total_len_r1_carry__1_i_3__0_n_0,total_len_r1_carry__1_i_4__0_n_0,total_len_r1_carry__1_i_5__0_n_0,total_len_r1_carry__1_i_6__0_n_0,total_len_r1_carry__1_i_7__0_n_0,total_len_r1_carry__1_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_1__0
       (.I0(\total_len_r_reg[60]_0 [23]),
        .O(total_len_r1_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_2__0
       (.I0(\total_len_r_reg[60]_0 [22]),
        .O(total_len_r1_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_3__0
       (.I0(\total_len_r_reg[60]_0 [21]),
        .O(total_len_r1_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_4__0
       (.I0(\total_len_r_reg[60]_0 [20]),
        .O(total_len_r1_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_5__0
       (.I0(\total_len_r_reg[60]_0 [19]),
        .O(total_len_r1_carry__1_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_6__0
       (.I0(\total_len_r_reg[60]_0 [18]),
        .O(total_len_r1_carry__1_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_7__0
       (.I0(\total_len_r_reg[60]_0 [17]),
        .O(total_len_r1_carry__1_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__1_i_8__0
       (.I0(\total_len_r_reg[60]_0 [16]),
        .O(total_len_r1_carry__1_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__2
       (.CI(total_len_r1_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__2_n_0,total_len_r1_carry__2_n_1,total_len_r1_carry__2_n_2,total_len_r1_carry__2_n_3,total_len_r1_carry__2_n_4,total_len_r1_carry__2_n_5,total_len_r1_carry__2_n_6,total_len_r1_carry__2_n_7}),
        .DI(\total_len_r_reg[60]_0 [31:24]),
        .O(total_len_r0[31:24]),
        .S({total_len_r1_carry__2_i_1__0_n_0,total_len_r1_carry__2_i_2__0_n_0,total_len_r1_carry__2_i_3__0_n_0,total_len_r1_carry__2_i_4__0_n_0,total_len_r1_carry__2_i_5__0_n_0,total_len_r1_carry__2_i_6__0_n_0,total_len_r1_carry__2_i_7__0_n_0,total_len_r1_carry__2_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_1__0
       (.I0(\total_len_r_reg[60]_0 [31]),
        .O(total_len_r1_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_2__0
       (.I0(\total_len_r_reg[60]_0 [30]),
        .O(total_len_r1_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_3__0
       (.I0(\total_len_r_reg[60]_0 [29]),
        .O(total_len_r1_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_4__0
       (.I0(\total_len_r_reg[60]_0 [28]),
        .O(total_len_r1_carry__2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_5__0
       (.I0(\total_len_r_reg[60]_0 [27]),
        .O(total_len_r1_carry__2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_6__0
       (.I0(\total_len_r_reg[60]_0 [26]),
        .O(total_len_r1_carry__2_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_7__0
       (.I0(\total_len_r_reg[60]_0 [25]),
        .O(total_len_r1_carry__2_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__2_i_8__0
       (.I0(\total_len_r_reg[60]_0 [24]),
        .O(total_len_r1_carry__2_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__3
       (.CI(total_len_r1_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__3_n_0,total_len_r1_carry__3_n_1,total_len_r1_carry__3_n_2,total_len_r1_carry__3_n_3,total_len_r1_carry__3_n_4,total_len_r1_carry__3_n_5,total_len_r1_carry__3_n_6,total_len_r1_carry__3_n_7}),
        .DI(\total_len_r_reg[60]_0 [39:32]),
        .O(total_len_r0[39:32]),
        .S({total_len_r1_carry__3_i_1__0_n_0,total_len_r1_carry__3_i_2__0_n_0,total_len_r1_carry__3_i_3__0_n_0,total_len_r1_carry__3_i_4__0_n_0,total_len_r1_carry__3_i_5__0_n_0,total_len_r1_carry__3_i_6__0_n_0,total_len_r1_carry__3_i_7__0_n_0,total_len_r1_carry__3_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_1__0
       (.I0(\total_len_r_reg[60]_0 [39]),
        .O(total_len_r1_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_2__0
       (.I0(\total_len_r_reg[60]_0 [38]),
        .O(total_len_r1_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_3__0
       (.I0(\total_len_r_reg[60]_0 [37]),
        .O(total_len_r1_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_4__0
       (.I0(\total_len_r_reg[60]_0 [36]),
        .O(total_len_r1_carry__3_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_5__0
       (.I0(\total_len_r_reg[60]_0 [35]),
        .O(total_len_r1_carry__3_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_6__0
       (.I0(\total_len_r_reg[60]_0 [34]),
        .O(total_len_r1_carry__3_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_7__0
       (.I0(\total_len_r_reg[60]_0 [33]),
        .O(total_len_r1_carry__3_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__3_i_8__0
       (.I0(\total_len_r_reg[60]_0 [32]),
        .O(total_len_r1_carry__3_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__4
       (.CI(total_len_r1_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__4_n_0,total_len_r1_carry__4_n_1,total_len_r1_carry__4_n_2,total_len_r1_carry__4_n_3,total_len_r1_carry__4_n_4,total_len_r1_carry__4_n_5,total_len_r1_carry__4_n_6,total_len_r1_carry__4_n_7}),
        .DI(\total_len_r_reg[60]_0 [47:40]),
        .O(total_len_r0[47:40]),
        .S({total_len_r1_carry__4_i_1__0_n_0,total_len_r1_carry__4_i_2__0_n_0,total_len_r1_carry__4_i_3__0_n_0,total_len_r1_carry__4_i_4__0_n_0,total_len_r1_carry__4_i_5__0_n_0,total_len_r1_carry__4_i_6__0_n_0,total_len_r1_carry__4_i_7__0_n_0,total_len_r1_carry__4_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_1__0
       (.I0(\total_len_r_reg[60]_0 [47]),
        .O(total_len_r1_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_2__0
       (.I0(\total_len_r_reg[60]_0 [46]),
        .O(total_len_r1_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_3__0
       (.I0(\total_len_r_reg[60]_0 [45]),
        .O(total_len_r1_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_4__0
       (.I0(\total_len_r_reg[60]_0 [44]),
        .O(total_len_r1_carry__4_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_5__0
       (.I0(\total_len_r_reg[60]_0 [43]),
        .O(total_len_r1_carry__4_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_6__0
       (.I0(\total_len_r_reg[60]_0 [42]),
        .O(total_len_r1_carry__4_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_7__0
       (.I0(\total_len_r_reg[60]_0 [41]),
        .O(total_len_r1_carry__4_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__4_i_8__0
       (.I0(\total_len_r_reg[60]_0 [40]),
        .O(total_len_r1_carry__4_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__5
       (.CI(total_len_r1_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({total_len_r1_carry__5_n_0,total_len_r1_carry__5_n_1,total_len_r1_carry__5_n_2,total_len_r1_carry__5_n_3,total_len_r1_carry__5_n_4,total_len_r1_carry__5_n_5,total_len_r1_carry__5_n_6,total_len_r1_carry__5_n_7}),
        .DI(\total_len_r_reg[60]_0 [55:48]),
        .O(total_len_r0[55:48]),
        .S({total_len_r1_carry__5_i_1__0_n_0,total_len_r1_carry__5_i_2__0_n_0,total_len_r1_carry__5_i_3__0_n_0,total_len_r1_carry__5_i_4__0_n_0,total_len_r1_carry__5_i_5__0_n_0,total_len_r1_carry__5_i_6__0_n_0,total_len_r1_carry__5_i_7__0_n_0,total_len_r1_carry__5_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_1__0
       (.I0(\total_len_r_reg[60]_0 [55]),
        .O(total_len_r1_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_2__0
       (.I0(\total_len_r_reg[60]_0 [54]),
        .O(total_len_r1_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_3__0
       (.I0(\total_len_r_reg[60]_0 [53]),
        .O(total_len_r1_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_4__0
       (.I0(\total_len_r_reg[60]_0 [52]),
        .O(total_len_r1_carry__5_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_5__0
       (.I0(\total_len_r_reg[60]_0 [51]),
        .O(total_len_r1_carry__5_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_6__0
       (.I0(\total_len_r_reg[60]_0 [50]),
        .O(total_len_r1_carry__5_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_7__0
       (.I0(\total_len_r_reg[60]_0 [49]),
        .O(total_len_r1_carry__5_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__5_i_8__0
       (.I0(\total_len_r_reg[60]_0 [48]),
        .O(total_len_r1_carry__5_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 total_len_r1_carry__6
       (.CI(total_len_r1_carry__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_total_len_r1_carry__6_CO_UNCONNECTED[7:4],total_len_r1_carry__6_n_4,total_len_r1_carry__6_n_5,total_len_r1_carry__6_n_6,total_len_r1_carry__6_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,\total_len_r_reg[60]_0 [59:56]}),
        .O({NLW_total_len_r1_carry__6_O_UNCONNECTED[7:5],total_len_r0[60:56]}),
        .S({1'b0,1'b0,1'b0,total_len_r1_carry__6_i_1__0_n_0,total_len_r1_carry__6_i_2__0_n_0,total_len_r1_carry__6_i_3__0_n_0,total_len_r1_carry__6_i_4__0_n_0,total_len_r1_carry__6_i_5__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_1__0
       (.I0(\total_len_r_reg[60]_1 ),
        .O(total_len_r1_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_2__0
       (.I0(\total_len_r_reg[60]_0 [59]),
        .O(total_len_r1_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_3__0
       (.I0(\total_len_r_reg[60]_0 [58]),
        .O(total_len_r1_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_4__0
       (.I0(\total_len_r_reg[60]_0 [57]),
        .O(total_len_r1_carry__6_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry__6_i_5__0
       (.I0(\total_len_r_reg[60]_0 [56]),
        .O(total_len_r1_carry__6_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_1__0
       (.I0(\total_len_r_reg[60]_0 [7]),
        .O(total_len_r1_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_2__0
       (.I0(\total_len_r_reg[60]_0 [6]),
        .O(total_len_r1_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_3__0
       (.I0(\total_len_r_reg[60]_0 [5]),
        .O(total_len_r1_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_4__0
       (.I0(\total_len_r_reg[60]_0 [4]),
        .O(total_len_r1_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_5__0
       (.I0(\total_len_r_reg[60]_0 [3]),
        .O(total_len_r1_carry_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_6__0
       (.I0(\total_len_r_reg[60]_0 [2]),
        .O(total_len_r1_carry_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    total_len_r1_carry_i_7__0
       (.I0(\total_len_r_reg[60]_0 [1]),
        .O(total_len_r1_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h5556)) 
    total_len_r1_carry_i_8__0
       (.I0(\total_len_r_reg[60]_0 [0]),
        .I1(\byte_remainder_r_reg[2]_1 ),
        .I2(\byte_remainder_r_reg[0]_0 ),
        .I3(\byte_remainder_r_reg[2]_0 ),
        .O(total_len_r1_carry_i_8__0_n_0));
  FDRE \total_len_r_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[0]),
        .Q(\total_len_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \total_len_r_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[10]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE \total_len_r_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[11]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE \total_len_r_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[12]),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE \total_len_r_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[13]),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE \total_len_r_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[14]),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE \total_len_r_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[15]),
        .Q(sel0[7]),
        .R(1'b0));
  FDRE \total_len_r_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[16]),
        .Q(sel0[8]),
        .R(1'b0));
  FDRE \total_len_r_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[17]),
        .Q(sel0[9]),
        .R(1'b0));
  FDRE \total_len_r_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[18]),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE \total_len_r_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[19]),
        .Q(sel0[11]),
        .R(1'b0));
  FDRE \total_len_r_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[1]),
        .Q(\total_len_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \total_len_r_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[20]),
        .Q(sel0[12]),
        .R(1'b0));
  FDRE \total_len_r_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[21]),
        .Q(sel0[13]),
        .R(1'b0));
  FDRE \total_len_r_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[22]),
        .Q(sel0[14]),
        .R(1'b0));
  FDRE \total_len_r_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[23]),
        .Q(sel0[15]),
        .R(1'b0));
  FDRE \total_len_r_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[24]),
        .Q(sel0[16]),
        .R(1'b0));
  FDRE \total_len_r_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[25]),
        .Q(sel0[17]),
        .R(1'b0));
  FDRE \total_len_r_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[26]),
        .Q(sel0[18]),
        .R(1'b0));
  FDRE \total_len_r_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[27]),
        .Q(sel0[19]),
        .R(1'b0));
  FDRE \total_len_r_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[28]),
        .Q(sel0[20]),
        .R(1'b0));
  FDRE \total_len_r_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[29]),
        .Q(sel0[21]),
        .R(1'b0));
  FDRE \total_len_r_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[2]),
        .Q(\total_len_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \total_len_r_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[30]),
        .Q(sel0[22]),
        .R(1'b0));
  FDRE \total_len_r_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[31]),
        .Q(sel0[23]),
        .R(1'b0));
  FDRE \total_len_r_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[32]),
        .Q(sel0[24]),
        .R(1'b0));
  FDRE \total_len_r_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[33]),
        .Q(sel0[25]),
        .R(1'b0));
  FDRE \total_len_r_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[34]),
        .Q(sel0[26]),
        .R(1'b0));
  FDRE \total_len_r_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[35]),
        .Q(sel0[27]),
        .R(1'b0));
  FDRE \total_len_r_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[36]),
        .Q(sel0[28]),
        .R(1'b0));
  FDRE \total_len_r_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[37]),
        .Q(sel0[29]),
        .R(1'b0));
  FDRE \total_len_r_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[38]),
        .Q(sel0[30]),
        .R(1'b0));
  FDRE \total_len_r_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[39]),
        .Q(sel0[31]),
        .R(1'b0));
  FDRE \total_len_r_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[3]),
        .Q(\total_len_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \total_len_r_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[40]),
        .Q(sel0[32]),
        .R(1'b0));
  FDRE \total_len_r_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[41]),
        .Q(sel0[33]),
        .R(1'b0));
  FDRE \total_len_r_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[42]),
        .Q(sel0[34]),
        .R(1'b0));
  FDRE \total_len_r_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[43]),
        .Q(sel0[35]),
        .R(1'b0));
  FDRE \total_len_r_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[44]),
        .Q(sel0[36]),
        .R(1'b0));
  FDRE \total_len_r_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[45]),
        .Q(sel0[37]),
        .R(1'b0));
  FDRE \total_len_r_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[46]),
        .Q(sel0[38]),
        .R(1'b0));
  FDRE \total_len_r_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[47]),
        .Q(sel0[39]),
        .R(1'b0));
  FDRE \total_len_r_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[48]),
        .Q(sel0[40]),
        .R(1'b0));
  FDRE \total_len_r_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[49]),
        .Q(sel0[41]),
        .R(1'b0));
  FDRE \total_len_r_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[4]),
        .Q(\total_len_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \total_len_r_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[50]),
        .Q(sel0[42]),
        .R(1'b0));
  FDRE \total_len_r_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[51]),
        .Q(sel0[43]),
        .R(1'b0));
  FDRE \total_len_r_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[52]),
        .Q(sel0[44]),
        .R(1'b0));
  FDRE \total_len_r_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[53]),
        .Q(sel0[45]),
        .R(1'b0));
  FDRE \total_len_r_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[54]),
        .Q(sel0[46]),
        .R(1'b0));
  FDRE \total_len_r_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[55]),
        .Q(sel0[47]),
        .R(1'b0));
  FDRE \total_len_r_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[56]),
        .Q(sel0[48]),
        .R(1'b0));
  FDRE \total_len_r_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[57]),
        .Q(sel0[49]),
        .R(1'b0));
  FDRE \total_len_r_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[58]),
        .Q(sel0[50]),
        .R(1'b0));
  FDRE \total_len_r_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[59]),
        .Q(sel0[51]),
        .R(1'b0));
  FDRE \total_len_r_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[5]),
        .Q(\total_len_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \total_len_r_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[60]),
        .Q(sel0[52]),
        .R(1'b0));
  FDRE \total_len_r_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[6]),
        .Q(\total_len_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \total_len_r_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[7]),
        .Q(\total_len_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \total_len_r_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[8]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE \total_len_r_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(total_len_r0[9]),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    w_running_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inst_burst_cntr_n_5),
        .Q(w_running),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h80)) 
    wfirst_d1_i_1
       (.I0(wfirst),
        .I1(m_axi_wvalid_i),
        .I2(w_running),
        .O(wfirst_d10));
  FDRE #(
    .INIT(1'b0)) 
    wfirst_d1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wfirst_d10),
        .Q(wfirst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    wfirst_pulse_i_1
       (.I0(w_running),
        .I1(m_axi_wvalid_i),
        .I2(wfirst),
        .I3(wfirst_d1),
        .O(wfirst_pulse0));
  FDRE #(
    .INIT(1'b0)) 
    wfirst_pulse_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wfirst_pulse0),
        .Q(wfirst_pulse),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    wfirst_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inst_burst_cntr_n_6),
        .Q(wfirst),
        .S(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter
   (is_zero_r,
    m00_axi_awlen,
    \total_len_r_reg[37] ,
    \total_len_r_reg[21] ,
    \total_len_r_reg[11] ,
    \total_len_r_reg[8] ,
    \total_len_r_reg[22] ,
    \total_len_r_reg[17] ,
    out,
    ap_clk,
    \count_r_reg[7]_0 ,
    Q,
    \count_r_reg[52]_0 ,
    start,
    m00_axi_awready,
    \count_r_reg[0]_0 );
  output is_zero_r;
  output [7:0]m00_axi_awlen;
  output \total_len_r_reg[37] ;
  output \total_len_r_reg[21] ;
  output \total_len_r_reg[11] ;
  output \total_len_r_reg[8] ;
  output \total_len_r_reg[22] ;
  output \total_len_r_reg[17] ;
  input out;
  input ap_clk;
  input \count_r_reg[7]_0 ;
  input [7:0]Q;
  input [52:0]\count_r_reg[52]_0 ;
  input start;
  input m00_axi_awready;
  input \count_r_reg[0]_0 ;

  wire [7:0]Q;
  wire ap_clk;
  wire aw_final_transaction;
  wire \count_r[0]_i_10__1_n_0 ;
  wire \count_r[0]_i_11__1_n_0 ;
  wire \count_r[0]_i_12__1_n_0 ;
  wire \count_r[0]_i_13__1_n_0 ;
  wire \count_r[0]_i_14__1_n_0 ;
  wire \count_r[0]_i_15__1_n_0 ;
  wire \count_r[0]_i_16_n_0 ;
  wire \count_r[0]_i_2__0_n_0 ;
  wire \count_r[0]_i_3__1_n_0 ;
  wire \count_r[0]_i_4__1_n_0 ;
  wire \count_r[0]_i_5__1_n_0 ;
  wire \count_r[0]_i_6__1_n_0 ;
  wire \count_r[0]_i_7__1_n_0 ;
  wire \count_r[0]_i_8__1_n_0 ;
  wire \count_r[0]_i_9__2_n_0 ;
  wire \count_r[16]_i_10__1_n_0 ;
  wire \count_r[16]_i_11__1_n_0 ;
  wire \count_r[16]_i_12__1_n_0 ;
  wire \count_r[16]_i_13__1_n_0 ;
  wire \count_r[16]_i_14__1_n_0 ;
  wire \count_r[16]_i_15__1_n_0 ;
  wire \count_r[16]_i_16__1_n_0 ;
  wire \count_r[16]_i_17__1_n_0 ;
  wire \count_r[16]_i_2__1_n_0 ;
  wire \count_r[16]_i_3__1_n_0 ;
  wire \count_r[16]_i_4__1_n_0 ;
  wire \count_r[16]_i_5__1_n_0 ;
  wire \count_r[16]_i_6__1_n_0 ;
  wire \count_r[16]_i_7__1_n_0 ;
  wire \count_r[16]_i_8__1_n_0 ;
  wire \count_r[16]_i_9__1_n_0 ;
  wire \count_r[24]_i_10__1_n_0 ;
  wire \count_r[24]_i_11__1_n_0 ;
  wire \count_r[24]_i_12__1_n_0 ;
  wire \count_r[24]_i_13__1_n_0 ;
  wire \count_r[24]_i_14__1_n_0 ;
  wire \count_r[24]_i_15__1_n_0 ;
  wire \count_r[24]_i_16__1_n_0 ;
  wire \count_r[24]_i_17__1_n_0 ;
  wire \count_r[24]_i_2__1_n_0 ;
  wire \count_r[24]_i_3__1_n_0 ;
  wire \count_r[24]_i_4__1_n_0 ;
  wire \count_r[24]_i_5__1_n_0 ;
  wire \count_r[24]_i_6__1_n_0 ;
  wire \count_r[24]_i_7__1_n_0 ;
  wire \count_r[24]_i_8__1_n_0 ;
  wire \count_r[24]_i_9__1_n_0 ;
  wire \count_r[32]_i_10__1_n_0 ;
  wire \count_r[32]_i_11__1_n_0 ;
  wire \count_r[32]_i_12__1_n_0 ;
  wire \count_r[32]_i_13__1_n_0 ;
  wire \count_r[32]_i_14__1_n_0 ;
  wire \count_r[32]_i_15__1_n_0 ;
  wire \count_r[32]_i_16__1_n_0 ;
  wire \count_r[32]_i_17__1_n_0 ;
  wire \count_r[32]_i_2__1_n_0 ;
  wire \count_r[32]_i_3__1_n_0 ;
  wire \count_r[32]_i_4__1_n_0 ;
  wire \count_r[32]_i_5__1_n_0 ;
  wire \count_r[32]_i_6__1_n_0 ;
  wire \count_r[32]_i_7__1_n_0 ;
  wire \count_r[32]_i_8__1_n_0 ;
  wire \count_r[32]_i_9__1_n_0 ;
  wire \count_r[40]_i_10__1_n_0 ;
  wire \count_r[40]_i_11__1_n_0 ;
  wire \count_r[40]_i_12__1_n_0 ;
  wire \count_r[40]_i_13__1_n_0 ;
  wire \count_r[40]_i_14__1_n_0 ;
  wire \count_r[40]_i_15__1_n_0 ;
  wire \count_r[40]_i_16__1_n_0 ;
  wire \count_r[40]_i_17__1_n_0 ;
  wire \count_r[40]_i_2__1_n_0 ;
  wire \count_r[40]_i_3__1_n_0 ;
  wire \count_r[40]_i_4__1_n_0 ;
  wire \count_r[40]_i_5__1_n_0 ;
  wire \count_r[40]_i_6__1_n_0 ;
  wire \count_r[40]_i_7__1_n_0 ;
  wire \count_r[40]_i_8__1_n_0 ;
  wire \count_r[40]_i_9__1_n_0 ;
  wire \count_r[48]_i_10__1_n_0 ;
  wire \count_r[48]_i_2__1_n_0 ;
  wire \count_r[48]_i_3__1_n_0 ;
  wire \count_r[48]_i_4__1_n_0 ;
  wire \count_r[48]_i_5__1_n_0 ;
  wire \count_r[48]_i_6__1_n_0 ;
  wire \count_r[48]_i_7__1_n_0 ;
  wire \count_r[48]_i_8__1_n_0 ;
  wire \count_r[48]_i_9__1_n_0 ;
  wire \count_r[8]_i_10__1_n_0 ;
  wire \count_r[8]_i_11__1_n_0 ;
  wire \count_r[8]_i_12__1_n_0 ;
  wire \count_r[8]_i_13__1_n_0 ;
  wire \count_r[8]_i_14__1_n_0 ;
  wire \count_r[8]_i_15__1_n_0 ;
  wire \count_r[8]_i_16__1_n_0 ;
  wire \count_r[8]_i_17__1_n_0 ;
  wire \count_r[8]_i_2__1_n_0 ;
  wire \count_r[8]_i_3__1_n_0 ;
  wire \count_r[8]_i_4__1_n_0 ;
  wire \count_r[8]_i_5__1_n_0 ;
  wire \count_r[8]_i_6__1_n_0 ;
  wire \count_r[8]_i_7__1_n_0 ;
  wire \count_r[8]_i_8__1_n_0 ;
  wire \count_r[8]_i_9__1_n_0 ;
  wire \count_r_reg[0]_0 ;
  wire \count_r_reg[0]_i_1__0_n_0 ;
  wire \count_r_reg[0]_i_1__0_n_1 ;
  wire \count_r_reg[0]_i_1__0_n_10 ;
  wire \count_r_reg[0]_i_1__0_n_11 ;
  wire \count_r_reg[0]_i_1__0_n_12 ;
  wire \count_r_reg[0]_i_1__0_n_13 ;
  wire \count_r_reg[0]_i_1__0_n_14 ;
  wire \count_r_reg[0]_i_1__0_n_15 ;
  wire \count_r_reg[0]_i_1__0_n_2 ;
  wire \count_r_reg[0]_i_1__0_n_3 ;
  wire \count_r_reg[0]_i_1__0_n_4 ;
  wire \count_r_reg[0]_i_1__0_n_5 ;
  wire \count_r_reg[0]_i_1__0_n_6 ;
  wire \count_r_reg[0]_i_1__0_n_7 ;
  wire \count_r_reg[0]_i_1__0_n_8 ;
  wire \count_r_reg[0]_i_1__0_n_9 ;
  wire \count_r_reg[16]_i_1__1_n_0 ;
  wire \count_r_reg[16]_i_1__1_n_1 ;
  wire \count_r_reg[16]_i_1__1_n_10 ;
  wire \count_r_reg[16]_i_1__1_n_11 ;
  wire \count_r_reg[16]_i_1__1_n_12 ;
  wire \count_r_reg[16]_i_1__1_n_13 ;
  wire \count_r_reg[16]_i_1__1_n_14 ;
  wire \count_r_reg[16]_i_1__1_n_15 ;
  wire \count_r_reg[16]_i_1__1_n_2 ;
  wire \count_r_reg[16]_i_1__1_n_3 ;
  wire \count_r_reg[16]_i_1__1_n_4 ;
  wire \count_r_reg[16]_i_1__1_n_5 ;
  wire \count_r_reg[16]_i_1__1_n_6 ;
  wire \count_r_reg[16]_i_1__1_n_7 ;
  wire \count_r_reg[16]_i_1__1_n_8 ;
  wire \count_r_reg[16]_i_1__1_n_9 ;
  wire \count_r_reg[24]_i_1__1_n_0 ;
  wire \count_r_reg[24]_i_1__1_n_1 ;
  wire \count_r_reg[24]_i_1__1_n_10 ;
  wire \count_r_reg[24]_i_1__1_n_11 ;
  wire \count_r_reg[24]_i_1__1_n_12 ;
  wire \count_r_reg[24]_i_1__1_n_13 ;
  wire \count_r_reg[24]_i_1__1_n_14 ;
  wire \count_r_reg[24]_i_1__1_n_15 ;
  wire \count_r_reg[24]_i_1__1_n_2 ;
  wire \count_r_reg[24]_i_1__1_n_3 ;
  wire \count_r_reg[24]_i_1__1_n_4 ;
  wire \count_r_reg[24]_i_1__1_n_5 ;
  wire \count_r_reg[24]_i_1__1_n_6 ;
  wire \count_r_reg[24]_i_1__1_n_7 ;
  wire \count_r_reg[24]_i_1__1_n_8 ;
  wire \count_r_reg[24]_i_1__1_n_9 ;
  wire \count_r_reg[32]_i_1__1_n_0 ;
  wire \count_r_reg[32]_i_1__1_n_1 ;
  wire \count_r_reg[32]_i_1__1_n_10 ;
  wire \count_r_reg[32]_i_1__1_n_11 ;
  wire \count_r_reg[32]_i_1__1_n_12 ;
  wire \count_r_reg[32]_i_1__1_n_13 ;
  wire \count_r_reg[32]_i_1__1_n_14 ;
  wire \count_r_reg[32]_i_1__1_n_15 ;
  wire \count_r_reg[32]_i_1__1_n_2 ;
  wire \count_r_reg[32]_i_1__1_n_3 ;
  wire \count_r_reg[32]_i_1__1_n_4 ;
  wire \count_r_reg[32]_i_1__1_n_5 ;
  wire \count_r_reg[32]_i_1__1_n_6 ;
  wire \count_r_reg[32]_i_1__1_n_7 ;
  wire \count_r_reg[32]_i_1__1_n_8 ;
  wire \count_r_reg[32]_i_1__1_n_9 ;
  wire \count_r_reg[40]_i_1__1_n_0 ;
  wire \count_r_reg[40]_i_1__1_n_1 ;
  wire \count_r_reg[40]_i_1__1_n_10 ;
  wire \count_r_reg[40]_i_1__1_n_11 ;
  wire \count_r_reg[40]_i_1__1_n_12 ;
  wire \count_r_reg[40]_i_1__1_n_13 ;
  wire \count_r_reg[40]_i_1__1_n_14 ;
  wire \count_r_reg[40]_i_1__1_n_15 ;
  wire \count_r_reg[40]_i_1__1_n_2 ;
  wire \count_r_reg[40]_i_1__1_n_3 ;
  wire \count_r_reg[40]_i_1__1_n_4 ;
  wire \count_r_reg[40]_i_1__1_n_5 ;
  wire \count_r_reg[40]_i_1__1_n_6 ;
  wire \count_r_reg[40]_i_1__1_n_7 ;
  wire \count_r_reg[40]_i_1__1_n_8 ;
  wire \count_r_reg[40]_i_1__1_n_9 ;
  wire \count_r_reg[48]_i_1__1_n_11 ;
  wire \count_r_reg[48]_i_1__1_n_12 ;
  wire \count_r_reg[48]_i_1__1_n_13 ;
  wire \count_r_reg[48]_i_1__1_n_14 ;
  wire \count_r_reg[48]_i_1__1_n_15 ;
  wire \count_r_reg[48]_i_1__1_n_4 ;
  wire \count_r_reg[48]_i_1__1_n_5 ;
  wire \count_r_reg[48]_i_1__1_n_6 ;
  wire \count_r_reg[48]_i_1__1_n_7 ;
  wire [52:0]\count_r_reg[52]_0 ;
  wire \count_r_reg[7]_0 ;
  wire \count_r_reg[8]_i_1__1_n_0 ;
  wire \count_r_reg[8]_i_1__1_n_1 ;
  wire \count_r_reg[8]_i_1__1_n_10 ;
  wire \count_r_reg[8]_i_1__1_n_11 ;
  wire \count_r_reg[8]_i_1__1_n_12 ;
  wire \count_r_reg[8]_i_1__1_n_13 ;
  wire \count_r_reg[8]_i_1__1_n_14 ;
  wire \count_r_reg[8]_i_1__1_n_15 ;
  wire \count_r_reg[8]_i_1__1_n_2 ;
  wire \count_r_reg[8]_i_1__1_n_3 ;
  wire \count_r_reg[8]_i_1__1_n_4 ;
  wire \count_r_reg[8]_i_1__1_n_5 ;
  wire \count_r_reg[8]_i_1__1_n_6 ;
  wire \count_r_reg[8]_i_1__1_n_7 ;
  wire \count_r_reg[8]_i_1__1_n_8 ;
  wire \count_r_reg[8]_i_1__1_n_9 ;
  wire \count_r_reg_n_0_[0] ;
  wire \count_r_reg_n_0_[10] ;
  wire \count_r_reg_n_0_[11] ;
  wire \count_r_reg_n_0_[12] ;
  wire \count_r_reg_n_0_[13] ;
  wire \count_r_reg_n_0_[14] ;
  wire \count_r_reg_n_0_[15] ;
  wire \count_r_reg_n_0_[16] ;
  wire \count_r_reg_n_0_[17] ;
  wire \count_r_reg_n_0_[18] ;
  wire \count_r_reg_n_0_[19] ;
  wire \count_r_reg_n_0_[1] ;
  wire \count_r_reg_n_0_[20] ;
  wire \count_r_reg_n_0_[21] ;
  wire \count_r_reg_n_0_[22] ;
  wire \count_r_reg_n_0_[23] ;
  wire \count_r_reg_n_0_[24] ;
  wire \count_r_reg_n_0_[25] ;
  wire \count_r_reg_n_0_[26] ;
  wire \count_r_reg_n_0_[27] ;
  wire \count_r_reg_n_0_[28] ;
  wire \count_r_reg_n_0_[29] ;
  wire \count_r_reg_n_0_[2] ;
  wire \count_r_reg_n_0_[30] ;
  wire \count_r_reg_n_0_[31] ;
  wire \count_r_reg_n_0_[32] ;
  wire \count_r_reg_n_0_[33] ;
  wire \count_r_reg_n_0_[34] ;
  wire \count_r_reg_n_0_[35] ;
  wire \count_r_reg_n_0_[36] ;
  wire \count_r_reg_n_0_[37] ;
  wire \count_r_reg_n_0_[38] ;
  wire \count_r_reg_n_0_[39] ;
  wire \count_r_reg_n_0_[3] ;
  wire \count_r_reg_n_0_[40] ;
  wire \count_r_reg_n_0_[41] ;
  wire \count_r_reg_n_0_[42] ;
  wire \count_r_reg_n_0_[43] ;
  wire \count_r_reg_n_0_[44] ;
  wire \count_r_reg_n_0_[45] ;
  wire \count_r_reg_n_0_[46] ;
  wire \count_r_reg_n_0_[47] ;
  wire \count_r_reg_n_0_[48] ;
  wire \count_r_reg_n_0_[49] ;
  wire \count_r_reg_n_0_[4] ;
  wire \count_r_reg_n_0_[50] ;
  wire \count_r_reg_n_0_[51] ;
  wire \count_r_reg_n_0_[52] ;
  wire \count_r_reg_n_0_[5] ;
  wire \count_r_reg_n_0_[6] ;
  wire \count_r_reg_n_0_[7] ;
  wire \count_r_reg_n_0_[8] ;
  wire \count_r_reg_n_0_[9] ;
  wire is_zero_r;
  wire is_zero_r_i_10__1_n_0;
  wire is_zero_r_i_11__1_n_0;
  wire is_zero_r_i_12__1_n_0;
  wire is_zero_r_i_13__1_n_0;
  wire is_zero_r_i_14__1_n_0;
  wire is_zero_r_i_15__1_n_0;
  wire is_zero_r_i_1__3_n_0;
  wire is_zero_r_i_2__2_n_0;
  wire is_zero_r_i_3__2_n_0;
  wire is_zero_r_i_4__1_n_0;
  wire is_zero_r_i_5__1_n_0;
  wire is_zero_r_i_6__1_n_0;
  wire is_zero_r_i_7__1_n_0;
  wire is_zero_r_i_8__1_n_0;
  wire is_zero_r_i_9__1_n_0;
  wire [7:0]m00_axi_awlen;
  wire \m00_axi_awlen[7]_INST_0_i_10_n_0 ;
  wire \m00_axi_awlen[7]_INST_0_i_11_n_0 ;
  wire \m00_axi_awlen[7]_INST_0_i_3_n_0 ;
  wire \m00_axi_awlen[7]_INST_0_i_4_n_0 ;
  wire \m00_axi_awlen[7]_INST_0_i_5_n_0 ;
  wire \m00_axi_awlen[7]_INST_0_i_6_n_0 ;
  wire \m00_axi_awlen[7]_INST_0_i_7_n_0 ;
  wire \m00_axi_awlen[7]_INST_0_i_8_n_0 ;
  wire \m00_axi_awlen[7]_INST_0_i_9_n_0 ;
  wire m00_axi_awready;
  wire out;
  wire start;
  wire \total_len_r_reg[11] ;
  wire \total_len_r_reg[17] ;
  wire \total_len_r_reg[21] ;
  wire \total_len_r_reg[22] ;
  wire \total_len_r_reg[37] ;
  wire \total_len_r_reg[8] ;
  wire [7:4]\NLW_count_r_reg[48]_i_1__1_CO_UNCONNECTED ;
  wire [7:5]\NLW_count_r_reg[48]_i_1__1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hEA)) 
    \addr[63]_i_1__0 
       (.I0(start),
        .I1(m00_axi_awready),
        .I2(\count_r_reg[0]_0 ),
        .O(is_zero_r));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_10__1 
       (.I0(\count_r_reg_n_0_[6] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [6]),
        .O(\count_r[0]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_11__1 
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [5]),
        .O(\count_r[0]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_12__1 
       (.I0(\count_r_reg_n_0_[4] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [4]),
        .O(\count_r[0]_i_12__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_13__1 
       (.I0(\count_r_reg_n_0_[3] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [3]),
        .O(\count_r[0]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_14__1 
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [2]),
        .O(\count_r[0]_i_14__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_15__1 
       (.I0(\count_r_reg_n_0_[1] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [1]),
        .O(\count_r[0]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \count_r[0]_i_16 
       (.I0(\count_r_reg[52]_0 [0]),
        .I1(start),
        .I2(\count_r_reg_n_0_[0] ),
        .O(\count_r[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_2__0 
       (.I0(start),
        .O(\count_r[0]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_3__1 
       (.I0(start),
        .O(\count_r[0]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_4__1 
       (.I0(start),
        .O(\count_r[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_5__1 
       (.I0(start),
        .O(\count_r[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_6__1 
       (.I0(start),
        .O(\count_r[0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_7__1 
       (.I0(start),
        .O(\count_r[0]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_8__1 
       (.I0(start),
        .O(\count_r[0]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_9__2 
       (.I0(\count_r_reg_n_0_[7] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [7]),
        .O(\count_r[0]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_10__1 
       (.I0(\count_r_reg_n_0_[23] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [23]),
        .O(\count_r[16]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_11__1 
       (.I0(\count_r_reg_n_0_[22] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [22]),
        .O(\count_r[16]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_12__1 
       (.I0(\count_r_reg_n_0_[21] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [21]),
        .O(\count_r[16]_i_12__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_13__1 
       (.I0(\count_r_reg_n_0_[20] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [20]),
        .O(\count_r[16]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_14__1 
       (.I0(\count_r_reg_n_0_[19] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [19]),
        .O(\count_r[16]_i_14__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_15__1 
       (.I0(\count_r_reg_n_0_[18] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [18]),
        .O(\count_r[16]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_16__1 
       (.I0(\count_r_reg_n_0_[17] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [17]),
        .O(\count_r[16]_i_16__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_17__1 
       (.I0(\count_r_reg_n_0_[16] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [16]),
        .O(\count_r[16]_i_17__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_2__1 
       (.I0(start),
        .O(\count_r[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_3__1 
       (.I0(start),
        .O(\count_r[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_4__1 
       (.I0(start),
        .O(\count_r[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_5__1 
       (.I0(start),
        .O(\count_r[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_6__1 
       (.I0(start),
        .O(\count_r[16]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_7__1 
       (.I0(start),
        .O(\count_r[16]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_8__1 
       (.I0(start),
        .O(\count_r[16]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_9__1 
       (.I0(start),
        .O(\count_r[16]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_10__1 
       (.I0(\count_r_reg_n_0_[31] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [31]),
        .O(\count_r[24]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_11__1 
       (.I0(\count_r_reg_n_0_[30] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [30]),
        .O(\count_r[24]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_12__1 
       (.I0(\count_r_reg_n_0_[29] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [29]),
        .O(\count_r[24]_i_12__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_13__1 
       (.I0(\count_r_reg_n_0_[28] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [28]),
        .O(\count_r[24]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_14__1 
       (.I0(\count_r_reg_n_0_[27] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [27]),
        .O(\count_r[24]_i_14__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_15__1 
       (.I0(\count_r_reg_n_0_[26] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [26]),
        .O(\count_r[24]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_16__1 
       (.I0(\count_r_reg_n_0_[25] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [25]),
        .O(\count_r[24]_i_16__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_17__1 
       (.I0(\count_r_reg_n_0_[24] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [24]),
        .O(\count_r[24]_i_17__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_2__1 
       (.I0(start),
        .O(\count_r[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_3__1 
       (.I0(start),
        .O(\count_r[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_4__1 
       (.I0(start),
        .O(\count_r[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_5__1 
       (.I0(start),
        .O(\count_r[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_6__1 
       (.I0(start),
        .O(\count_r[24]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_7__1 
       (.I0(start),
        .O(\count_r[24]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_8__1 
       (.I0(start),
        .O(\count_r[24]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_9__1 
       (.I0(start),
        .O(\count_r[24]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_10__1 
       (.I0(\count_r_reg_n_0_[39] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [39]),
        .O(\count_r[32]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_11__1 
       (.I0(\count_r_reg_n_0_[38] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [38]),
        .O(\count_r[32]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_12__1 
       (.I0(\count_r_reg_n_0_[37] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [37]),
        .O(\count_r[32]_i_12__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_13__1 
       (.I0(\count_r_reg_n_0_[36] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [36]),
        .O(\count_r[32]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_14__1 
       (.I0(\count_r_reg_n_0_[35] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [35]),
        .O(\count_r[32]_i_14__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_15__1 
       (.I0(\count_r_reg_n_0_[34] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [34]),
        .O(\count_r[32]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_16__1 
       (.I0(\count_r_reg_n_0_[33] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [33]),
        .O(\count_r[32]_i_16__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_17__1 
       (.I0(\count_r_reg_n_0_[32] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [32]),
        .O(\count_r[32]_i_17__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_2__1 
       (.I0(start),
        .O(\count_r[32]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_3__1 
       (.I0(start),
        .O(\count_r[32]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_4__1 
       (.I0(start),
        .O(\count_r[32]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_5__1 
       (.I0(start),
        .O(\count_r[32]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_6__1 
       (.I0(start),
        .O(\count_r[32]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_7__1 
       (.I0(start),
        .O(\count_r[32]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_8__1 
       (.I0(start),
        .O(\count_r[32]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_9__1 
       (.I0(start),
        .O(\count_r[32]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_10__1 
       (.I0(\count_r_reg_n_0_[47] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [47]),
        .O(\count_r[40]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_11__1 
       (.I0(\count_r_reg_n_0_[46] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [46]),
        .O(\count_r[40]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_12__1 
       (.I0(\count_r_reg_n_0_[45] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [45]),
        .O(\count_r[40]_i_12__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_13__1 
       (.I0(\count_r_reg_n_0_[44] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [44]),
        .O(\count_r[40]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_14__1 
       (.I0(\count_r_reg_n_0_[43] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [43]),
        .O(\count_r[40]_i_14__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_15__1 
       (.I0(\count_r_reg_n_0_[42] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [42]),
        .O(\count_r[40]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_16__1 
       (.I0(\count_r_reg_n_0_[41] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [41]),
        .O(\count_r[40]_i_16__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_17__1 
       (.I0(\count_r_reg_n_0_[40] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [40]),
        .O(\count_r[40]_i_17__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_2__1 
       (.I0(start),
        .O(\count_r[40]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_3__1 
       (.I0(start),
        .O(\count_r[40]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_4__1 
       (.I0(start),
        .O(\count_r[40]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_5__1 
       (.I0(start),
        .O(\count_r[40]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_6__1 
       (.I0(start),
        .O(\count_r[40]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_7__1 
       (.I0(start),
        .O(\count_r[40]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_8__1 
       (.I0(start),
        .O(\count_r[40]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_9__1 
       (.I0(start),
        .O(\count_r[40]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_10__1 
       (.I0(\count_r_reg_n_0_[48] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [48]),
        .O(\count_r[48]_i_10__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_2__1 
       (.I0(start),
        .O(\count_r[48]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_3__1 
       (.I0(start),
        .O(\count_r[48]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_4__1 
       (.I0(start),
        .O(\count_r[48]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_5__1 
       (.I0(start),
        .O(\count_r[48]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hA3)) 
    \count_r[48]_i_6__1 
       (.I0(\count_r_reg[52]_0 [52]),
        .I1(\count_r_reg_n_0_[52] ),
        .I2(start),
        .O(\count_r[48]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_7__1 
       (.I0(\count_r_reg_n_0_[51] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [51]),
        .O(\count_r[48]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_8__1 
       (.I0(\count_r_reg_n_0_[50] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [50]),
        .O(\count_r[48]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_9__1 
       (.I0(\count_r_reg_n_0_[49] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [49]),
        .O(\count_r[48]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_10__1 
       (.I0(\count_r_reg_n_0_[15] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [15]),
        .O(\count_r[8]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_11__1 
       (.I0(\count_r_reg_n_0_[14] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [14]),
        .O(\count_r[8]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_12__1 
       (.I0(\count_r_reg_n_0_[13] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [13]),
        .O(\count_r[8]_i_12__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_13__1 
       (.I0(\count_r_reg_n_0_[12] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [12]),
        .O(\count_r[8]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_14__1 
       (.I0(\count_r_reg_n_0_[11] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [11]),
        .O(\count_r[8]_i_14__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_15__1 
       (.I0(\count_r_reg_n_0_[10] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [10]),
        .O(\count_r[8]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_16__1 
       (.I0(\count_r_reg_n_0_[9] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [9]),
        .O(\count_r[8]_i_16__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_17__1 
       (.I0(\count_r_reg_n_0_[8] ),
        .I1(start),
        .I2(\count_r_reg[52]_0 [8]),
        .O(\count_r[8]_i_17__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_2__1 
       (.I0(start),
        .O(\count_r[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_3__1 
       (.I0(start),
        .O(\count_r[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_4__1 
       (.I0(start),
        .O(\count_r[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_5__1 
       (.I0(start),
        .O(\count_r[8]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_6__1 
       (.I0(start),
        .O(\count_r[8]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_7__1 
       (.I0(start),
        .O(\count_r[8]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_8__1 
       (.I0(start),
        .O(\count_r[8]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_9__1 
       (.I0(start),
        .O(\count_r[8]_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1__0_n_15 ),
        .Q(\count_r_reg_n_0_[0] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[0]_i_1__0 
       (.CI(\count_r_reg[7]_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[0]_i_1__0_n_0 ,\count_r_reg[0]_i_1__0_n_1 ,\count_r_reg[0]_i_1__0_n_2 ,\count_r_reg[0]_i_1__0_n_3 ,\count_r_reg[0]_i_1__0_n_4 ,\count_r_reg[0]_i_1__0_n_5 ,\count_r_reg[0]_i_1__0_n_6 ,\count_r_reg[0]_i_1__0_n_7 }),
        .DI({\count_r[0]_i_2__0_n_0 ,\count_r[0]_i_3__1_n_0 ,\count_r[0]_i_4__1_n_0 ,\count_r[0]_i_5__1_n_0 ,\count_r[0]_i_6__1_n_0 ,\count_r[0]_i_7__1_n_0 ,\count_r[0]_i_8__1_n_0 ,1'b0}),
        .O({\count_r_reg[0]_i_1__0_n_8 ,\count_r_reg[0]_i_1__0_n_9 ,\count_r_reg[0]_i_1__0_n_10 ,\count_r_reg[0]_i_1__0_n_11 ,\count_r_reg[0]_i_1__0_n_12 ,\count_r_reg[0]_i_1__0_n_13 ,\count_r_reg[0]_i_1__0_n_14 ,\count_r_reg[0]_i_1__0_n_15 }),
        .S({\count_r[0]_i_9__2_n_0 ,\count_r[0]_i_10__1_n_0 ,\count_r[0]_i_11__1_n_0 ,\count_r[0]_i_12__1_n_0 ,\count_r[0]_i_13__1_n_0 ,\count_r[0]_i_14__1_n_0 ,\count_r[0]_i_15__1_n_0 ,\count_r[0]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[10] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__1_n_13 ),
        .Q(\count_r_reg_n_0_[10] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[11] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__1_n_12 ),
        .Q(\count_r_reg_n_0_[11] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[12] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__1_n_11 ),
        .Q(\count_r_reg_n_0_[12] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[13] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__1_n_10 ),
        .Q(\count_r_reg_n_0_[13] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[14] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__1_n_9 ),
        .Q(\count_r_reg_n_0_[14] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[15] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__1_n_8 ),
        .Q(\count_r_reg_n_0_[15] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[16] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__1_n_15 ),
        .Q(\count_r_reg_n_0_[16] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[16]_i_1__1 
       (.CI(\count_r_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[16]_i_1__1_n_0 ,\count_r_reg[16]_i_1__1_n_1 ,\count_r_reg[16]_i_1__1_n_2 ,\count_r_reg[16]_i_1__1_n_3 ,\count_r_reg[16]_i_1__1_n_4 ,\count_r_reg[16]_i_1__1_n_5 ,\count_r_reg[16]_i_1__1_n_6 ,\count_r_reg[16]_i_1__1_n_7 }),
        .DI({\count_r[16]_i_2__1_n_0 ,\count_r[16]_i_3__1_n_0 ,\count_r[16]_i_4__1_n_0 ,\count_r[16]_i_5__1_n_0 ,\count_r[16]_i_6__1_n_0 ,\count_r[16]_i_7__1_n_0 ,\count_r[16]_i_8__1_n_0 ,\count_r[16]_i_9__1_n_0 }),
        .O({\count_r_reg[16]_i_1__1_n_8 ,\count_r_reg[16]_i_1__1_n_9 ,\count_r_reg[16]_i_1__1_n_10 ,\count_r_reg[16]_i_1__1_n_11 ,\count_r_reg[16]_i_1__1_n_12 ,\count_r_reg[16]_i_1__1_n_13 ,\count_r_reg[16]_i_1__1_n_14 ,\count_r_reg[16]_i_1__1_n_15 }),
        .S({\count_r[16]_i_10__1_n_0 ,\count_r[16]_i_11__1_n_0 ,\count_r[16]_i_12__1_n_0 ,\count_r[16]_i_13__1_n_0 ,\count_r[16]_i_14__1_n_0 ,\count_r[16]_i_15__1_n_0 ,\count_r[16]_i_16__1_n_0 ,\count_r[16]_i_17__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[17] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__1_n_14 ),
        .Q(\count_r_reg_n_0_[17] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[18] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__1_n_13 ),
        .Q(\count_r_reg_n_0_[18] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[19] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__1_n_12 ),
        .Q(\count_r_reg_n_0_[19] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1__0_n_14 ),
        .Q(\count_r_reg_n_0_[1] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[20] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__1_n_11 ),
        .Q(\count_r_reg_n_0_[20] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[21] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__1_n_10 ),
        .Q(\count_r_reg_n_0_[21] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[22] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__1_n_9 ),
        .Q(\count_r_reg_n_0_[22] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[23] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__1_n_8 ),
        .Q(\count_r_reg_n_0_[23] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[24] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__1_n_15 ),
        .Q(\count_r_reg_n_0_[24] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[24]_i_1__1 
       (.CI(\count_r_reg[16]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[24]_i_1__1_n_0 ,\count_r_reg[24]_i_1__1_n_1 ,\count_r_reg[24]_i_1__1_n_2 ,\count_r_reg[24]_i_1__1_n_3 ,\count_r_reg[24]_i_1__1_n_4 ,\count_r_reg[24]_i_1__1_n_5 ,\count_r_reg[24]_i_1__1_n_6 ,\count_r_reg[24]_i_1__1_n_7 }),
        .DI({\count_r[24]_i_2__1_n_0 ,\count_r[24]_i_3__1_n_0 ,\count_r[24]_i_4__1_n_0 ,\count_r[24]_i_5__1_n_0 ,\count_r[24]_i_6__1_n_0 ,\count_r[24]_i_7__1_n_0 ,\count_r[24]_i_8__1_n_0 ,\count_r[24]_i_9__1_n_0 }),
        .O({\count_r_reg[24]_i_1__1_n_8 ,\count_r_reg[24]_i_1__1_n_9 ,\count_r_reg[24]_i_1__1_n_10 ,\count_r_reg[24]_i_1__1_n_11 ,\count_r_reg[24]_i_1__1_n_12 ,\count_r_reg[24]_i_1__1_n_13 ,\count_r_reg[24]_i_1__1_n_14 ,\count_r_reg[24]_i_1__1_n_15 }),
        .S({\count_r[24]_i_10__1_n_0 ,\count_r[24]_i_11__1_n_0 ,\count_r[24]_i_12__1_n_0 ,\count_r[24]_i_13__1_n_0 ,\count_r[24]_i_14__1_n_0 ,\count_r[24]_i_15__1_n_0 ,\count_r[24]_i_16__1_n_0 ,\count_r[24]_i_17__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[25] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__1_n_14 ),
        .Q(\count_r_reg_n_0_[25] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[26] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__1_n_13 ),
        .Q(\count_r_reg_n_0_[26] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[27] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__1_n_12 ),
        .Q(\count_r_reg_n_0_[27] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[28] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__1_n_11 ),
        .Q(\count_r_reg_n_0_[28] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[29] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__1_n_10 ),
        .Q(\count_r_reg_n_0_[29] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1__0_n_13 ),
        .Q(\count_r_reg_n_0_[2] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[30] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__1_n_9 ),
        .Q(\count_r_reg_n_0_[30] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[31] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__1_n_8 ),
        .Q(\count_r_reg_n_0_[31] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[32] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__1_n_15 ),
        .Q(\count_r_reg_n_0_[32] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[32]_i_1__1 
       (.CI(\count_r_reg[24]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[32]_i_1__1_n_0 ,\count_r_reg[32]_i_1__1_n_1 ,\count_r_reg[32]_i_1__1_n_2 ,\count_r_reg[32]_i_1__1_n_3 ,\count_r_reg[32]_i_1__1_n_4 ,\count_r_reg[32]_i_1__1_n_5 ,\count_r_reg[32]_i_1__1_n_6 ,\count_r_reg[32]_i_1__1_n_7 }),
        .DI({\count_r[32]_i_2__1_n_0 ,\count_r[32]_i_3__1_n_0 ,\count_r[32]_i_4__1_n_0 ,\count_r[32]_i_5__1_n_0 ,\count_r[32]_i_6__1_n_0 ,\count_r[32]_i_7__1_n_0 ,\count_r[32]_i_8__1_n_0 ,\count_r[32]_i_9__1_n_0 }),
        .O({\count_r_reg[32]_i_1__1_n_8 ,\count_r_reg[32]_i_1__1_n_9 ,\count_r_reg[32]_i_1__1_n_10 ,\count_r_reg[32]_i_1__1_n_11 ,\count_r_reg[32]_i_1__1_n_12 ,\count_r_reg[32]_i_1__1_n_13 ,\count_r_reg[32]_i_1__1_n_14 ,\count_r_reg[32]_i_1__1_n_15 }),
        .S({\count_r[32]_i_10__1_n_0 ,\count_r[32]_i_11__1_n_0 ,\count_r[32]_i_12__1_n_0 ,\count_r[32]_i_13__1_n_0 ,\count_r[32]_i_14__1_n_0 ,\count_r[32]_i_15__1_n_0 ,\count_r[32]_i_16__1_n_0 ,\count_r[32]_i_17__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[33] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__1_n_14 ),
        .Q(\count_r_reg_n_0_[33] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[34] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__1_n_13 ),
        .Q(\count_r_reg_n_0_[34] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[35] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__1_n_12 ),
        .Q(\count_r_reg_n_0_[35] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[36] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__1_n_11 ),
        .Q(\count_r_reg_n_0_[36] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[37] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__1_n_10 ),
        .Q(\count_r_reg_n_0_[37] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[38] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__1_n_9 ),
        .Q(\count_r_reg_n_0_[38] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[39] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__1_n_8 ),
        .Q(\count_r_reg_n_0_[39] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1__0_n_12 ),
        .Q(\count_r_reg_n_0_[3] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[40] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__1_n_15 ),
        .Q(\count_r_reg_n_0_[40] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[40]_i_1__1 
       (.CI(\count_r_reg[32]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[40]_i_1__1_n_0 ,\count_r_reg[40]_i_1__1_n_1 ,\count_r_reg[40]_i_1__1_n_2 ,\count_r_reg[40]_i_1__1_n_3 ,\count_r_reg[40]_i_1__1_n_4 ,\count_r_reg[40]_i_1__1_n_5 ,\count_r_reg[40]_i_1__1_n_6 ,\count_r_reg[40]_i_1__1_n_7 }),
        .DI({\count_r[40]_i_2__1_n_0 ,\count_r[40]_i_3__1_n_0 ,\count_r[40]_i_4__1_n_0 ,\count_r[40]_i_5__1_n_0 ,\count_r[40]_i_6__1_n_0 ,\count_r[40]_i_7__1_n_0 ,\count_r[40]_i_8__1_n_0 ,\count_r[40]_i_9__1_n_0 }),
        .O({\count_r_reg[40]_i_1__1_n_8 ,\count_r_reg[40]_i_1__1_n_9 ,\count_r_reg[40]_i_1__1_n_10 ,\count_r_reg[40]_i_1__1_n_11 ,\count_r_reg[40]_i_1__1_n_12 ,\count_r_reg[40]_i_1__1_n_13 ,\count_r_reg[40]_i_1__1_n_14 ,\count_r_reg[40]_i_1__1_n_15 }),
        .S({\count_r[40]_i_10__1_n_0 ,\count_r[40]_i_11__1_n_0 ,\count_r[40]_i_12__1_n_0 ,\count_r[40]_i_13__1_n_0 ,\count_r[40]_i_14__1_n_0 ,\count_r[40]_i_15__1_n_0 ,\count_r[40]_i_16__1_n_0 ,\count_r[40]_i_17__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[41] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__1_n_14 ),
        .Q(\count_r_reg_n_0_[41] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[42] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__1_n_13 ),
        .Q(\count_r_reg_n_0_[42] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[43] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__1_n_12 ),
        .Q(\count_r_reg_n_0_[43] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[44] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__1_n_11 ),
        .Q(\count_r_reg_n_0_[44] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[45] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__1_n_10 ),
        .Q(\count_r_reg_n_0_[45] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[46] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__1_n_9 ),
        .Q(\count_r_reg_n_0_[46] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[47] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__1_n_8 ),
        .Q(\count_r_reg_n_0_[47] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[48] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__1_n_15 ),
        .Q(\count_r_reg_n_0_[48] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[48]_i_1__1 
       (.CI(\count_r_reg[40]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_r_reg[48]_i_1__1_CO_UNCONNECTED [7:4],\count_r_reg[48]_i_1__1_n_4 ,\count_r_reg[48]_i_1__1_n_5 ,\count_r_reg[48]_i_1__1_n_6 ,\count_r_reg[48]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\count_r[48]_i_2__1_n_0 ,\count_r[48]_i_3__1_n_0 ,\count_r[48]_i_4__1_n_0 ,\count_r[48]_i_5__1_n_0 }),
        .O({\NLW_count_r_reg[48]_i_1__1_O_UNCONNECTED [7:5],\count_r_reg[48]_i_1__1_n_11 ,\count_r_reg[48]_i_1__1_n_12 ,\count_r_reg[48]_i_1__1_n_13 ,\count_r_reg[48]_i_1__1_n_14 ,\count_r_reg[48]_i_1__1_n_15 }),
        .S({1'b0,1'b0,1'b0,\count_r[48]_i_6__1_n_0 ,\count_r[48]_i_7__1_n_0 ,\count_r[48]_i_8__1_n_0 ,\count_r[48]_i_9__1_n_0 ,\count_r[48]_i_10__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[49] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__1_n_14 ),
        .Q(\count_r_reg_n_0_[49] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1__0_n_11 ),
        .Q(\count_r_reg_n_0_[4] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[50] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__1_n_13 ),
        .Q(\count_r_reg_n_0_[50] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[51] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__1_n_12 ),
        .Q(\count_r_reg_n_0_[51] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[52] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__1_n_11 ),
        .Q(\count_r_reg_n_0_[52] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1__0_n_10 ),
        .Q(\count_r_reg_n_0_[5] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[6] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1__0_n_9 ),
        .Q(\count_r_reg_n_0_[6] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[7] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1__0_n_8 ),
        .Q(\count_r_reg_n_0_[7] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[8] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__1_n_15 ),
        .Q(\count_r_reg_n_0_[8] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[8]_i_1__1 
       (.CI(\count_r_reg[0]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[8]_i_1__1_n_0 ,\count_r_reg[8]_i_1__1_n_1 ,\count_r_reg[8]_i_1__1_n_2 ,\count_r_reg[8]_i_1__1_n_3 ,\count_r_reg[8]_i_1__1_n_4 ,\count_r_reg[8]_i_1__1_n_5 ,\count_r_reg[8]_i_1__1_n_6 ,\count_r_reg[8]_i_1__1_n_7 }),
        .DI({\count_r[8]_i_2__1_n_0 ,\count_r[8]_i_3__1_n_0 ,\count_r[8]_i_4__1_n_0 ,\count_r[8]_i_5__1_n_0 ,\count_r[8]_i_6__1_n_0 ,\count_r[8]_i_7__1_n_0 ,\count_r[8]_i_8__1_n_0 ,\count_r[8]_i_9__1_n_0 }),
        .O({\count_r_reg[8]_i_1__1_n_8 ,\count_r_reg[8]_i_1__1_n_9 ,\count_r_reg[8]_i_1__1_n_10 ,\count_r_reg[8]_i_1__1_n_11 ,\count_r_reg[8]_i_1__1_n_12 ,\count_r_reg[8]_i_1__1_n_13 ,\count_r_reg[8]_i_1__1_n_14 ,\count_r_reg[8]_i_1__1_n_15 }),
        .S({\count_r[8]_i_10__1_n_0 ,\count_r[8]_i_11__1_n_0 ,\count_r[8]_i_12__1_n_0 ,\count_r[8]_i_13__1_n_0 ,\count_r[8]_i_14__1_n_0 ,\count_r[8]_i_15__1_n_0 ,\count_r[8]_i_16__1_n_0 ,\count_r[8]_i_17__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[9] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__1_n_14 ),
        .Q(\count_r_reg_n_0_[9] ),
        .R(out));
  LUT4 #(
    .INIT(16'hFFF7)) 
    is_zero_r_i_10__1
       (.I0(m00_axi_awready),
        .I1(\count_r_reg[0]_0 ),
        .I2(\count_r_reg_n_0_[48] ),
        .I3(start),
        .O(is_zero_r_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_11__1
       (.I0(\count_r_reg_n_0_[46] ),
        .I1(\count_r_reg_n_0_[26] ),
        .I2(\count_r_reg_n_0_[47] ),
        .I3(\count_r_reg_n_0_[30] ),
        .O(is_zero_r_i_11__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_12__1
       (.I0(\count_r_reg_n_0_[7] ),
        .I1(\count_r_reg_n_0_[50] ),
        .I2(\count_r_reg_n_0_[19] ),
        .I3(\count_r_reg_n_0_[51] ),
        .I4(is_zero_r_i_15__1_n_0),
        .O(is_zero_r_i_12__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_13__1
       (.I0(\count_r_reg_n_0_[9] ),
        .I1(\count_r_reg_n_0_[31] ),
        .I2(\count_r_reg_n_0_[44] ),
        .I3(\count_r_reg_n_0_[37] ),
        .O(is_zero_r_i_13__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_14__1
       (.I0(\count_r_reg_n_0_[52] ),
        .I1(\count_r_reg_n_0_[4] ),
        .I2(\count_r_reg_n_0_[29] ),
        .I3(\count_r_reg_n_0_[25] ),
        .O(is_zero_r_i_14__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_15__1
       (.I0(\count_r_reg_n_0_[3] ),
        .I1(\count_r_reg_n_0_[13] ),
        .I2(\count_r_reg_n_0_[24] ),
        .I3(\count_r_reg_n_0_[49] ),
        .O(is_zero_r_i_15__1_n_0));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    is_zero_r_i_1__3
       (.I0(\total_len_r_reg[37] ),
        .I1(is_zero_r_i_2__2_n_0),
        .I2(is_zero_r_i_3__2_n_0),
        .I3(is_zero_r_i_4__1_n_0),
        .I4(is_zero_r_i_5__1_n_0),
        .O(is_zero_r_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_2__2
       (.I0(is_zero_r_i_6__1_n_0),
        .I1(\count_r_reg_n_0_[10] ),
        .I2(\count_r_reg_n_0_[28] ),
        .I3(\count_r_reg_n_0_[27] ),
        .I4(\count_r_reg_n_0_[21] ),
        .I5(is_zero_r_i_7__1_n_0),
        .O(is_zero_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_3__2
       (.I0(is_zero_r_i_8__1_n_0),
        .I1(\count_r_reg_n_0_[14] ),
        .I2(\count_r_reg_n_0_[11] ),
        .I3(\count_r_reg_n_0_[41] ),
        .I4(\count_r_reg_n_0_[39] ),
        .I5(is_zero_r_i_9__1_n_0),
        .O(is_zero_r_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    is_zero_r_i_4__1
       (.I0(\count_r_reg_n_0_[35] ),
        .I1(\count_r_reg_n_0_[45] ),
        .I2(\count_r_reg_n_0_[33] ),
        .I3(\count_r_reg_n_0_[18] ),
        .I4(is_zero_r_i_10__1_n_0),
        .O(is_zero_r_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_5__1
       (.I0(is_zero_r_i_11__1_n_0),
        .I1(\count_r_reg_n_0_[40] ),
        .I2(\count_r_reg_n_0_[8] ),
        .I3(\count_r_reg_n_0_[15] ),
        .I4(\count_r_reg_n_0_[12] ),
        .I5(is_zero_r_i_12__1_n_0),
        .O(is_zero_r_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_6__1
       (.I0(\count_r_reg_n_0_[1] ),
        .I1(\count_r_reg_n_0_[22] ),
        .I2(\count_r_reg_n_0_[2] ),
        .I3(\count_r_reg_n_0_[36] ),
        .O(is_zero_r_i_6__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_7__1
       (.I0(\count_r_reg_n_0_[6] ),
        .I1(\count_r_reg_n_0_[5] ),
        .I2(\count_r_reg_n_0_[20] ),
        .I3(\count_r_reg_n_0_[16] ),
        .I4(is_zero_r_i_13__1_n_0),
        .O(is_zero_r_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    is_zero_r_i_8__1
       (.I0(\count_r_reg_n_0_[17] ),
        .I1(\count_r_reg_n_0_[32] ),
        .I2(\count_r_reg_n_0_[0] ),
        .I3(\count_r_reg_n_0_[23] ),
        .O(is_zero_r_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_9__1
       (.I0(\count_r_reg_n_0_[43] ),
        .I1(\count_r_reg_n_0_[38] ),
        .I2(\count_r_reg_n_0_[34] ),
        .I3(\count_r_reg_n_0_[42] ),
        .I4(is_zero_r_i_14__1_n_0),
        .O(is_zero_r_i_9__1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    is_zero_r_reg
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(is_zero_r_i_1__3_n_0),
        .Q(aw_final_transaction),
        .S(out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \m00_axi_awlen[0]_INST_0 
       (.I0(Q[0]),
        .I1(\total_len_r_reg[37] ),
        .I2(aw_final_transaction),
        .O(m00_axi_awlen[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \m00_axi_awlen[1]_INST_0 
       (.I0(Q[1]),
        .I1(\total_len_r_reg[37] ),
        .I2(aw_final_transaction),
        .O(m00_axi_awlen[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \m00_axi_awlen[2]_INST_0 
       (.I0(Q[2]),
        .I1(\total_len_r_reg[37] ),
        .I2(aw_final_transaction),
        .O(m00_axi_awlen[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \m00_axi_awlen[3]_INST_0 
       (.I0(Q[3]),
        .I1(\total_len_r_reg[37] ),
        .I2(aw_final_transaction),
        .O(m00_axi_awlen[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \m00_axi_awlen[4]_INST_0 
       (.I0(Q[4]),
        .I1(\total_len_r_reg[37] ),
        .I2(aw_final_transaction),
        .O(m00_axi_awlen[4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \m00_axi_awlen[5]_INST_0 
       (.I0(Q[5]),
        .I1(\total_len_r_reg[37] ),
        .I2(aw_final_transaction),
        .O(m00_axi_awlen[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \m00_axi_awlen[6]_INST_0 
       (.I0(Q[6]),
        .I1(\total_len_r_reg[37] ),
        .I2(aw_final_transaction),
        .O(m00_axi_awlen[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \m00_axi_awlen[7]_INST_0 
       (.I0(Q[7]),
        .I1(\total_len_r_reg[37] ),
        .I2(aw_final_transaction),
        .O(m00_axi_awlen[7]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \m00_axi_awlen[7]_INST_0_i_1 
       (.I0(\total_len_r_reg[21] ),
        .I1(\m00_axi_awlen[7]_INST_0_i_3_n_0 ),
        .I2(\m00_axi_awlen[7]_INST_0_i_4_n_0 ),
        .I3(\m00_axi_awlen[7]_INST_0_i_5_n_0 ),
        .I4(\m00_axi_awlen[7]_INST_0_i_6_n_0 ),
        .O(\total_len_r_reg[37] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_10 
       (.I0(\count_r_reg[52]_0 [16]),
        .I1(\count_r_reg[52]_0 [20]),
        .I2(\count_r_reg[52]_0 [26]),
        .I3(\count_r_reg[52]_0 [47]),
        .O(\m00_axi_awlen[7]_INST_0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_11 
       (.I0(\count_r_reg[52]_0 [40]),
        .I1(\count_r_reg[52]_0 [30]),
        .I2(\count_r_reg[52]_0 [41]),
        .I3(\count_r_reg[52]_0 [39]),
        .O(\m00_axi_awlen[7]_INST_0_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_12 
       (.I0(\count_r_reg[52]_0 [0]),
        .I1(\count_r_reg[52]_0 [43]),
        .I2(\count_r_reg[52]_0 [18]),
        .I3(\count_r_reg[52]_0 [1]),
        .O(\total_len_r_reg[8] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_13 
       (.I0(\count_r_reg[52]_0 [3]),
        .I1(\count_r_reg[52]_0 [23]),
        .I2(\count_r_reg[52]_0 [31]),
        .I3(\count_r_reg[52]_0 [4]),
        .O(\total_len_r_reg[11] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_14 
       (.I0(\count_r_reg[52]_0 [9]),
        .I1(\count_r_reg[52]_0 [11]),
        .I2(\count_r_reg[52]_0 [38]),
        .I3(\count_r_reg[52]_0 [44]),
        .O(\total_len_r_reg[17] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_15 
       (.I0(\count_r_reg[52]_0 [14]),
        .I1(\count_r_reg[52]_0 [12]),
        .I2(\count_r_reg[52]_0 [25]),
        .I3(\count_r_reg[52]_0 [51]),
        .O(\total_len_r_reg[22] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \m00_axi_awlen[7]_INST_0_i_2 
       (.I0(\m00_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I1(\m00_axi_awlen[7]_INST_0_i_8_n_0 ),
        .I2(\m00_axi_awlen[7]_INST_0_i_9_n_0 ),
        .I3(\m00_axi_awlen[7]_INST_0_i_10_n_0 ),
        .I4(\m00_axi_awlen[7]_INST_0_i_11_n_0 ),
        .O(\total_len_r_reg[21] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_3 
       (.I0(\count_r_reg[52]_0 [29]),
        .I1(\count_r_reg[52]_0 [6]),
        .I2(\count_r_reg[52]_0 [24]),
        .I3(\count_r_reg[52]_0 [22]),
        .I4(\total_len_r_reg[8] ),
        .O(\m00_axi_awlen[7]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_4 
       (.I0(\count_r_reg[52]_0 [15]),
        .I1(\count_r_reg[52]_0 [42]),
        .I2(\count_r_reg[52]_0 [8]),
        .I3(\count_r_reg[52]_0 [21]),
        .I4(\total_len_r_reg[11] ),
        .O(\m00_axi_awlen[7]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_5 
       (.I0(\count_r_reg[52]_0 [17]),
        .I1(\count_r_reg[52]_0 [37]),
        .I2(\count_r_reg[52]_0 [7]),
        .I3(\count_r_reg[52]_0 [46]),
        .I4(\total_len_r_reg[17] ),
        .O(\m00_axi_awlen[7]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_6 
       (.I0(\count_r_reg[52]_0 [33]),
        .I1(\count_r_reg[52]_0 [52]),
        .I2(\count_r_reg[52]_0 [35]),
        .I3(\count_r_reg[52]_0 [5]),
        .I4(\total_len_r_reg[22] ),
        .O(\m00_axi_awlen[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \m00_axi_awlen[7]_INST_0_i_7 
       (.I0(\count_r_reg[52]_0 [13]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [27]),
        .I3(\count_r_reg[52]_0 [2]),
        .I4(\count_r_reg[52]_0 [50]),
        .I5(\count_r_reg[52]_0 [48]),
        .O(\m00_axi_awlen[7]_INST_0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_8 
       (.I0(\count_r_reg[52]_0 [19]),
        .I1(\count_r_reg[52]_0 [45]),
        .I2(\count_r_reg[52]_0 [49]),
        .I3(\count_r_reg[52]_0 [10]),
        .O(\m00_axi_awlen[7]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awlen[7]_INST_0_i_9 
       (.I0(\count_r_reg[52]_0 [32]),
        .I1(\count_r_reg[52]_0 [34]),
        .I2(\count_r_reg[52]_0 [28]),
        .I3(\count_r_reg[52]_0 [36]),
        .O(\m00_axi_awlen[7]_INST_0_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "cceip_kernel_example_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter_0
   (done0,
    out,
    ap_clk,
    \count_r_reg[7]_0 ,
    is_zero_r_reg_0,
    start,
    m00_axi_bvalid,
    Q);
  output done0;
  input out;
  input ap_clk;
  input \count_r_reg[7]_0 ;
  input is_zero_r_reg_0;
  input start;
  input m00_axi_bvalid;
  input [52:0]Q;

  wire [52:0]Q;
  wire ap_clk;
  wire b_final_transaction;
  wire \count_r[0]_i_10__2_n_0 ;
  wire \count_r[0]_i_11__2_n_0 ;
  wire \count_r[0]_i_12__2_n_0 ;
  wire \count_r[0]_i_13__2_n_0 ;
  wire \count_r[0]_i_14__2_n_0 ;
  wire \count_r[0]_i_15__2_n_0 ;
  wire \count_r[0]_i_16__2_n_0 ;
  wire \count_r[0]_i_17__0_n_0 ;
  wire \count_r[0]_i_3__2_n_0 ;
  wire \count_r[0]_i_4__2_n_0 ;
  wire \count_r[0]_i_5__2_n_0 ;
  wire \count_r[0]_i_6__2_n_0 ;
  wire \count_r[0]_i_7__2_n_0 ;
  wire \count_r[0]_i_8__2_n_0 ;
  wire \count_r[0]_i_9__1_n_0 ;
  wire \count_r[16]_i_10__2_n_0 ;
  wire \count_r[16]_i_11__2_n_0 ;
  wire \count_r[16]_i_12__2_n_0 ;
  wire \count_r[16]_i_13__2_n_0 ;
  wire \count_r[16]_i_14__2_n_0 ;
  wire \count_r[16]_i_15__2_n_0 ;
  wire \count_r[16]_i_16__2_n_0 ;
  wire \count_r[16]_i_17__2_n_0 ;
  wire \count_r[16]_i_2__2_n_0 ;
  wire \count_r[16]_i_3__2_n_0 ;
  wire \count_r[16]_i_4__2_n_0 ;
  wire \count_r[16]_i_5__2_n_0 ;
  wire \count_r[16]_i_6__2_n_0 ;
  wire \count_r[16]_i_7__2_n_0 ;
  wire \count_r[16]_i_8__2_n_0 ;
  wire \count_r[16]_i_9__2_n_0 ;
  wire \count_r[24]_i_10__2_n_0 ;
  wire \count_r[24]_i_11__2_n_0 ;
  wire \count_r[24]_i_12__2_n_0 ;
  wire \count_r[24]_i_13__2_n_0 ;
  wire \count_r[24]_i_14__2_n_0 ;
  wire \count_r[24]_i_15__2_n_0 ;
  wire \count_r[24]_i_16__2_n_0 ;
  wire \count_r[24]_i_17__2_n_0 ;
  wire \count_r[24]_i_2__2_n_0 ;
  wire \count_r[24]_i_3__2_n_0 ;
  wire \count_r[24]_i_4__2_n_0 ;
  wire \count_r[24]_i_5__2_n_0 ;
  wire \count_r[24]_i_6__2_n_0 ;
  wire \count_r[24]_i_7__2_n_0 ;
  wire \count_r[24]_i_8__2_n_0 ;
  wire \count_r[24]_i_9__2_n_0 ;
  wire \count_r[32]_i_10__2_n_0 ;
  wire \count_r[32]_i_11__2_n_0 ;
  wire \count_r[32]_i_12__2_n_0 ;
  wire \count_r[32]_i_13__2_n_0 ;
  wire \count_r[32]_i_14__2_n_0 ;
  wire \count_r[32]_i_15__2_n_0 ;
  wire \count_r[32]_i_16__2_n_0 ;
  wire \count_r[32]_i_17__2_n_0 ;
  wire \count_r[32]_i_2__2_n_0 ;
  wire \count_r[32]_i_3__2_n_0 ;
  wire \count_r[32]_i_4__2_n_0 ;
  wire \count_r[32]_i_5__2_n_0 ;
  wire \count_r[32]_i_6__2_n_0 ;
  wire \count_r[32]_i_7__2_n_0 ;
  wire \count_r[32]_i_8__2_n_0 ;
  wire \count_r[32]_i_9__2_n_0 ;
  wire \count_r[40]_i_10__2_n_0 ;
  wire \count_r[40]_i_11__2_n_0 ;
  wire \count_r[40]_i_12__2_n_0 ;
  wire \count_r[40]_i_13__2_n_0 ;
  wire \count_r[40]_i_14__2_n_0 ;
  wire \count_r[40]_i_15__2_n_0 ;
  wire \count_r[40]_i_16__2_n_0 ;
  wire \count_r[40]_i_17__2_n_0 ;
  wire \count_r[40]_i_2__2_n_0 ;
  wire \count_r[40]_i_3__2_n_0 ;
  wire \count_r[40]_i_4__2_n_0 ;
  wire \count_r[40]_i_5__2_n_0 ;
  wire \count_r[40]_i_6__2_n_0 ;
  wire \count_r[40]_i_7__2_n_0 ;
  wire \count_r[40]_i_8__2_n_0 ;
  wire \count_r[40]_i_9__2_n_0 ;
  wire \count_r[48]_i_10__2_n_0 ;
  wire \count_r[48]_i_2__2_n_0 ;
  wire \count_r[48]_i_3__2_n_0 ;
  wire \count_r[48]_i_4__2_n_0 ;
  wire \count_r[48]_i_5__2_n_0 ;
  wire \count_r[48]_i_6__0_n_0 ;
  wire \count_r[48]_i_7__2_n_0 ;
  wire \count_r[48]_i_8__2_n_0 ;
  wire \count_r[48]_i_9__2_n_0 ;
  wire \count_r[8]_i_10__2_n_0 ;
  wire \count_r[8]_i_11__2_n_0 ;
  wire \count_r[8]_i_12__2_n_0 ;
  wire \count_r[8]_i_13__2_n_0 ;
  wire \count_r[8]_i_14__2_n_0 ;
  wire \count_r[8]_i_15__2_n_0 ;
  wire \count_r[8]_i_16__2_n_0 ;
  wire \count_r[8]_i_17__2_n_0 ;
  wire \count_r[8]_i_2__2_n_0 ;
  wire \count_r[8]_i_3__2_n_0 ;
  wire \count_r[8]_i_4__2_n_0 ;
  wire \count_r[8]_i_5__2_n_0 ;
  wire \count_r[8]_i_6__2_n_0 ;
  wire \count_r[8]_i_7__2_n_0 ;
  wire \count_r[8]_i_8__2_n_0 ;
  wire \count_r[8]_i_9__2_n_0 ;
  wire \count_r_reg[0]_i_2__0_n_0 ;
  wire \count_r_reg[0]_i_2__0_n_1 ;
  wire \count_r_reg[0]_i_2__0_n_10 ;
  wire \count_r_reg[0]_i_2__0_n_11 ;
  wire \count_r_reg[0]_i_2__0_n_12 ;
  wire \count_r_reg[0]_i_2__0_n_13 ;
  wire \count_r_reg[0]_i_2__0_n_14 ;
  wire \count_r_reg[0]_i_2__0_n_15 ;
  wire \count_r_reg[0]_i_2__0_n_2 ;
  wire \count_r_reg[0]_i_2__0_n_3 ;
  wire \count_r_reg[0]_i_2__0_n_4 ;
  wire \count_r_reg[0]_i_2__0_n_5 ;
  wire \count_r_reg[0]_i_2__0_n_6 ;
  wire \count_r_reg[0]_i_2__0_n_7 ;
  wire \count_r_reg[0]_i_2__0_n_8 ;
  wire \count_r_reg[0]_i_2__0_n_9 ;
  wire \count_r_reg[16]_i_1__2_n_0 ;
  wire \count_r_reg[16]_i_1__2_n_1 ;
  wire \count_r_reg[16]_i_1__2_n_10 ;
  wire \count_r_reg[16]_i_1__2_n_11 ;
  wire \count_r_reg[16]_i_1__2_n_12 ;
  wire \count_r_reg[16]_i_1__2_n_13 ;
  wire \count_r_reg[16]_i_1__2_n_14 ;
  wire \count_r_reg[16]_i_1__2_n_15 ;
  wire \count_r_reg[16]_i_1__2_n_2 ;
  wire \count_r_reg[16]_i_1__2_n_3 ;
  wire \count_r_reg[16]_i_1__2_n_4 ;
  wire \count_r_reg[16]_i_1__2_n_5 ;
  wire \count_r_reg[16]_i_1__2_n_6 ;
  wire \count_r_reg[16]_i_1__2_n_7 ;
  wire \count_r_reg[16]_i_1__2_n_8 ;
  wire \count_r_reg[16]_i_1__2_n_9 ;
  wire \count_r_reg[24]_i_1__2_n_0 ;
  wire \count_r_reg[24]_i_1__2_n_1 ;
  wire \count_r_reg[24]_i_1__2_n_10 ;
  wire \count_r_reg[24]_i_1__2_n_11 ;
  wire \count_r_reg[24]_i_1__2_n_12 ;
  wire \count_r_reg[24]_i_1__2_n_13 ;
  wire \count_r_reg[24]_i_1__2_n_14 ;
  wire \count_r_reg[24]_i_1__2_n_15 ;
  wire \count_r_reg[24]_i_1__2_n_2 ;
  wire \count_r_reg[24]_i_1__2_n_3 ;
  wire \count_r_reg[24]_i_1__2_n_4 ;
  wire \count_r_reg[24]_i_1__2_n_5 ;
  wire \count_r_reg[24]_i_1__2_n_6 ;
  wire \count_r_reg[24]_i_1__2_n_7 ;
  wire \count_r_reg[24]_i_1__2_n_8 ;
  wire \count_r_reg[24]_i_1__2_n_9 ;
  wire \count_r_reg[32]_i_1__2_n_0 ;
  wire \count_r_reg[32]_i_1__2_n_1 ;
  wire \count_r_reg[32]_i_1__2_n_10 ;
  wire \count_r_reg[32]_i_1__2_n_11 ;
  wire \count_r_reg[32]_i_1__2_n_12 ;
  wire \count_r_reg[32]_i_1__2_n_13 ;
  wire \count_r_reg[32]_i_1__2_n_14 ;
  wire \count_r_reg[32]_i_1__2_n_15 ;
  wire \count_r_reg[32]_i_1__2_n_2 ;
  wire \count_r_reg[32]_i_1__2_n_3 ;
  wire \count_r_reg[32]_i_1__2_n_4 ;
  wire \count_r_reg[32]_i_1__2_n_5 ;
  wire \count_r_reg[32]_i_1__2_n_6 ;
  wire \count_r_reg[32]_i_1__2_n_7 ;
  wire \count_r_reg[32]_i_1__2_n_8 ;
  wire \count_r_reg[32]_i_1__2_n_9 ;
  wire \count_r_reg[40]_i_1__2_n_0 ;
  wire \count_r_reg[40]_i_1__2_n_1 ;
  wire \count_r_reg[40]_i_1__2_n_10 ;
  wire \count_r_reg[40]_i_1__2_n_11 ;
  wire \count_r_reg[40]_i_1__2_n_12 ;
  wire \count_r_reg[40]_i_1__2_n_13 ;
  wire \count_r_reg[40]_i_1__2_n_14 ;
  wire \count_r_reg[40]_i_1__2_n_15 ;
  wire \count_r_reg[40]_i_1__2_n_2 ;
  wire \count_r_reg[40]_i_1__2_n_3 ;
  wire \count_r_reg[40]_i_1__2_n_4 ;
  wire \count_r_reg[40]_i_1__2_n_5 ;
  wire \count_r_reg[40]_i_1__2_n_6 ;
  wire \count_r_reg[40]_i_1__2_n_7 ;
  wire \count_r_reg[40]_i_1__2_n_8 ;
  wire \count_r_reg[40]_i_1__2_n_9 ;
  wire \count_r_reg[48]_i_1__2_n_11 ;
  wire \count_r_reg[48]_i_1__2_n_12 ;
  wire \count_r_reg[48]_i_1__2_n_13 ;
  wire \count_r_reg[48]_i_1__2_n_14 ;
  wire \count_r_reg[48]_i_1__2_n_15 ;
  wire \count_r_reg[48]_i_1__2_n_4 ;
  wire \count_r_reg[48]_i_1__2_n_5 ;
  wire \count_r_reg[48]_i_1__2_n_6 ;
  wire \count_r_reg[48]_i_1__2_n_7 ;
  wire \count_r_reg[7]_0 ;
  wire \count_r_reg[8]_i_1__2_n_0 ;
  wire \count_r_reg[8]_i_1__2_n_1 ;
  wire \count_r_reg[8]_i_1__2_n_10 ;
  wire \count_r_reg[8]_i_1__2_n_11 ;
  wire \count_r_reg[8]_i_1__2_n_12 ;
  wire \count_r_reg[8]_i_1__2_n_13 ;
  wire \count_r_reg[8]_i_1__2_n_14 ;
  wire \count_r_reg[8]_i_1__2_n_15 ;
  wire \count_r_reg[8]_i_1__2_n_2 ;
  wire \count_r_reg[8]_i_1__2_n_3 ;
  wire \count_r_reg[8]_i_1__2_n_4 ;
  wire \count_r_reg[8]_i_1__2_n_5 ;
  wire \count_r_reg[8]_i_1__2_n_6 ;
  wire \count_r_reg[8]_i_1__2_n_7 ;
  wire \count_r_reg[8]_i_1__2_n_8 ;
  wire \count_r_reg[8]_i_1__2_n_9 ;
  wire \count_r_reg_n_0_[0] ;
  wire \count_r_reg_n_0_[10] ;
  wire \count_r_reg_n_0_[11] ;
  wire \count_r_reg_n_0_[12] ;
  wire \count_r_reg_n_0_[13] ;
  wire \count_r_reg_n_0_[14] ;
  wire \count_r_reg_n_0_[15] ;
  wire \count_r_reg_n_0_[16] ;
  wire \count_r_reg_n_0_[17] ;
  wire \count_r_reg_n_0_[18] ;
  wire \count_r_reg_n_0_[19] ;
  wire \count_r_reg_n_0_[1] ;
  wire \count_r_reg_n_0_[20] ;
  wire \count_r_reg_n_0_[21] ;
  wire \count_r_reg_n_0_[22] ;
  wire \count_r_reg_n_0_[23] ;
  wire \count_r_reg_n_0_[24] ;
  wire \count_r_reg_n_0_[25] ;
  wire \count_r_reg_n_0_[26] ;
  wire \count_r_reg_n_0_[27] ;
  wire \count_r_reg_n_0_[28] ;
  wire \count_r_reg_n_0_[29] ;
  wire \count_r_reg_n_0_[2] ;
  wire \count_r_reg_n_0_[30] ;
  wire \count_r_reg_n_0_[31] ;
  wire \count_r_reg_n_0_[32] ;
  wire \count_r_reg_n_0_[33] ;
  wire \count_r_reg_n_0_[34] ;
  wire \count_r_reg_n_0_[35] ;
  wire \count_r_reg_n_0_[36] ;
  wire \count_r_reg_n_0_[37] ;
  wire \count_r_reg_n_0_[38] ;
  wire \count_r_reg_n_0_[39] ;
  wire \count_r_reg_n_0_[3] ;
  wire \count_r_reg_n_0_[40] ;
  wire \count_r_reg_n_0_[41] ;
  wire \count_r_reg_n_0_[42] ;
  wire \count_r_reg_n_0_[43] ;
  wire \count_r_reg_n_0_[44] ;
  wire \count_r_reg_n_0_[45] ;
  wire \count_r_reg_n_0_[46] ;
  wire \count_r_reg_n_0_[47] ;
  wire \count_r_reg_n_0_[48] ;
  wire \count_r_reg_n_0_[49] ;
  wire \count_r_reg_n_0_[4] ;
  wire \count_r_reg_n_0_[50] ;
  wire \count_r_reg_n_0_[51] ;
  wire \count_r_reg_n_0_[52] ;
  wire \count_r_reg_n_0_[5] ;
  wire \count_r_reg_n_0_[6] ;
  wire \count_r_reg_n_0_[7] ;
  wire \count_r_reg_n_0_[8] ;
  wire \count_r_reg_n_0_[9] ;
  wire done0;
  wire is_zero_r;
  wire is_zero_r_i_10__2_n_0;
  wire is_zero_r_i_11__2_n_0;
  wire is_zero_r_i_12__2_n_0;
  wire is_zero_r_i_13__2_n_0;
  wire is_zero_r_i_14__2_n_0;
  wire is_zero_r_i_15__2_n_0;
  wire is_zero_r_i_1__2_n_0;
  wire is_zero_r_i_2__3_n_0;
  wire is_zero_r_i_3__3_n_0;
  wire is_zero_r_i_4__2_n_0;
  wire is_zero_r_i_5__2_n_0;
  wire is_zero_r_i_6__2_n_0;
  wire is_zero_r_i_7__2_n_0;
  wire is_zero_r_i_8__2_n_0;
  wire is_zero_r_i_9__2_n_0;
  wire is_zero_r_reg_0;
  wire m00_axi_bvalid;
  wire out;
  wire start;
  wire [7:4]\NLW_count_r_reg[48]_i_1__2_CO_UNCONNECTED ;
  wire [7:5]\NLW_count_r_reg[48]_i_1__2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_10__2 
       (.I0(\count_r_reg_n_0_[7] ),
        .I1(start),
        .I2(Q[7]),
        .O(\count_r[0]_i_10__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_11__2 
       (.I0(\count_r_reg_n_0_[6] ),
        .I1(start),
        .I2(Q[6]),
        .O(\count_r[0]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_12__2 
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(start),
        .I2(Q[5]),
        .O(\count_r[0]_i_12__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_13__2 
       (.I0(\count_r_reg_n_0_[4] ),
        .I1(start),
        .I2(Q[4]),
        .O(\count_r[0]_i_13__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_14__2 
       (.I0(\count_r_reg_n_0_[3] ),
        .I1(start),
        .I2(Q[3]),
        .O(\count_r[0]_i_14__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_15__2 
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(start),
        .I2(Q[2]),
        .O(\count_r[0]_i_15__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_16__2 
       (.I0(\count_r_reg_n_0_[1] ),
        .I1(start),
        .I2(Q[1]),
        .O(\count_r[0]_i_16__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \count_r[0]_i_17__0 
       (.I0(Q[0]),
        .I1(start),
        .I2(\count_r_reg_n_0_[0] ),
        .O(\count_r[0]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count_r[0]_i_1__1 
       (.I0(start),
        .I1(m00_axi_bvalid),
        .O(is_zero_r));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_3__2 
       (.I0(start),
        .O(\count_r[0]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_4__2 
       (.I0(start),
        .O(\count_r[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_5__2 
       (.I0(start),
        .O(\count_r[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_6__2 
       (.I0(start),
        .O(\count_r[0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_7__2 
       (.I0(start),
        .O(\count_r[0]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_8__2 
       (.I0(start),
        .O(\count_r[0]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_9__1 
       (.I0(start),
        .O(\count_r[0]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_10__2 
       (.I0(\count_r_reg_n_0_[23] ),
        .I1(start),
        .I2(Q[23]),
        .O(\count_r[16]_i_10__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_11__2 
       (.I0(\count_r_reg_n_0_[22] ),
        .I1(start),
        .I2(Q[22]),
        .O(\count_r[16]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_12__2 
       (.I0(\count_r_reg_n_0_[21] ),
        .I1(start),
        .I2(Q[21]),
        .O(\count_r[16]_i_12__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_13__2 
       (.I0(\count_r_reg_n_0_[20] ),
        .I1(start),
        .I2(Q[20]),
        .O(\count_r[16]_i_13__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_14__2 
       (.I0(\count_r_reg_n_0_[19] ),
        .I1(start),
        .I2(Q[19]),
        .O(\count_r[16]_i_14__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_15__2 
       (.I0(\count_r_reg_n_0_[18] ),
        .I1(start),
        .I2(Q[18]),
        .O(\count_r[16]_i_15__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_16__2 
       (.I0(\count_r_reg_n_0_[17] ),
        .I1(start),
        .I2(Q[17]),
        .O(\count_r[16]_i_16__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_17__2 
       (.I0(\count_r_reg_n_0_[16] ),
        .I1(start),
        .I2(Q[16]),
        .O(\count_r[16]_i_17__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_2__2 
       (.I0(start),
        .O(\count_r[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_3__2 
       (.I0(start),
        .O(\count_r[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_4__2 
       (.I0(start),
        .O(\count_r[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_5__2 
       (.I0(start),
        .O(\count_r[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_6__2 
       (.I0(start),
        .O(\count_r[16]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_7__2 
       (.I0(start),
        .O(\count_r[16]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_8__2 
       (.I0(start),
        .O(\count_r[16]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_9__2 
       (.I0(start),
        .O(\count_r[16]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_10__2 
       (.I0(\count_r_reg_n_0_[31] ),
        .I1(start),
        .I2(Q[31]),
        .O(\count_r[24]_i_10__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_11__2 
       (.I0(\count_r_reg_n_0_[30] ),
        .I1(start),
        .I2(Q[30]),
        .O(\count_r[24]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_12__2 
       (.I0(\count_r_reg_n_0_[29] ),
        .I1(start),
        .I2(Q[29]),
        .O(\count_r[24]_i_12__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_13__2 
       (.I0(\count_r_reg_n_0_[28] ),
        .I1(start),
        .I2(Q[28]),
        .O(\count_r[24]_i_13__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_14__2 
       (.I0(\count_r_reg_n_0_[27] ),
        .I1(start),
        .I2(Q[27]),
        .O(\count_r[24]_i_14__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_15__2 
       (.I0(\count_r_reg_n_0_[26] ),
        .I1(start),
        .I2(Q[26]),
        .O(\count_r[24]_i_15__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_16__2 
       (.I0(\count_r_reg_n_0_[25] ),
        .I1(start),
        .I2(Q[25]),
        .O(\count_r[24]_i_16__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_17__2 
       (.I0(\count_r_reg_n_0_[24] ),
        .I1(start),
        .I2(Q[24]),
        .O(\count_r[24]_i_17__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_2__2 
       (.I0(start),
        .O(\count_r[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_3__2 
       (.I0(start),
        .O(\count_r[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_4__2 
       (.I0(start),
        .O(\count_r[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_5__2 
       (.I0(start),
        .O(\count_r[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_6__2 
       (.I0(start),
        .O(\count_r[24]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_7__2 
       (.I0(start),
        .O(\count_r[24]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_8__2 
       (.I0(start),
        .O(\count_r[24]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_9__2 
       (.I0(start),
        .O(\count_r[24]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_10__2 
       (.I0(\count_r_reg_n_0_[39] ),
        .I1(start),
        .I2(Q[39]),
        .O(\count_r[32]_i_10__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_11__2 
       (.I0(\count_r_reg_n_0_[38] ),
        .I1(start),
        .I2(Q[38]),
        .O(\count_r[32]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_12__2 
       (.I0(\count_r_reg_n_0_[37] ),
        .I1(start),
        .I2(Q[37]),
        .O(\count_r[32]_i_12__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_13__2 
       (.I0(\count_r_reg_n_0_[36] ),
        .I1(start),
        .I2(Q[36]),
        .O(\count_r[32]_i_13__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_14__2 
       (.I0(\count_r_reg_n_0_[35] ),
        .I1(start),
        .I2(Q[35]),
        .O(\count_r[32]_i_14__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_15__2 
       (.I0(\count_r_reg_n_0_[34] ),
        .I1(start),
        .I2(Q[34]),
        .O(\count_r[32]_i_15__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_16__2 
       (.I0(\count_r_reg_n_0_[33] ),
        .I1(start),
        .I2(Q[33]),
        .O(\count_r[32]_i_16__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_17__2 
       (.I0(\count_r_reg_n_0_[32] ),
        .I1(start),
        .I2(Q[32]),
        .O(\count_r[32]_i_17__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_2__2 
       (.I0(start),
        .O(\count_r[32]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_3__2 
       (.I0(start),
        .O(\count_r[32]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_4__2 
       (.I0(start),
        .O(\count_r[32]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_5__2 
       (.I0(start),
        .O(\count_r[32]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_6__2 
       (.I0(start),
        .O(\count_r[32]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_7__2 
       (.I0(start),
        .O(\count_r[32]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_8__2 
       (.I0(start),
        .O(\count_r[32]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_9__2 
       (.I0(start),
        .O(\count_r[32]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_10__2 
       (.I0(\count_r_reg_n_0_[47] ),
        .I1(start),
        .I2(Q[47]),
        .O(\count_r[40]_i_10__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_11__2 
       (.I0(\count_r_reg_n_0_[46] ),
        .I1(start),
        .I2(Q[46]),
        .O(\count_r[40]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_12__2 
       (.I0(\count_r_reg_n_0_[45] ),
        .I1(start),
        .I2(Q[45]),
        .O(\count_r[40]_i_12__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_13__2 
       (.I0(\count_r_reg_n_0_[44] ),
        .I1(start),
        .I2(Q[44]),
        .O(\count_r[40]_i_13__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_14__2 
       (.I0(\count_r_reg_n_0_[43] ),
        .I1(start),
        .I2(Q[43]),
        .O(\count_r[40]_i_14__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_15__2 
       (.I0(\count_r_reg_n_0_[42] ),
        .I1(start),
        .I2(Q[42]),
        .O(\count_r[40]_i_15__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_16__2 
       (.I0(\count_r_reg_n_0_[41] ),
        .I1(start),
        .I2(Q[41]),
        .O(\count_r[40]_i_16__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_17__2 
       (.I0(\count_r_reg_n_0_[40] ),
        .I1(start),
        .I2(Q[40]),
        .O(\count_r[40]_i_17__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_2__2 
       (.I0(start),
        .O(\count_r[40]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_3__2 
       (.I0(start),
        .O(\count_r[40]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_4__2 
       (.I0(start),
        .O(\count_r[40]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_5__2 
       (.I0(start),
        .O(\count_r[40]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_6__2 
       (.I0(start),
        .O(\count_r[40]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_7__2 
       (.I0(start),
        .O(\count_r[40]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_8__2 
       (.I0(start),
        .O(\count_r[40]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_9__2 
       (.I0(start),
        .O(\count_r[40]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_10__2 
       (.I0(\count_r_reg_n_0_[48] ),
        .I1(start),
        .I2(Q[48]),
        .O(\count_r[48]_i_10__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_2__2 
       (.I0(start),
        .O(\count_r[48]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_3__2 
       (.I0(start),
        .O(\count_r[48]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_4__2 
       (.I0(start),
        .O(\count_r[48]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_5__2 
       (.I0(start),
        .O(\count_r[48]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'hA3)) 
    \count_r[48]_i_6__0 
       (.I0(Q[52]),
        .I1(\count_r_reg_n_0_[52] ),
        .I2(start),
        .O(\count_r[48]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_7__2 
       (.I0(\count_r_reg_n_0_[51] ),
        .I1(start),
        .I2(Q[51]),
        .O(\count_r[48]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_8__2 
       (.I0(\count_r_reg_n_0_[50] ),
        .I1(start),
        .I2(Q[50]),
        .O(\count_r[48]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_9__2 
       (.I0(\count_r_reg_n_0_[49] ),
        .I1(start),
        .I2(Q[49]),
        .O(\count_r[48]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_10__2 
       (.I0(\count_r_reg_n_0_[15] ),
        .I1(start),
        .I2(Q[15]),
        .O(\count_r[8]_i_10__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_11__2 
       (.I0(\count_r_reg_n_0_[14] ),
        .I1(start),
        .I2(Q[14]),
        .O(\count_r[8]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_12__2 
       (.I0(\count_r_reg_n_0_[13] ),
        .I1(start),
        .I2(Q[13]),
        .O(\count_r[8]_i_12__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_13__2 
       (.I0(\count_r_reg_n_0_[12] ),
        .I1(start),
        .I2(Q[12]),
        .O(\count_r[8]_i_13__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_14__2 
       (.I0(\count_r_reg_n_0_[11] ),
        .I1(start),
        .I2(Q[11]),
        .O(\count_r[8]_i_14__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_15__2 
       (.I0(\count_r_reg_n_0_[10] ),
        .I1(start),
        .I2(Q[10]),
        .O(\count_r[8]_i_15__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_16__2 
       (.I0(\count_r_reg_n_0_[9] ),
        .I1(start),
        .I2(Q[9]),
        .O(\count_r[8]_i_16__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_17__2 
       (.I0(\count_r_reg_n_0_[8] ),
        .I1(start),
        .I2(Q[8]),
        .O(\count_r[8]_i_17__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_2__2 
       (.I0(start),
        .O(\count_r[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_3__2 
       (.I0(start),
        .O(\count_r[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_4__2 
       (.I0(start),
        .O(\count_r[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_5__2 
       (.I0(start),
        .O(\count_r[8]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_6__2 
       (.I0(start),
        .O(\count_r[8]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_7__2 
       (.I0(start),
        .O(\count_r[8]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_8__2 
       (.I0(start),
        .O(\count_r[8]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_9__2 
       (.I0(start),
        .O(\count_r[8]_i_9__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_2__0_n_15 ),
        .Q(\count_r_reg_n_0_[0] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[0]_i_2__0 
       (.CI(\count_r_reg[7]_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[0]_i_2__0_n_0 ,\count_r_reg[0]_i_2__0_n_1 ,\count_r_reg[0]_i_2__0_n_2 ,\count_r_reg[0]_i_2__0_n_3 ,\count_r_reg[0]_i_2__0_n_4 ,\count_r_reg[0]_i_2__0_n_5 ,\count_r_reg[0]_i_2__0_n_6 ,\count_r_reg[0]_i_2__0_n_7 }),
        .DI({\count_r[0]_i_3__2_n_0 ,\count_r[0]_i_4__2_n_0 ,\count_r[0]_i_5__2_n_0 ,\count_r[0]_i_6__2_n_0 ,\count_r[0]_i_7__2_n_0 ,\count_r[0]_i_8__2_n_0 ,\count_r[0]_i_9__1_n_0 ,1'b0}),
        .O({\count_r_reg[0]_i_2__0_n_8 ,\count_r_reg[0]_i_2__0_n_9 ,\count_r_reg[0]_i_2__0_n_10 ,\count_r_reg[0]_i_2__0_n_11 ,\count_r_reg[0]_i_2__0_n_12 ,\count_r_reg[0]_i_2__0_n_13 ,\count_r_reg[0]_i_2__0_n_14 ,\count_r_reg[0]_i_2__0_n_15 }),
        .S({\count_r[0]_i_10__2_n_0 ,\count_r[0]_i_11__2_n_0 ,\count_r[0]_i_12__2_n_0 ,\count_r[0]_i_13__2_n_0 ,\count_r[0]_i_14__2_n_0 ,\count_r[0]_i_15__2_n_0 ,\count_r[0]_i_16__2_n_0 ,\count_r[0]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[10] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__2_n_13 ),
        .Q(\count_r_reg_n_0_[10] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[11] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__2_n_12 ),
        .Q(\count_r_reg_n_0_[11] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[12] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__2_n_11 ),
        .Q(\count_r_reg_n_0_[12] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[13] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__2_n_10 ),
        .Q(\count_r_reg_n_0_[13] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[14] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__2_n_9 ),
        .Q(\count_r_reg_n_0_[14] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[15] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__2_n_8 ),
        .Q(\count_r_reg_n_0_[15] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[16] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__2_n_15 ),
        .Q(\count_r_reg_n_0_[16] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[16]_i_1__2 
       (.CI(\count_r_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[16]_i_1__2_n_0 ,\count_r_reg[16]_i_1__2_n_1 ,\count_r_reg[16]_i_1__2_n_2 ,\count_r_reg[16]_i_1__2_n_3 ,\count_r_reg[16]_i_1__2_n_4 ,\count_r_reg[16]_i_1__2_n_5 ,\count_r_reg[16]_i_1__2_n_6 ,\count_r_reg[16]_i_1__2_n_7 }),
        .DI({\count_r[16]_i_2__2_n_0 ,\count_r[16]_i_3__2_n_0 ,\count_r[16]_i_4__2_n_0 ,\count_r[16]_i_5__2_n_0 ,\count_r[16]_i_6__2_n_0 ,\count_r[16]_i_7__2_n_0 ,\count_r[16]_i_8__2_n_0 ,\count_r[16]_i_9__2_n_0 }),
        .O({\count_r_reg[16]_i_1__2_n_8 ,\count_r_reg[16]_i_1__2_n_9 ,\count_r_reg[16]_i_1__2_n_10 ,\count_r_reg[16]_i_1__2_n_11 ,\count_r_reg[16]_i_1__2_n_12 ,\count_r_reg[16]_i_1__2_n_13 ,\count_r_reg[16]_i_1__2_n_14 ,\count_r_reg[16]_i_1__2_n_15 }),
        .S({\count_r[16]_i_10__2_n_0 ,\count_r[16]_i_11__2_n_0 ,\count_r[16]_i_12__2_n_0 ,\count_r[16]_i_13__2_n_0 ,\count_r[16]_i_14__2_n_0 ,\count_r[16]_i_15__2_n_0 ,\count_r[16]_i_16__2_n_0 ,\count_r[16]_i_17__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[17] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__2_n_14 ),
        .Q(\count_r_reg_n_0_[17] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[18] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__2_n_13 ),
        .Q(\count_r_reg_n_0_[18] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[19] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__2_n_12 ),
        .Q(\count_r_reg_n_0_[19] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_2__0_n_14 ),
        .Q(\count_r_reg_n_0_[1] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[20] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__2_n_11 ),
        .Q(\count_r_reg_n_0_[20] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[21] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__2_n_10 ),
        .Q(\count_r_reg_n_0_[21] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[22] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__2_n_9 ),
        .Q(\count_r_reg_n_0_[22] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[23] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1__2_n_8 ),
        .Q(\count_r_reg_n_0_[23] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[24] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__2_n_15 ),
        .Q(\count_r_reg_n_0_[24] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[24]_i_1__2 
       (.CI(\count_r_reg[16]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[24]_i_1__2_n_0 ,\count_r_reg[24]_i_1__2_n_1 ,\count_r_reg[24]_i_1__2_n_2 ,\count_r_reg[24]_i_1__2_n_3 ,\count_r_reg[24]_i_1__2_n_4 ,\count_r_reg[24]_i_1__2_n_5 ,\count_r_reg[24]_i_1__2_n_6 ,\count_r_reg[24]_i_1__2_n_7 }),
        .DI({\count_r[24]_i_2__2_n_0 ,\count_r[24]_i_3__2_n_0 ,\count_r[24]_i_4__2_n_0 ,\count_r[24]_i_5__2_n_0 ,\count_r[24]_i_6__2_n_0 ,\count_r[24]_i_7__2_n_0 ,\count_r[24]_i_8__2_n_0 ,\count_r[24]_i_9__2_n_0 }),
        .O({\count_r_reg[24]_i_1__2_n_8 ,\count_r_reg[24]_i_1__2_n_9 ,\count_r_reg[24]_i_1__2_n_10 ,\count_r_reg[24]_i_1__2_n_11 ,\count_r_reg[24]_i_1__2_n_12 ,\count_r_reg[24]_i_1__2_n_13 ,\count_r_reg[24]_i_1__2_n_14 ,\count_r_reg[24]_i_1__2_n_15 }),
        .S({\count_r[24]_i_10__2_n_0 ,\count_r[24]_i_11__2_n_0 ,\count_r[24]_i_12__2_n_0 ,\count_r[24]_i_13__2_n_0 ,\count_r[24]_i_14__2_n_0 ,\count_r[24]_i_15__2_n_0 ,\count_r[24]_i_16__2_n_0 ,\count_r[24]_i_17__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[25] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__2_n_14 ),
        .Q(\count_r_reg_n_0_[25] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[26] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__2_n_13 ),
        .Q(\count_r_reg_n_0_[26] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[27] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__2_n_12 ),
        .Q(\count_r_reg_n_0_[27] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[28] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__2_n_11 ),
        .Q(\count_r_reg_n_0_[28] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[29] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__2_n_10 ),
        .Q(\count_r_reg_n_0_[29] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_2__0_n_13 ),
        .Q(\count_r_reg_n_0_[2] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[30] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__2_n_9 ),
        .Q(\count_r_reg_n_0_[30] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[31] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1__2_n_8 ),
        .Q(\count_r_reg_n_0_[31] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[32] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__2_n_15 ),
        .Q(\count_r_reg_n_0_[32] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[32]_i_1__2 
       (.CI(\count_r_reg[24]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[32]_i_1__2_n_0 ,\count_r_reg[32]_i_1__2_n_1 ,\count_r_reg[32]_i_1__2_n_2 ,\count_r_reg[32]_i_1__2_n_3 ,\count_r_reg[32]_i_1__2_n_4 ,\count_r_reg[32]_i_1__2_n_5 ,\count_r_reg[32]_i_1__2_n_6 ,\count_r_reg[32]_i_1__2_n_7 }),
        .DI({\count_r[32]_i_2__2_n_0 ,\count_r[32]_i_3__2_n_0 ,\count_r[32]_i_4__2_n_0 ,\count_r[32]_i_5__2_n_0 ,\count_r[32]_i_6__2_n_0 ,\count_r[32]_i_7__2_n_0 ,\count_r[32]_i_8__2_n_0 ,\count_r[32]_i_9__2_n_0 }),
        .O({\count_r_reg[32]_i_1__2_n_8 ,\count_r_reg[32]_i_1__2_n_9 ,\count_r_reg[32]_i_1__2_n_10 ,\count_r_reg[32]_i_1__2_n_11 ,\count_r_reg[32]_i_1__2_n_12 ,\count_r_reg[32]_i_1__2_n_13 ,\count_r_reg[32]_i_1__2_n_14 ,\count_r_reg[32]_i_1__2_n_15 }),
        .S({\count_r[32]_i_10__2_n_0 ,\count_r[32]_i_11__2_n_0 ,\count_r[32]_i_12__2_n_0 ,\count_r[32]_i_13__2_n_0 ,\count_r[32]_i_14__2_n_0 ,\count_r[32]_i_15__2_n_0 ,\count_r[32]_i_16__2_n_0 ,\count_r[32]_i_17__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[33] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__2_n_14 ),
        .Q(\count_r_reg_n_0_[33] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[34] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__2_n_13 ),
        .Q(\count_r_reg_n_0_[34] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[35] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__2_n_12 ),
        .Q(\count_r_reg_n_0_[35] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[36] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__2_n_11 ),
        .Q(\count_r_reg_n_0_[36] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[37] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__2_n_10 ),
        .Q(\count_r_reg_n_0_[37] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[38] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__2_n_9 ),
        .Q(\count_r_reg_n_0_[38] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[39] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1__2_n_8 ),
        .Q(\count_r_reg_n_0_[39] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_2__0_n_12 ),
        .Q(\count_r_reg_n_0_[3] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[40] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__2_n_15 ),
        .Q(\count_r_reg_n_0_[40] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[40]_i_1__2 
       (.CI(\count_r_reg[32]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[40]_i_1__2_n_0 ,\count_r_reg[40]_i_1__2_n_1 ,\count_r_reg[40]_i_1__2_n_2 ,\count_r_reg[40]_i_1__2_n_3 ,\count_r_reg[40]_i_1__2_n_4 ,\count_r_reg[40]_i_1__2_n_5 ,\count_r_reg[40]_i_1__2_n_6 ,\count_r_reg[40]_i_1__2_n_7 }),
        .DI({\count_r[40]_i_2__2_n_0 ,\count_r[40]_i_3__2_n_0 ,\count_r[40]_i_4__2_n_0 ,\count_r[40]_i_5__2_n_0 ,\count_r[40]_i_6__2_n_0 ,\count_r[40]_i_7__2_n_0 ,\count_r[40]_i_8__2_n_0 ,\count_r[40]_i_9__2_n_0 }),
        .O({\count_r_reg[40]_i_1__2_n_8 ,\count_r_reg[40]_i_1__2_n_9 ,\count_r_reg[40]_i_1__2_n_10 ,\count_r_reg[40]_i_1__2_n_11 ,\count_r_reg[40]_i_1__2_n_12 ,\count_r_reg[40]_i_1__2_n_13 ,\count_r_reg[40]_i_1__2_n_14 ,\count_r_reg[40]_i_1__2_n_15 }),
        .S({\count_r[40]_i_10__2_n_0 ,\count_r[40]_i_11__2_n_0 ,\count_r[40]_i_12__2_n_0 ,\count_r[40]_i_13__2_n_0 ,\count_r[40]_i_14__2_n_0 ,\count_r[40]_i_15__2_n_0 ,\count_r[40]_i_16__2_n_0 ,\count_r[40]_i_17__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[41] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__2_n_14 ),
        .Q(\count_r_reg_n_0_[41] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[42] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__2_n_13 ),
        .Q(\count_r_reg_n_0_[42] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[43] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__2_n_12 ),
        .Q(\count_r_reg_n_0_[43] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[44] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__2_n_11 ),
        .Q(\count_r_reg_n_0_[44] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[45] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__2_n_10 ),
        .Q(\count_r_reg_n_0_[45] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[46] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__2_n_9 ),
        .Q(\count_r_reg_n_0_[46] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[47] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1__2_n_8 ),
        .Q(\count_r_reg_n_0_[47] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[48] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__2_n_15 ),
        .Q(\count_r_reg_n_0_[48] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[48]_i_1__2 
       (.CI(\count_r_reg[40]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_r_reg[48]_i_1__2_CO_UNCONNECTED [7:4],\count_r_reg[48]_i_1__2_n_4 ,\count_r_reg[48]_i_1__2_n_5 ,\count_r_reg[48]_i_1__2_n_6 ,\count_r_reg[48]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\count_r[48]_i_2__2_n_0 ,\count_r[48]_i_3__2_n_0 ,\count_r[48]_i_4__2_n_0 ,\count_r[48]_i_5__2_n_0 }),
        .O({\NLW_count_r_reg[48]_i_1__2_O_UNCONNECTED [7:5],\count_r_reg[48]_i_1__2_n_11 ,\count_r_reg[48]_i_1__2_n_12 ,\count_r_reg[48]_i_1__2_n_13 ,\count_r_reg[48]_i_1__2_n_14 ,\count_r_reg[48]_i_1__2_n_15 }),
        .S({1'b0,1'b0,1'b0,\count_r[48]_i_6__0_n_0 ,\count_r[48]_i_7__2_n_0 ,\count_r[48]_i_8__2_n_0 ,\count_r[48]_i_9__2_n_0 ,\count_r[48]_i_10__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[49] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__2_n_14 ),
        .Q(\count_r_reg_n_0_[49] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_2__0_n_11 ),
        .Q(\count_r_reg_n_0_[4] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[50] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__2_n_13 ),
        .Q(\count_r_reg_n_0_[50] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[51] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__2_n_12 ),
        .Q(\count_r_reg_n_0_[51] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[52] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1__2_n_11 ),
        .Q(\count_r_reg_n_0_[52] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_2__0_n_10 ),
        .Q(\count_r_reg_n_0_[5] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[6] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_2__0_n_9 ),
        .Q(\count_r_reg_n_0_[6] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[7] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_2__0_n_8 ),
        .Q(\count_r_reg_n_0_[7] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[8] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__2_n_15 ),
        .Q(\count_r_reg_n_0_[8] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[8]_i_1__2 
       (.CI(\count_r_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[8]_i_1__2_n_0 ,\count_r_reg[8]_i_1__2_n_1 ,\count_r_reg[8]_i_1__2_n_2 ,\count_r_reg[8]_i_1__2_n_3 ,\count_r_reg[8]_i_1__2_n_4 ,\count_r_reg[8]_i_1__2_n_5 ,\count_r_reg[8]_i_1__2_n_6 ,\count_r_reg[8]_i_1__2_n_7 }),
        .DI({\count_r[8]_i_2__2_n_0 ,\count_r[8]_i_3__2_n_0 ,\count_r[8]_i_4__2_n_0 ,\count_r[8]_i_5__2_n_0 ,\count_r[8]_i_6__2_n_0 ,\count_r[8]_i_7__2_n_0 ,\count_r[8]_i_8__2_n_0 ,\count_r[8]_i_9__2_n_0 }),
        .O({\count_r_reg[8]_i_1__2_n_8 ,\count_r_reg[8]_i_1__2_n_9 ,\count_r_reg[8]_i_1__2_n_10 ,\count_r_reg[8]_i_1__2_n_11 ,\count_r_reg[8]_i_1__2_n_12 ,\count_r_reg[8]_i_1__2_n_13 ,\count_r_reg[8]_i_1__2_n_14 ,\count_r_reg[8]_i_1__2_n_15 }),
        .S({\count_r[8]_i_10__2_n_0 ,\count_r[8]_i_11__2_n_0 ,\count_r[8]_i_12__2_n_0 ,\count_r[8]_i_13__2_n_0 ,\count_r[8]_i_14__2_n_0 ,\count_r[8]_i_15__2_n_0 ,\count_r[8]_i_16__2_n_0 ,\count_r[8]_i_17__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[9] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1__2_n_14 ),
        .Q(\count_r_reg_n_0_[9] ),
        .R(out));
  LUT2 #(
    .INIT(4'h8)) 
    done_i_1
       (.I0(m00_axi_bvalid),
        .I1(b_final_transaction),
        .O(done0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    is_zero_r_i_10__2
       (.I0(\count_r_reg_n_0_[45] ),
        .I1(\count_r_reg_n_0_[51] ),
        .I2(\count_r_reg_n_0_[19] ),
        .I3(m00_axi_bvalid),
        .I4(is_zero_r_i_14__2_n_0),
        .O(is_zero_r_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_11__2
       (.I0(\count_r_reg_n_0_[20] ),
        .I1(start),
        .I2(\count_r_reg_n_0_[21] ),
        .I3(\count_r_reg_n_0_[37] ),
        .O(is_zero_r_i_11__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_12__2
       (.I0(\count_r_reg_n_0_[1] ),
        .I1(\count_r_reg_n_0_[52] ),
        .I2(\count_r_reg_n_0_[5] ),
        .I3(\count_r_reg_n_0_[47] ),
        .O(is_zero_r_i_12__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_13__2
       (.I0(\count_r_reg_n_0_[29] ),
        .I1(\count_r_reg_n_0_[12] ),
        .I2(\count_r_reg_n_0_[10] ),
        .I3(\count_r_reg_n_0_[41] ),
        .I4(is_zero_r_i_15__2_n_0),
        .O(is_zero_r_i_13__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_14__2
       (.I0(\count_r_reg_n_0_[11] ),
        .I1(\count_r_reg_n_0_[23] ),
        .I2(\count_r_reg_n_0_[50] ),
        .I3(\count_r_reg_n_0_[3] ),
        .O(is_zero_r_i_14__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_15__2
       (.I0(\count_r_reg_n_0_[9] ),
        .I1(\count_r_reg_n_0_[44] ),
        .I2(\count_r_reg_n_0_[15] ),
        .I3(\count_r_reg_n_0_[42] ),
        .O(is_zero_r_i_15__2_n_0));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    is_zero_r_i_1__2
       (.I0(is_zero_r_reg_0),
        .I1(is_zero_r_i_2__3_n_0),
        .I2(is_zero_r_i_3__3_n_0),
        .I3(is_zero_r_i_4__2_n_0),
        .I4(is_zero_r_i_5__2_n_0),
        .O(is_zero_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_2__3
       (.I0(is_zero_r_i_6__2_n_0),
        .I1(is_zero_r_i_7__2_n_0),
        .I2(is_zero_r_i_8__2_n_0),
        .I3(\count_r_reg_n_0_[13] ),
        .I4(\count_r_reg_n_0_[33] ),
        .I5(\count_r_reg_n_0_[22] ),
        .O(is_zero_r_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_3__3
       (.I0(is_zero_r_i_9__2_n_0),
        .I1(\count_r_reg_n_0_[25] ),
        .I2(\count_r_reg_n_0_[35] ),
        .I3(\count_r_reg_n_0_[6] ),
        .I4(\count_r_reg_n_0_[8] ),
        .I5(is_zero_r_i_10__2_n_0),
        .O(is_zero_r_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    is_zero_r_i_4__2
       (.I0(\count_r_reg_n_0_[48] ),
        .I1(\count_r_reg_n_0_[17] ),
        .I2(\count_r_reg_n_0_[46] ),
        .I3(\count_r_reg_n_0_[31] ),
        .I4(is_zero_r_i_11__2_n_0),
        .O(is_zero_r_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_5__2
       (.I0(is_zero_r_i_12__2_n_0),
        .I1(\count_r_reg_n_0_[16] ),
        .I2(\count_r_reg_n_0_[39] ),
        .I3(\count_r_reg_n_0_[28] ),
        .I4(\count_r_reg_n_0_[36] ),
        .I5(is_zero_r_i_13__2_n_0),
        .O(is_zero_r_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_6__2
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(\count_r_reg_n_0_[38] ),
        .I2(\count_r_reg_n_0_[43] ),
        .I3(\count_r_reg_n_0_[14] ),
        .O(is_zero_r_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_7__2
       (.I0(\count_r_reg_n_0_[4] ),
        .I1(\count_r_reg_n_0_[7] ),
        .I2(\count_r_reg_n_0_[18] ),
        .I3(\count_r_reg_n_0_[27] ),
        .O(is_zero_r_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_8__2
       (.I0(\count_r_reg_n_0_[32] ),
        .I1(\count_r_reg_n_0_[30] ),
        .I2(\count_r_reg_n_0_[34] ),
        .I3(\count_r_reg_n_0_[40] ),
        .O(is_zero_r_i_8__2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    is_zero_r_i_9__2
       (.I0(\count_r_reg_n_0_[26] ),
        .I1(\count_r_reg_n_0_[49] ),
        .I2(\count_r_reg_n_0_[0] ),
        .I3(\count_r_reg_n_0_[24] ),
        .O(is_zero_r_i_9__2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    is_zero_r_reg
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(is_zero_r_i_1__2_n_0),
        .Q(b_final_transaction),
        .S(out));
endmodule

(* ORIG_REF_NAME = "cceip_kernel_example_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter_1
   (w_final_transaction,
    start_reg,
    D,
    \count_r_reg[6]_0 ,
    m00_axi_wstrb,
    E,
    out,
    is_zero_r_reg_0,
    ap_clk,
    Q,
    \count_r_reg[0]_0 ,
    is_zero_r_reg_1,
    start,
    is_zero_r_reg_2,
    is_zero_r_reg_3,
    is_zero_r_reg_4,
    is_zero_r_i_3__1_0,
    final_strb,
    m00_axi_wstrb_1_sp_1,
    \count_r_reg[52]_0 ,
    m00_axi_wready,
    w_running,
    data_valid);
  output w_final_transaction;
  output start_reg;
  output [0:0]D;
  output \count_r_reg[6]_0 ;
  output [6:0]m00_axi_wstrb;
  output [0:0]E;
  input out;
  input is_zero_r_reg_0;
  input ap_clk;
  input [0:0]Q;
  input [0:0]\count_r_reg[0]_0 ;
  input is_zero_r_reg_1;
  input start;
  input is_zero_r_reg_2;
  input is_zero_r_reg_3;
  input is_zero_r_reg_4;
  input is_zero_r_i_3__1_0;
  input [6:0]final_strb;
  input m00_axi_wstrb_1_sp_1;
  input [52:0]\count_r_reg[52]_0 ;
  input m00_axi_wready;
  input w_running;
  input data_valid;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire \count_r[0]_i_10_n_0 ;
  wire \count_r[0]_i_11__0_n_0 ;
  wire \count_r[0]_i_12__0_n_0 ;
  wire \count_r[0]_i_13__0_n_0 ;
  wire \count_r[0]_i_14__0_n_0 ;
  wire \count_r[0]_i_15__0_n_0 ;
  wire \count_r[0]_i_16__1_n_0 ;
  wire \count_r[0]_i_17__1_n_0 ;
  wire \count_r[0]_i_18_n_0 ;
  wire \count_r[0]_i_4__0_n_0 ;
  wire \count_r[0]_i_5__0_n_0 ;
  wire \count_r[0]_i_6__0_n_0 ;
  wire \count_r[0]_i_7__0_n_0 ;
  wire \count_r[0]_i_8__0_n_0 ;
  wire \count_r[0]_i_9__0_n_0 ;
  wire \count_r[16]_i_10__0_n_0 ;
  wire \count_r[16]_i_11__0_n_0 ;
  wire \count_r[16]_i_12__0_n_0 ;
  wire \count_r[16]_i_13__0_n_0 ;
  wire \count_r[16]_i_14__0_n_0 ;
  wire \count_r[16]_i_15__0_n_0 ;
  wire \count_r[16]_i_16__0_n_0 ;
  wire \count_r[16]_i_17__0_n_0 ;
  wire \count_r[16]_i_2__0_n_0 ;
  wire \count_r[16]_i_3__0_n_0 ;
  wire \count_r[16]_i_4__0_n_0 ;
  wire \count_r[16]_i_5__0_n_0 ;
  wire \count_r[16]_i_6__0_n_0 ;
  wire \count_r[16]_i_7__0_n_0 ;
  wire \count_r[16]_i_8__0_n_0 ;
  wire \count_r[16]_i_9__0_n_0 ;
  wire \count_r[24]_i_10__0_n_0 ;
  wire \count_r[24]_i_11__0_n_0 ;
  wire \count_r[24]_i_12__0_n_0 ;
  wire \count_r[24]_i_13__0_n_0 ;
  wire \count_r[24]_i_14__0_n_0 ;
  wire \count_r[24]_i_15__0_n_0 ;
  wire \count_r[24]_i_16__0_n_0 ;
  wire \count_r[24]_i_17__0_n_0 ;
  wire \count_r[24]_i_2__0_n_0 ;
  wire \count_r[24]_i_3__0_n_0 ;
  wire \count_r[24]_i_4__0_n_0 ;
  wire \count_r[24]_i_5__0_n_0 ;
  wire \count_r[24]_i_6__0_n_0 ;
  wire \count_r[24]_i_7__0_n_0 ;
  wire \count_r[24]_i_8__0_n_0 ;
  wire \count_r[24]_i_9__0_n_0 ;
  wire \count_r[32]_i_10__0_n_0 ;
  wire \count_r[32]_i_11__0_n_0 ;
  wire \count_r[32]_i_12__0_n_0 ;
  wire \count_r[32]_i_13__0_n_0 ;
  wire \count_r[32]_i_14__0_n_0 ;
  wire \count_r[32]_i_15__0_n_0 ;
  wire \count_r[32]_i_16__0_n_0 ;
  wire \count_r[32]_i_17__0_n_0 ;
  wire \count_r[32]_i_2__0_n_0 ;
  wire \count_r[32]_i_3__0_n_0 ;
  wire \count_r[32]_i_4__0_n_0 ;
  wire \count_r[32]_i_5__0_n_0 ;
  wire \count_r[32]_i_6__0_n_0 ;
  wire \count_r[32]_i_7__0_n_0 ;
  wire \count_r[32]_i_8__0_n_0 ;
  wire \count_r[32]_i_9__0_n_0 ;
  wire \count_r[40]_i_10__0_n_0 ;
  wire \count_r[40]_i_11__0_n_0 ;
  wire \count_r[40]_i_12__0_n_0 ;
  wire \count_r[40]_i_13__0_n_0 ;
  wire \count_r[40]_i_14__0_n_0 ;
  wire \count_r[40]_i_15__0_n_0 ;
  wire \count_r[40]_i_16__0_n_0 ;
  wire \count_r[40]_i_17__0_n_0 ;
  wire \count_r[40]_i_2__0_n_0 ;
  wire \count_r[40]_i_3__0_n_0 ;
  wire \count_r[40]_i_4__0_n_0 ;
  wire \count_r[40]_i_5__0_n_0 ;
  wire \count_r[40]_i_6__0_n_0 ;
  wire \count_r[40]_i_7__0_n_0 ;
  wire \count_r[40]_i_8__0_n_0 ;
  wire \count_r[40]_i_9__0_n_0 ;
  wire \count_r[48]_i_10__0_n_0 ;
  wire \count_r[48]_i_2__0_n_0 ;
  wire \count_r[48]_i_3__0_n_0 ;
  wire \count_r[48]_i_4__0_n_0 ;
  wire \count_r[48]_i_5__0_n_0 ;
  wire \count_r[48]_i_6__2_n_0 ;
  wire \count_r[48]_i_7__0_n_0 ;
  wire \count_r[48]_i_8__0_n_0 ;
  wire \count_r[48]_i_9__0_n_0 ;
  wire \count_r[8]_i_10__0_n_0 ;
  wire \count_r[8]_i_11__0_n_0 ;
  wire \count_r[8]_i_12__0_n_0 ;
  wire \count_r[8]_i_13__0_n_0 ;
  wire \count_r[8]_i_14__0_n_0 ;
  wire \count_r[8]_i_15__0_n_0 ;
  wire \count_r[8]_i_16__0_n_0 ;
  wire \count_r[8]_i_17__0_n_0 ;
  wire \count_r[8]_i_2__0_n_0 ;
  wire \count_r[8]_i_3__0_n_0 ;
  wire \count_r[8]_i_4__0_n_0 ;
  wire \count_r[8]_i_5__0_n_0 ;
  wire \count_r[8]_i_6__0_n_0 ;
  wire \count_r[8]_i_7__0_n_0 ;
  wire \count_r[8]_i_8__0_n_0 ;
  wire \count_r[8]_i_9__0_n_0 ;
  wire [0:0]\count_r_reg[0]_0 ;
  wire \count_r_reg[0]_i_2_n_0 ;
  wire \count_r_reg[0]_i_2_n_1 ;
  wire \count_r_reg[0]_i_2_n_10 ;
  wire \count_r_reg[0]_i_2_n_11 ;
  wire \count_r_reg[0]_i_2_n_12 ;
  wire \count_r_reg[0]_i_2_n_13 ;
  wire \count_r_reg[0]_i_2_n_14 ;
  wire \count_r_reg[0]_i_2_n_15 ;
  wire \count_r_reg[0]_i_2_n_2 ;
  wire \count_r_reg[0]_i_2_n_3 ;
  wire \count_r_reg[0]_i_2_n_4 ;
  wire \count_r_reg[0]_i_2_n_5 ;
  wire \count_r_reg[0]_i_2_n_6 ;
  wire \count_r_reg[0]_i_2_n_7 ;
  wire \count_r_reg[0]_i_2_n_8 ;
  wire \count_r_reg[0]_i_2_n_9 ;
  wire \count_r_reg[16]_i_1__0_n_0 ;
  wire \count_r_reg[16]_i_1__0_n_1 ;
  wire \count_r_reg[16]_i_1__0_n_10 ;
  wire \count_r_reg[16]_i_1__0_n_11 ;
  wire \count_r_reg[16]_i_1__0_n_12 ;
  wire \count_r_reg[16]_i_1__0_n_13 ;
  wire \count_r_reg[16]_i_1__0_n_14 ;
  wire \count_r_reg[16]_i_1__0_n_15 ;
  wire \count_r_reg[16]_i_1__0_n_2 ;
  wire \count_r_reg[16]_i_1__0_n_3 ;
  wire \count_r_reg[16]_i_1__0_n_4 ;
  wire \count_r_reg[16]_i_1__0_n_5 ;
  wire \count_r_reg[16]_i_1__0_n_6 ;
  wire \count_r_reg[16]_i_1__0_n_7 ;
  wire \count_r_reg[16]_i_1__0_n_8 ;
  wire \count_r_reg[16]_i_1__0_n_9 ;
  wire \count_r_reg[24]_i_1__0_n_0 ;
  wire \count_r_reg[24]_i_1__0_n_1 ;
  wire \count_r_reg[24]_i_1__0_n_10 ;
  wire \count_r_reg[24]_i_1__0_n_11 ;
  wire \count_r_reg[24]_i_1__0_n_12 ;
  wire \count_r_reg[24]_i_1__0_n_13 ;
  wire \count_r_reg[24]_i_1__0_n_14 ;
  wire \count_r_reg[24]_i_1__0_n_15 ;
  wire \count_r_reg[24]_i_1__0_n_2 ;
  wire \count_r_reg[24]_i_1__0_n_3 ;
  wire \count_r_reg[24]_i_1__0_n_4 ;
  wire \count_r_reg[24]_i_1__0_n_5 ;
  wire \count_r_reg[24]_i_1__0_n_6 ;
  wire \count_r_reg[24]_i_1__0_n_7 ;
  wire \count_r_reg[24]_i_1__0_n_8 ;
  wire \count_r_reg[24]_i_1__0_n_9 ;
  wire \count_r_reg[32]_i_1__0_n_0 ;
  wire \count_r_reg[32]_i_1__0_n_1 ;
  wire \count_r_reg[32]_i_1__0_n_10 ;
  wire \count_r_reg[32]_i_1__0_n_11 ;
  wire \count_r_reg[32]_i_1__0_n_12 ;
  wire \count_r_reg[32]_i_1__0_n_13 ;
  wire \count_r_reg[32]_i_1__0_n_14 ;
  wire \count_r_reg[32]_i_1__0_n_15 ;
  wire \count_r_reg[32]_i_1__0_n_2 ;
  wire \count_r_reg[32]_i_1__0_n_3 ;
  wire \count_r_reg[32]_i_1__0_n_4 ;
  wire \count_r_reg[32]_i_1__0_n_5 ;
  wire \count_r_reg[32]_i_1__0_n_6 ;
  wire \count_r_reg[32]_i_1__0_n_7 ;
  wire \count_r_reg[32]_i_1__0_n_8 ;
  wire \count_r_reg[32]_i_1__0_n_9 ;
  wire \count_r_reg[40]_i_1__0_n_0 ;
  wire \count_r_reg[40]_i_1__0_n_1 ;
  wire \count_r_reg[40]_i_1__0_n_10 ;
  wire \count_r_reg[40]_i_1__0_n_11 ;
  wire \count_r_reg[40]_i_1__0_n_12 ;
  wire \count_r_reg[40]_i_1__0_n_13 ;
  wire \count_r_reg[40]_i_1__0_n_14 ;
  wire \count_r_reg[40]_i_1__0_n_15 ;
  wire \count_r_reg[40]_i_1__0_n_2 ;
  wire \count_r_reg[40]_i_1__0_n_3 ;
  wire \count_r_reg[40]_i_1__0_n_4 ;
  wire \count_r_reg[40]_i_1__0_n_5 ;
  wire \count_r_reg[40]_i_1__0_n_6 ;
  wire \count_r_reg[40]_i_1__0_n_7 ;
  wire \count_r_reg[40]_i_1__0_n_8 ;
  wire \count_r_reg[40]_i_1__0_n_9 ;
  wire \count_r_reg[48]_i_1__0_n_11 ;
  wire \count_r_reg[48]_i_1__0_n_12 ;
  wire \count_r_reg[48]_i_1__0_n_13 ;
  wire \count_r_reg[48]_i_1__0_n_14 ;
  wire \count_r_reg[48]_i_1__0_n_15 ;
  wire \count_r_reg[48]_i_1__0_n_4 ;
  wire \count_r_reg[48]_i_1__0_n_5 ;
  wire \count_r_reg[48]_i_1__0_n_6 ;
  wire \count_r_reg[48]_i_1__0_n_7 ;
  wire [52:0]\count_r_reg[52]_0 ;
  wire \count_r_reg[6]_0 ;
  wire \count_r_reg[8]_i_1__0_n_0 ;
  wire \count_r_reg[8]_i_1__0_n_1 ;
  wire \count_r_reg[8]_i_1__0_n_10 ;
  wire \count_r_reg[8]_i_1__0_n_11 ;
  wire \count_r_reg[8]_i_1__0_n_12 ;
  wire \count_r_reg[8]_i_1__0_n_13 ;
  wire \count_r_reg[8]_i_1__0_n_14 ;
  wire \count_r_reg[8]_i_1__0_n_15 ;
  wire \count_r_reg[8]_i_1__0_n_2 ;
  wire \count_r_reg[8]_i_1__0_n_3 ;
  wire \count_r_reg[8]_i_1__0_n_4 ;
  wire \count_r_reg[8]_i_1__0_n_5 ;
  wire \count_r_reg[8]_i_1__0_n_6 ;
  wire \count_r_reg[8]_i_1__0_n_7 ;
  wire \count_r_reg[8]_i_1__0_n_8 ;
  wire \count_r_reg[8]_i_1__0_n_9 ;
  wire data_valid;
  wire [6:0]final_strb;
  wire is_zero_r_i_10__0_n_0;
  wire is_zero_r_i_11__0_n_0;
  wire is_zero_r_i_18_n_0;
  wire is_zero_r_i_19_n_0;
  wire is_zero_r_i_1__1_n_0;
  wire is_zero_r_i_20_n_0;
  wire is_zero_r_i_21_n_0;
  wire is_zero_r_i_22_n_0;
  wire is_zero_r_i_23_n_0;
  wire is_zero_r_i_24_n_0;
  wire is_zero_r_i_25_n_0;
  wire is_zero_r_i_26_n_0;
  wire is_zero_r_i_27_n_0;
  wire is_zero_r_i_28_n_0;
  wire is_zero_r_i_29_n_0;
  wire is_zero_r_i_3__1_0;
  wire is_zero_r_i_9__0_n_0;
  wire is_zero_r_reg_0;
  wire is_zero_r_reg_1;
  wire is_zero_r_reg_2;
  wire is_zero_r_reg_3;
  wire is_zero_r_reg_4;
  wire m00_axi_wready;
  wire [6:0]m00_axi_wstrb;
  wire m00_axi_wstrb_1_sn_1;
  wire out;
  wire start;
  wire start_reg;
  wire w_final_transaction;
  wire w_running;
  wire [52:0]w_transactions_to_go;
  wire [7:4]\NLW_count_r_reg[48]_i_1__0_CO_UNCONNECTED ;
  wire [7:5]\NLW_count_r_reg[48]_i_1__0_O_UNCONNECTED ;

  assign m00_axi_wstrb_1_sn_1 = m00_axi_wstrb_1_sp_1;
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_10 
       (.I0(start),
        .O(\count_r[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_11__0 
       (.I0(w_transactions_to_go[7]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [7]),
        .O(\count_r[0]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_12__0 
       (.I0(w_transactions_to_go[6]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [6]),
        .O(\count_r[0]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_13__0 
       (.I0(w_transactions_to_go[5]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [5]),
        .O(\count_r[0]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_14__0 
       (.I0(w_transactions_to_go[4]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [4]),
        .O(\count_r[0]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_15__0 
       (.I0(w_transactions_to_go[3]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [3]),
        .O(\count_r[0]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_16__1 
       (.I0(w_transactions_to_go[2]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [2]),
        .O(\count_r[0]_i_16__1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_17__1 
       (.I0(w_transactions_to_go[1]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [1]),
        .O(\count_r[0]_i_17__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \count_r[0]_i_18 
       (.I0(\count_r_reg[52]_0 [0]),
        .I1(start),
        .I2(w_transactions_to_go[0]),
        .O(\count_r[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \count_r[0]_i_1__0 
       (.I0(Q),
        .I1(\count_r_reg[6]_0 ),
        .I2(\count_r_reg[0]_0 ),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_3 
       (.I0(start),
        .O(start_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_4__0 
       (.I0(start),
        .O(\count_r[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_5__0 
       (.I0(start),
        .O(\count_r[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_6__0 
       (.I0(start),
        .O(\count_r[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_7__0 
       (.I0(start),
        .O(\count_r[0]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_8__0 
       (.I0(start),
        .O(\count_r[0]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_9__0 
       (.I0(start),
        .O(\count_r[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_10__0 
       (.I0(w_transactions_to_go[23]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [23]),
        .O(\count_r[16]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_11__0 
       (.I0(w_transactions_to_go[22]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [22]),
        .O(\count_r[16]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_12__0 
       (.I0(w_transactions_to_go[21]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [21]),
        .O(\count_r[16]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_13__0 
       (.I0(w_transactions_to_go[20]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [20]),
        .O(\count_r[16]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_14__0 
       (.I0(w_transactions_to_go[19]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [19]),
        .O(\count_r[16]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_15__0 
       (.I0(w_transactions_to_go[18]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [18]),
        .O(\count_r[16]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_16__0 
       (.I0(w_transactions_to_go[17]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [17]),
        .O(\count_r[16]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_17__0 
       (.I0(w_transactions_to_go[16]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [16]),
        .O(\count_r[16]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_2__0 
       (.I0(start),
        .O(\count_r[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_3__0 
       (.I0(start),
        .O(\count_r[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_4__0 
       (.I0(start),
        .O(\count_r[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_5__0 
       (.I0(start),
        .O(\count_r[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_6__0 
       (.I0(start),
        .O(\count_r[16]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_7__0 
       (.I0(start),
        .O(\count_r[16]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_8__0 
       (.I0(start),
        .O(\count_r[16]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_9__0 
       (.I0(start),
        .O(\count_r[16]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_10__0 
       (.I0(w_transactions_to_go[31]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [31]),
        .O(\count_r[24]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_11__0 
       (.I0(w_transactions_to_go[30]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [30]),
        .O(\count_r[24]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_12__0 
       (.I0(w_transactions_to_go[29]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [29]),
        .O(\count_r[24]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_13__0 
       (.I0(w_transactions_to_go[28]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [28]),
        .O(\count_r[24]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_14__0 
       (.I0(w_transactions_to_go[27]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [27]),
        .O(\count_r[24]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_15__0 
       (.I0(w_transactions_to_go[26]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [26]),
        .O(\count_r[24]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_16__0 
       (.I0(w_transactions_to_go[25]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [25]),
        .O(\count_r[24]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_17__0 
       (.I0(w_transactions_to_go[24]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [24]),
        .O(\count_r[24]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_2__0 
       (.I0(start),
        .O(\count_r[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_3__0 
       (.I0(start),
        .O(\count_r[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_4__0 
       (.I0(start),
        .O(\count_r[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_5__0 
       (.I0(start),
        .O(\count_r[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_6__0 
       (.I0(start),
        .O(\count_r[24]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_7__0 
       (.I0(start),
        .O(\count_r[24]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_8__0 
       (.I0(start),
        .O(\count_r[24]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_9__0 
       (.I0(start),
        .O(\count_r[24]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_10__0 
       (.I0(w_transactions_to_go[39]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [39]),
        .O(\count_r[32]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_11__0 
       (.I0(w_transactions_to_go[38]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [38]),
        .O(\count_r[32]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_12__0 
       (.I0(w_transactions_to_go[37]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [37]),
        .O(\count_r[32]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_13__0 
       (.I0(w_transactions_to_go[36]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [36]),
        .O(\count_r[32]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_14__0 
       (.I0(w_transactions_to_go[35]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [35]),
        .O(\count_r[32]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_15__0 
       (.I0(w_transactions_to_go[34]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [34]),
        .O(\count_r[32]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_16__0 
       (.I0(w_transactions_to_go[33]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [33]),
        .O(\count_r[32]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_17__0 
       (.I0(w_transactions_to_go[32]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [32]),
        .O(\count_r[32]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_2__0 
       (.I0(start),
        .O(\count_r[32]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_3__0 
       (.I0(start),
        .O(\count_r[32]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_4__0 
       (.I0(start),
        .O(\count_r[32]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_5__0 
       (.I0(start),
        .O(\count_r[32]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_6__0 
       (.I0(start),
        .O(\count_r[32]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_7__0 
       (.I0(start),
        .O(\count_r[32]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_8__0 
       (.I0(start),
        .O(\count_r[32]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_9__0 
       (.I0(start),
        .O(\count_r[32]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_10__0 
       (.I0(w_transactions_to_go[47]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [47]),
        .O(\count_r[40]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_11__0 
       (.I0(w_transactions_to_go[46]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [46]),
        .O(\count_r[40]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_12__0 
       (.I0(w_transactions_to_go[45]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [45]),
        .O(\count_r[40]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_13__0 
       (.I0(w_transactions_to_go[44]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [44]),
        .O(\count_r[40]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_14__0 
       (.I0(w_transactions_to_go[43]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [43]),
        .O(\count_r[40]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_15__0 
       (.I0(w_transactions_to_go[42]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [42]),
        .O(\count_r[40]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_16__0 
       (.I0(w_transactions_to_go[41]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [41]),
        .O(\count_r[40]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_17__0 
       (.I0(w_transactions_to_go[40]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [40]),
        .O(\count_r[40]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_2__0 
       (.I0(start),
        .O(\count_r[40]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_3__0 
       (.I0(start),
        .O(\count_r[40]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_4__0 
       (.I0(start),
        .O(\count_r[40]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_5__0 
       (.I0(start),
        .O(\count_r[40]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_6__0 
       (.I0(start),
        .O(\count_r[40]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_7__0 
       (.I0(start),
        .O(\count_r[40]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_8__0 
       (.I0(start),
        .O(\count_r[40]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_9__0 
       (.I0(start),
        .O(\count_r[40]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_10__0 
       (.I0(w_transactions_to_go[48]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [48]),
        .O(\count_r[48]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_2__0 
       (.I0(start),
        .O(\count_r[48]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_3__0 
       (.I0(start),
        .O(\count_r[48]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_4__0 
       (.I0(start),
        .O(\count_r[48]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_5__0 
       (.I0(start),
        .O(\count_r[48]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_6__2 
       (.I0(w_transactions_to_go[52]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [52]),
        .O(\count_r[48]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_7__0 
       (.I0(w_transactions_to_go[51]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [51]),
        .O(\count_r[48]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_8__0 
       (.I0(w_transactions_to_go[50]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [50]),
        .O(\count_r[48]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_9__0 
       (.I0(w_transactions_to_go[49]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [49]),
        .O(\count_r[48]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_10__0 
       (.I0(w_transactions_to_go[15]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [15]),
        .O(\count_r[8]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_11__0 
       (.I0(w_transactions_to_go[14]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [14]),
        .O(\count_r[8]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_12__0 
       (.I0(w_transactions_to_go[13]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [13]),
        .O(\count_r[8]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_13__0 
       (.I0(w_transactions_to_go[12]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [12]),
        .O(\count_r[8]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_14__0 
       (.I0(w_transactions_to_go[11]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [11]),
        .O(\count_r[8]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_15__0 
       (.I0(w_transactions_to_go[10]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [10]),
        .O(\count_r[8]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_16__0 
       (.I0(w_transactions_to_go[9]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [9]),
        .O(\count_r[8]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_17__0 
       (.I0(w_transactions_to_go[8]),
        .I1(start),
        .I2(\count_r_reg[52]_0 [8]),
        .O(\count_r[8]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_2__0 
       (.I0(start),
        .O(\count_r[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_3__0 
       (.I0(start),
        .O(\count_r[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_4__0 
       (.I0(start),
        .O(\count_r[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_5__0 
       (.I0(start),
        .O(\count_r[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_6__0 
       (.I0(start),
        .O(\count_r[8]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_7__0 
       (.I0(start),
        .O(\count_r[8]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_8__0 
       (.I0(start),
        .O(\count_r[8]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_9__0 
       (.I0(start),
        .O(\count_r[8]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[0]_i_2_n_15 ),
        .Q(w_transactions_to_go[0]),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[0]_i_2 
       (.CI(start_reg),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[0]_i_2_n_0 ,\count_r_reg[0]_i_2_n_1 ,\count_r_reg[0]_i_2_n_2 ,\count_r_reg[0]_i_2_n_3 ,\count_r_reg[0]_i_2_n_4 ,\count_r_reg[0]_i_2_n_5 ,\count_r_reg[0]_i_2_n_6 ,\count_r_reg[0]_i_2_n_7 }),
        .DI({\count_r[0]_i_4__0_n_0 ,\count_r[0]_i_5__0_n_0 ,\count_r[0]_i_6__0_n_0 ,\count_r[0]_i_7__0_n_0 ,\count_r[0]_i_8__0_n_0 ,\count_r[0]_i_9__0_n_0 ,\count_r[0]_i_10_n_0 ,1'b0}),
        .O({\count_r_reg[0]_i_2_n_8 ,\count_r_reg[0]_i_2_n_9 ,\count_r_reg[0]_i_2_n_10 ,\count_r_reg[0]_i_2_n_11 ,\count_r_reg[0]_i_2_n_12 ,\count_r_reg[0]_i_2_n_13 ,\count_r_reg[0]_i_2_n_14 ,\count_r_reg[0]_i_2_n_15 }),
        .S({\count_r[0]_i_11__0_n_0 ,\count_r[0]_i_12__0_n_0 ,\count_r[0]_i_13__0_n_0 ,\count_r[0]_i_14__0_n_0 ,\count_r[0]_i_15__0_n_0 ,\count_r[0]_i_16__1_n_0 ,\count_r[0]_i_17__1_n_0 ,\count_r[0]_i_18_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[10] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[8]_i_1__0_n_13 ),
        .Q(w_transactions_to_go[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[11] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[8]_i_1__0_n_12 ),
        .Q(w_transactions_to_go[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[12] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[8]_i_1__0_n_11 ),
        .Q(w_transactions_to_go[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[13] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[8]_i_1__0_n_10 ),
        .Q(w_transactions_to_go[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[14] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[8]_i_1__0_n_9 ),
        .Q(w_transactions_to_go[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[15] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[8]_i_1__0_n_8 ),
        .Q(w_transactions_to_go[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[16] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[16]_i_1__0_n_15 ),
        .Q(w_transactions_to_go[16]),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[16]_i_1__0 
       (.CI(\count_r_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[16]_i_1__0_n_0 ,\count_r_reg[16]_i_1__0_n_1 ,\count_r_reg[16]_i_1__0_n_2 ,\count_r_reg[16]_i_1__0_n_3 ,\count_r_reg[16]_i_1__0_n_4 ,\count_r_reg[16]_i_1__0_n_5 ,\count_r_reg[16]_i_1__0_n_6 ,\count_r_reg[16]_i_1__0_n_7 }),
        .DI({\count_r[16]_i_2__0_n_0 ,\count_r[16]_i_3__0_n_0 ,\count_r[16]_i_4__0_n_0 ,\count_r[16]_i_5__0_n_0 ,\count_r[16]_i_6__0_n_0 ,\count_r[16]_i_7__0_n_0 ,\count_r[16]_i_8__0_n_0 ,\count_r[16]_i_9__0_n_0 }),
        .O({\count_r_reg[16]_i_1__0_n_8 ,\count_r_reg[16]_i_1__0_n_9 ,\count_r_reg[16]_i_1__0_n_10 ,\count_r_reg[16]_i_1__0_n_11 ,\count_r_reg[16]_i_1__0_n_12 ,\count_r_reg[16]_i_1__0_n_13 ,\count_r_reg[16]_i_1__0_n_14 ,\count_r_reg[16]_i_1__0_n_15 }),
        .S({\count_r[16]_i_10__0_n_0 ,\count_r[16]_i_11__0_n_0 ,\count_r[16]_i_12__0_n_0 ,\count_r[16]_i_13__0_n_0 ,\count_r[16]_i_14__0_n_0 ,\count_r[16]_i_15__0_n_0 ,\count_r[16]_i_16__0_n_0 ,\count_r[16]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[17] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[16]_i_1__0_n_14 ),
        .Q(w_transactions_to_go[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[18] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[16]_i_1__0_n_13 ),
        .Q(w_transactions_to_go[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[19] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[16]_i_1__0_n_12 ),
        .Q(w_transactions_to_go[19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[0]_i_2_n_14 ),
        .Q(w_transactions_to_go[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[20] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[16]_i_1__0_n_11 ),
        .Q(w_transactions_to_go[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[21] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[16]_i_1__0_n_10 ),
        .Q(w_transactions_to_go[21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[22] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[16]_i_1__0_n_9 ),
        .Q(w_transactions_to_go[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[23] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[16]_i_1__0_n_8 ),
        .Q(w_transactions_to_go[23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[24] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[24]_i_1__0_n_15 ),
        .Q(w_transactions_to_go[24]),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[24]_i_1__0 
       (.CI(\count_r_reg[16]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[24]_i_1__0_n_0 ,\count_r_reg[24]_i_1__0_n_1 ,\count_r_reg[24]_i_1__0_n_2 ,\count_r_reg[24]_i_1__0_n_3 ,\count_r_reg[24]_i_1__0_n_4 ,\count_r_reg[24]_i_1__0_n_5 ,\count_r_reg[24]_i_1__0_n_6 ,\count_r_reg[24]_i_1__0_n_7 }),
        .DI({\count_r[24]_i_2__0_n_0 ,\count_r[24]_i_3__0_n_0 ,\count_r[24]_i_4__0_n_0 ,\count_r[24]_i_5__0_n_0 ,\count_r[24]_i_6__0_n_0 ,\count_r[24]_i_7__0_n_0 ,\count_r[24]_i_8__0_n_0 ,\count_r[24]_i_9__0_n_0 }),
        .O({\count_r_reg[24]_i_1__0_n_8 ,\count_r_reg[24]_i_1__0_n_9 ,\count_r_reg[24]_i_1__0_n_10 ,\count_r_reg[24]_i_1__0_n_11 ,\count_r_reg[24]_i_1__0_n_12 ,\count_r_reg[24]_i_1__0_n_13 ,\count_r_reg[24]_i_1__0_n_14 ,\count_r_reg[24]_i_1__0_n_15 }),
        .S({\count_r[24]_i_10__0_n_0 ,\count_r[24]_i_11__0_n_0 ,\count_r[24]_i_12__0_n_0 ,\count_r[24]_i_13__0_n_0 ,\count_r[24]_i_14__0_n_0 ,\count_r[24]_i_15__0_n_0 ,\count_r[24]_i_16__0_n_0 ,\count_r[24]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[25] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[24]_i_1__0_n_14 ),
        .Q(w_transactions_to_go[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[26] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[24]_i_1__0_n_13 ),
        .Q(w_transactions_to_go[26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[27] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[24]_i_1__0_n_12 ),
        .Q(w_transactions_to_go[27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[28] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[24]_i_1__0_n_11 ),
        .Q(w_transactions_to_go[28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[29] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[24]_i_1__0_n_10 ),
        .Q(w_transactions_to_go[29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[0]_i_2_n_13 ),
        .Q(w_transactions_to_go[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[30] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[24]_i_1__0_n_9 ),
        .Q(w_transactions_to_go[30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[31] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[24]_i_1__0_n_8 ),
        .Q(w_transactions_to_go[31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[32] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[32]_i_1__0_n_15 ),
        .Q(w_transactions_to_go[32]),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[32]_i_1__0 
       (.CI(\count_r_reg[24]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[32]_i_1__0_n_0 ,\count_r_reg[32]_i_1__0_n_1 ,\count_r_reg[32]_i_1__0_n_2 ,\count_r_reg[32]_i_1__0_n_3 ,\count_r_reg[32]_i_1__0_n_4 ,\count_r_reg[32]_i_1__0_n_5 ,\count_r_reg[32]_i_1__0_n_6 ,\count_r_reg[32]_i_1__0_n_7 }),
        .DI({\count_r[32]_i_2__0_n_0 ,\count_r[32]_i_3__0_n_0 ,\count_r[32]_i_4__0_n_0 ,\count_r[32]_i_5__0_n_0 ,\count_r[32]_i_6__0_n_0 ,\count_r[32]_i_7__0_n_0 ,\count_r[32]_i_8__0_n_0 ,\count_r[32]_i_9__0_n_0 }),
        .O({\count_r_reg[32]_i_1__0_n_8 ,\count_r_reg[32]_i_1__0_n_9 ,\count_r_reg[32]_i_1__0_n_10 ,\count_r_reg[32]_i_1__0_n_11 ,\count_r_reg[32]_i_1__0_n_12 ,\count_r_reg[32]_i_1__0_n_13 ,\count_r_reg[32]_i_1__0_n_14 ,\count_r_reg[32]_i_1__0_n_15 }),
        .S({\count_r[32]_i_10__0_n_0 ,\count_r[32]_i_11__0_n_0 ,\count_r[32]_i_12__0_n_0 ,\count_r[32]_i_13__0_n_0 ,\count_r[32]_i_14__0_n_0 ,\count_r[32]_i_15__0_n_0 ,\count_r[32]_i_16__0_n_0 ,\count_r[32]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[33] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[32]_i_1__0_n_14 ),
        .Q(w_transactions_to_go[33]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[34] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[32]_i_1__0_n_13 ),
        .Q(w_transactions_to_go[34]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[35] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[32]_i_1__0_n_12 ),
        .Q(w_transactions_to_go[35]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[36] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[32]_i_1__0_n_11 ),
        .Q(w_transactions_to_go[36]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[37] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[32]_i_1__0_n_10 ),
        .Q(w_transactions_to_go[37]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[38] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[32]_i_1__0_n_9 ),
        .Q(w_transactions_to_go[38]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[39] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[32]_i_1__0_n_8 ),
        .Q(w_transactions_to_go[39]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[0]_i_2_n_12 ),
        .Q(w_transactions_to_go[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[40] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[40]_i_1__0_n_15 ),
        .Q(w_transactions_to_go[40]),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[40]_i_1__0 
       (.CI(\count_r_reg[32]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[40]_i_1__0_n_0 ,\count_r_reg[40]_i_1__0_n_1 ,\count_r_reg[40]_i_1__0_n_2 ,\count_r_reg[40]_i_1__0_n_3 ,\count_r_reg[40]_i_1__0_n_4 ,\count_r_reg[40]_i_1__0_n_5 ,\count_r_reg[40]_i_1__0_n_6 ,\count_r_reg[40]_i_1__0_n_7 }),
        .DI({\count_r[40]_i_2__0_n_0 ,\count_r[40]_i_3__0_n_0 ,\count_r[40]_i_4__0_n_0 ,\count_r[40]_i_5__0_n_0 ,\count_r[40]_i_6__0_n_0 ,\count_r[40]_i_7__0_n_0 ,\count_r[40]_i_8__0_n_0 ,\count_r[40]_i_9__0_n_0 }),
        .O({\count_r_reg[40]_i_1__0_n_8 ,\count_r_reg[40]_i_1__0_n_9 ,\count_r_reg[40]_i_1__0_n_10 ,\count_r_reg[40]_i_1__0_n_11 ,\count_r_reg[40]_i_1__0_n_12 ,\count_r_reg[40]_i_1__0_n_13 ,\count_r_reg[40]_i_1__0_n_14 ,\count_r_reg[40]_i_1__0_n_15 }),
        .S({\count_r[40]_i_10__0_n_0 ,\count_r[40]_i_11__0_n_0 ,\count_r[40]_i_12__0_n_0 ,\count_r[40]_i_13__0_n_0 ,\count_r[40]_i_14__0_n_0 ,\count_r[40]_i_15__0_n_0 ,\count_r[40]_i_16__0_n_0 ,\count_r[40]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[41] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[40]_i_1__0_n_14 ),
        .Q(w_transactions_to_go[41]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[42] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[40]_i_1__0_n_13 ),
        .Q(w_transactions_to_go[42]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[43] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[40]_i_1__0_n_12 ),
        .Q(w_transactions_to_go[43]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[44] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[40]_i_1__0_n_11 ),
        .Q(w_transactions_to_go[44]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[45] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[40]_i_1__0_n_10 ),
        .Q(w_transactions_to_go[45]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[46] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[40]_i_1__0_n_9 ),
        .Q(w_transactions_to_go[46]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[47] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[40]_i_1__0_n_8 ),
        .Q(w_transactions_to_go[47]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[48] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[48]_i_1__0_n_15 ),
        .Q(w_transactions_to_go[48]),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[48]_i_1__0 
       (.CI(\count_r_reg[40]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_r_reg[48]_i_1__0_CO_UNCONNECTED [7:4],\count_r_reg[48]_i_1__0_n_4 ,\count_r_reg[48]_i_1__0_n_5 ,\count_r_reg[48]_i_1__0_n_6 ,\count_r_reg[48]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\count_r[48]_i_2__0_n_0 ,\count_r[48]_i_3__0_n_0 ,\count_r[48]_i_4__0_n_0 ,\count_r[48]_i_5__0_n_0 }),
        .O({\NLW_count_r_reg[48]_i_1__0_O_UNCONNECTED [7:5],\count_r_reg[48]_i_1__0_n_11 ,\count_r_reg[48]_i_1__0_n_12 ,\count_r_reg[48]_i_1__0_n_13 ,\count_r_reg[48]_i_1__0_n_14 ,\count_r_reg[48]_i_1__0_n_15 }),
        .S({1'b0,1'b0,1'b0,\count_r[48]_i_6__2_n_0 ,\count_r[48]_i_7__0_n_0 ,\count_r[48]_i_8__0_n_0 ,\count_r[48]_i_9__0_n_0 ,\count_r[48]_i_10__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[49] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[48]_i_1__0_n_14 ),
        .Q(w_transactions_to_go[49]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[0]_i_2_n_11 ),
        .Q(w_transactions_to_go[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[50] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[48]_i_1__0_n_13 ),
        .Q(w_transactions_to_go[50]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[51] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[48]_i_1__0_n_12 ),
        .Q(w_transactions_to_go[51]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[52] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[48]_i_1__0_n_11 ),
        .Q(w_transactions_to_go[52]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[0]_i_2_n_10 ),
        .Q(w_transactions_to_go[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[6] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[0]_i_2_n_9 ),
        .Q(w_transactions_to_go[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[7] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[0]_i_2_n_8 ),
        .Q(w_transactions_to_go[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[8] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[8]_i_1__0_n_15 ),
        .Q(w_transactions_to_go[8]),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[8]_i_1__0 
       (.CI(\count_r_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[8]_i_1__0_n_0 ,\count_r_reg[8]_i_1__0_n_1 ,\count_r_reg[8]_i_1__0_n_2 ,\count_r_reg[8]_i_1__0_n_3 ,\count_r_reg[8]_i_1__0_n_4 ,\count_r_reg[8]_i_1__0_n_5 ,\count_r_reg[8]_i_1__0_n_6 ,\count_r_reg[8]_i_1__0_n_7 }),
        .DI({\count_r[8]_i_2__0_n_0 ,\count_r[8]_i_3__0_n_0 ,\count_r[8]_i_4__0_n_0 ,\count_r[8]_i_5__0_n_0 ,\count_r[8]_i_6__0_n_0 ,\count_r[8]_i_7__0_n_0 ,\count_r[8]_i_8__0_n_0 ,\count_r[8]_i_9__0_n_0 }),
        .O({\count_r_reg[8]_i_1__0_n_8 ,\count_r_reg[8]_i_1__0_n_9 ,\count_r_reg[8]_i_1__0_n_10 ,\count_r_reg[8]_i_1__0_n_11 ,\count_r_reg[8]_i_1__0_n_12 ,\count_r_reg[8]_i_1__0_n_13 ,\count_r_reg[8]_i_1__0_n_14 ,\count_r_reg[8]_i_1__0_n_15 }),
        .S({\count_r[8]_i_10__0_n_0 ,\count_r[8]_i_11__0_n_0 ,\count_r[8]_i_12__0_n_0 ,\count_r[8]_i_13__0_n_0 ,\count_r[8]_i_14__0_n_0 ,\count_r[8]_i_15__0_n_0 ,\count_r[8]_i_16__0_n_0 ,\count_r[8]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[9] 
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(\count_r_reg[8]_i_1__0_n_14 ),
        .Q(w_transactions_to_go[9]),
        .R(out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_10__0
       (.I0(is_zero_r_i_21_n_0),
        .I1(is_zero_r_i_22_n_0),
        .I2(is_zero_r_i_23_n_0),
        .I3(is_zero_r_i_24_n_0),
        .O(is_zero_r_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    is_zero_r_i_11__0
       (.I0(is_zero_r_i_25_n_0),
        .I1(is_zero_r_i_26_n_0),
        .I2(is_zero_r_i_27_n_0),
        .I3(is_zero_r_i_28_n_0),
        .I4(is_zero_r_i_29_n_0),
        .I5(is_zero_r_i_3__1_0),
        .O(is_zero_r_i_11__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_18
       (.I0(w_transactions_to_go[13]),
        .I1(w_transactions_to_go[42]),
        .I2(w_transactions_to_go[29]),
        .I3(w_transactions_to_go[1]),
        .O(is_zero_r_i_18_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_19
       (.I0(w_transactions_to_go[16]),
        .I1(w_transactions_to_go[20]),
        .I2(w_transactions_to_go[18]),
        .I3(w_transactions_to_go[34]),
        .O(is_zero_r_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    is_zero_r_i_1__1
       (.I0(\count_r_reg[6]_0 ),
        .I1(is_zero_r_reg_1),
        .I2(start),
        .O(is_zero_r_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hEAAA)) 
    is_zero_r_i_1__6
       (.I0(\count_r_reg[6]_0 ),
        .I1(m00_axi_wready),
        .I2(w_running),
        .I3(data_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_20
       (.I0(w_transactions_to_go[40]),
        .I1(w_transactions_to_go[3]),
        .I2(w_transactions_to_go[50]),
        .I3(w_transactions_to_go[17]),
        .O(is_zero_r_i_20_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    is_zero_r_i_21
       (.I0(w_transactions_to_go[0]),
        .I1(w_transactions_to_go[12]),
        .I2(w_transactions_to_go[9]),
        .I3(w_transactions_to_go[45]),
        .O(is_zero_r_i_21_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_22
       (.I0(w_transactions_to_go[22]),
        .I1(w_transactions_to_go[24]),
        .I2(w_transactions_to_go[43]),
        .I3(w_transactions_to_go[27]),
        .O(is_zero_r_i_22_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_23
       (.I0(w_transactions_to_go[52]),
        .I1(w_transactions_to_go[11]),
        .I2(w_transactions_to_go[31]),
        .I3(w_transactions_to_go[26]),
        .O(is_zero_r_i_23_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_24
       (.I0(w_transactions_to_go[35]),
        .I1(w_transactions_to_go[23]),
        .I2(w_transactions_to_go[41]),
        .I3(w_transactions_to_go[14]),
        .O(is_zero_r_i_24_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_25
       (.I0(w_transactions_to_go[4]),
        .I1(w_transactions_to_go[33]),
        .I2(w_transactions_to_go[48]),
        .I3(w_transactions_to_go[44]),
        .O(is_zero_r_i_25_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_26
       (.I0(w_transactions_to_go[30]),
        .I1(w_transactions_to_go[15]),
        .I2(w_transactions_to_go[37]),
        .I3(w_transactions_to_go[38]),
        .O(is_zero_r_i_26_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    is_zero_r_i_27
       (.I0(w_transactions_to_go[19]),
        .I1(w_transactions_to_go[39]),
        .I2(w_transactions_to_go[21]),
        .I3(w_transactions_to_go[10]),
        .O(is_zero_r_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_28
       (.I0(w_transactions_to_go[28]),
        .I1(w_transactions_to_go[36]),
        .I2(w_transactions_to_go[46]),
        .I3(w_transactions_to_go[8]),
        .O(is_zero_r_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_29
       (.I0(w_transactions_to_go[51]),
        .I1(w_transactions_to_go[49]),
        .I2(w_transactions_to_go[25]),
        .I3(w_transactions_to_go[2]),
        .I4(w_transactions_to_go[7]),
        .I5(w_transactions_to_go[32]),
        .O(is_zero_r_i_29_n_0));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    is_zero_r_i_3__1
       (.I0(is_zero_r_reg_2),
        .I1(is_zero_r_reg_3),
        .I2(is_zero_r_reg_4),
        .I3(is_zero_r_i_9__0_n_0),
        .I4(is_zero_r_i_10__0_n_0),
        .I5(is_zero_r_i_11__0_n_0),
        .O(\count_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_9__0
       (.I0(is_zero_r_i_18_n_0),
        .I1(is_zero_r_i_19_n_0),
        .I2(is_zero_r_i_20_n_0),
        .I3(w_transactions_to_go[6]),
        .I4(w_transactions_to_go[47]),
        .I5(w_transactions_to_go[5]),
        .O(is_zero_r_i_9__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    is_zero_r_reg
       (.C(ap_clk),
        .CE(is_zero_r_reg_0),
        .D(is_zero_r_i_1__1_n_0),
        .Q(w_final_transaction),
        .S(out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \m00_axi_wstrb[1]_INST_0 
       (.I0(final_strb[0]),
        .I1(w_final_transaction),
        .I2(m00_axi_wstrb_1_sn_1),
        .O(m00_axi_wstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \m00_axi_wstrb[2]_INST_0 
       (.I0(final_strb[1]),
        .I1(w_final_transaction),
        .I2(m00_axi_wstrb_1_sn_1),
        .O(m00_axi_wstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \m00_axi_wstrb[3]_INST_0 
       (.I0(final_strb[2]),
        .I1(w_final_transaction),
        .I2(m00_axi_wstrb_1_sn_1),
        .O(m00_axi_wstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \m00_axi_wstrb[4]_INST_0 
       (.I0(final_strb[3]),
        .I1(w_final_transaction),
        .I2(m00_axi_wstrb_1_sn_1),
        .O(m00_axi_wstrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \m00_axi_wstrb[5]_INST_0 
       (.I0(final_strb[4]),
        .I1(w_final_transaction),
        .I2(m00_axi_wstrb_1_sn_1),
        .O(m00_axi_wstrb[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \m00_axi_wstrb[6]_INST_0 
       (.I0(final_strb[5]),
        .I1(w_final_transaction),
        .I2(m00_axi_wstrb_1_sn_1),
        .O(m00_axi_wstrb[5]));
  LUT3 #(
    .INIT(8'hBF)) 
    \m00_axi_wstrb[7]_INST_0 
       (.I0(final_strb[6]),
        .I1(w_final_transaction),
        .I2(m00_axi_wstrb_1_sn_1),
        .O(m00_axi_wstrb[6]));
endmodule

(* ORIG_REF_NAME = "cceip_kernel_example_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter_5
   (is_zero_r,
    m00_axi_arlen,
    start_reg,
    out,
    ap_clk,
    start,
    is_zero_r_reg_0,
    m00_axi_arready,
    ar_idle_reg,
    Q,
    \m00_axi_arlen[7] ,
    ar_idle);
  output is_zero_r;
  output [7:0]m00_axi_arlen;
  output start_reg;
  input out;
  input ap_clk;
  input start;
  input is_zero_r_reg_0;
  input m00_axi_arready;
  input ar_idle_reg;
  input [52:0]Q;
  input [7:0]\m00_axi_arlen[7] ;
  input ar_idle;

  wire [52:0]Q;
  wire ap_clk;
  wire ar_final_transaction;
  wire ar_idle;
  wire ar_idle_reg;
  wire \count_r[0]_i_10__0_n_0 ;
  wire \count_r[0]_i_11_n_0 ;
  wire \count_r[0]_i_12_n_0 ;
  wire \count_r[0]_i_13_n_0 ;
  wire \count_r[0]_i_14_n_0 ;
  wire \count_r[0]_i_15_n_0 ;
  wire \count_r[0]_i_16__0_n_0 ;
  wire \count_r[0]_i_17_n_0 ;
  wire \count_r[0]_i_2_n_0 ;
  wire \count_r[0]_i_3__0_n_0 ;
  wire \count_r[0]_i_4_n_0 ;
  wire \count_r[0]_i_5_n_0 ;
  wire \count_r[0]_i_6_n_0 ;
  wire \count_r[0]_i_7_n_0 ;
  wire \count_r[0]_i_8_n_0 ;
  wire \count_r[0]_i_9_n_0 ;
  wire \count_r[16]_i_10_n_0 ;
  wire \count_r[16]_i_11_n_0 ;
  wire \count_r[16]_i_12_n_0 ;
  wire \count_r[16]_i_13_n_0 ;
  wire \count_r[16]_i_14_n_0 ;
  wire \count_r[16]_i_15_n_0 ;
  wire \count_r[16]_i_16_n_0 ;
  wire \count_r[16]_i_17_n_0 ;
  wire \count_r[16]_i_2_n_0 ;
  wire \count_r[16]_i_3_n_0 ;
  wire \count_r[16]_i_4_n_0 ;
  wire \count_r[16]_i_5_n_0 ;
  wire \count_r[16]_i_6_n_0 ;
  wire \count_r[16]_i_7_n_0 ;
  wire \count_r[16]_i_8_n_0 ;
  wire \count_r[16]_i_9_n_0 ;
  wire \count_r[24]_i_10_n_0 ;
  wire \count_r[24]_i_11_n_0 ;
  wire \count_r[24]_i_12_n_0 ;
  wire \count_r[24]_i_13_n_0 ;
  wire \count_r[24]_i_14_n_0 ;
  wire \count_r[24]_i_15_n_0 ;
  wire \count_r[24]_i_16_n_0 ;
  wire \count_r[24]_i_17_n_0 ;
  wire \count_r[24]_i_2_n_0 ;
  wire \count_r[24]_i_3_n_0 ;
  wire \count_r[24]_i_4_n_0 ;
  wire \count_r[24]_i_5_n_0 ;
  wire \count_r[24]_i_6_n_0 ;
  wire \count_r[24]_i_7_n_0 ;
  wire \count_r[24]_i_8_n_0 ;
  wire \count_r[24]_i_9_n_0 ;
  wire \count_r[32]_i_10_n_0 ;
  wire \count_r[32]_i_11_n_0 ;
  wire \count_r[32]_i_12_n_0 ;
  wire \count_r[32]_i_13_n_0 ;
  wire \count_r[32]_i_14_n_0 ;
  wire \count_r[32]_i_15_n_0 ;
  wire \count_r[32]_i_16_n_0 ;
  wire \count_r[32]_i_17_n_0 ;
  wire \count_r[32]_i_2_n_0 ;
  wire \count_r[32]_i_3_n_0 ;
  wire \count_r[32]_i_4_n_0 ;
  wire \count_r[32]_i_5_n_0 ;
  wire \count_r[32]_i_6_n_0 ;
  wire \count_r[32]_i_7_n_0 ;
  wire \count_r[32]_i_8_n_0 ;
  wire \count_r[32]_i_9_n_0 ;
  wire \count_r[40]_i_10_n_0 ;
  wire \count_r[40]_i_11_n_0 ;
  wire \count_r[40]_i_12_n_0 ;
  wire \count_r[40]_i_13_n_0 ;
  wire \count_r[40]_i_14_n_0 ;
  wire \count_r[40]_i_15_n_0 ;
  wire \count_r[40]_i_16_n_0 ;
  wire \count_r[40]_i_17_n_0 ;
  wire \count_r[40]_i_2_n_0 ;
  wire \count_r[40]_i_3_n_0 ;
  wire \count_r[40]_i_4_n_0 ;
  wire \count_r[40]_i_5_n_0 ;
  wire \count_r[40]_i_6_n_0 ;
  wire \count_r[40]_i_7_n_0 ;
  wire \count_r[40]_i_8_n_0 ;
  wire \count_r[40]_i_9_n_0 ;
  wire \count_r[48]_i_10_n_0 ;
  wire \count_r[48]_i_2_n_0 ;
  wire \count_r[48]_i_3_n_0 ;
  wire \count_r[48]_i_4_n_0 ;
  wire \count_r[48]_i_5_n_0 ;
  wire \count_r[48]_i_6_n_0 ;
  wire \count_r[48]_i_7_n_0 ;
  wire \count_r[48]_i_8_n_0 ;
  wire \count_r[48]_i_9_n_0 ;
  wire \count_r[8]_i_10_n_0 ;
  wire \count_r[8]_i_11_n_0 ;
  wire \count_r[8]_i_12_n_0 ;
  wire \count_r[8]_i_13_n_0 ;
  wire \count_r[8]_i_14_n_0 ;
  wire \count_r[8]_i_15_n_0 ;
  wire \count_r[8]_i_16_n_0 ;
  wire \count_r[8]_i_17_n_0 ;
  wire \count_r[8]_i_2_n_0 ;
  wire \count_r[8]_i_3_n_0 ;
  wire \count_r[8]_i_4_n_0 ;
  wire \count_r[8]_i_5_n_0 ;
  wire \count_r[8]_i_6_n_0 ;
  wire \count_r[8]_i_7_n_0 ;
  wire \count_r[8]_i_8_n_0 ;
  wire \count_r[8]_i_9_n_0 ;
  wire \count_r_reg[0]_i_1_n_0 ;
  wire \count_r_reg[0]_i_1_n_1 ;
  wire \count_r_reg[0]_i_1_n_10 ;
  wire \count_r_reg[0]_i_1_n_11 ;
  wire \count_r_reg[0]_i_1_n_12 ;
  wire \count_r_reg[0]_i_1_n_13 ;
  wire \count_r_reg[0]_i_1_n_14 ;
  wire \count_r_reg[0]_i_1_n_15 ;
  wire \count_r_reg[0]_i_1_n_2 ;
  wire \count_r_reg[0]_i_1_n_3 ;
  wire \count_r_reg[0]_i_1_n_4 ;
  wire \count_r_reg[0]_i_1_n_5 ;
  wire \count_r_reg[0]_i_1_n_6 ;
  wire \count_r_reg[0]_i_1_n_7 ;
  wire \count_r_reg[0]_i_1_n_8 ;
  wire \count_r_reg[0]_i_1_n_9 ;
  wire \count_r_reg[16]_i_1_n_0 ;
  wire \count_r_reg[16]_i_1_n_1 ;
  wire \count_r_reg[16]_i_1_n_10 ;
  wire \count_r_reg[16]_i_1_n_11 ;
  wire \count_r_reg[16]_i_1_n_12 ;
  wire \count_r_reg[16]_i_1_n_13 ;
  wire \count_r_reg[16]_i_1_n_14 ;
  wire \count_r_reg[16]_i_1_n_15 ;
  wire \count_r_reg[16]_i_1_n_2 ;
  wire \count_r_reg[16]_i_1_n_3 ;
  wire \count_r_reg[16]_i_1_n_4 ;
  wire \count_r_reg[16]_i_1_n_5 ;
  wire \count_r_reg[16]_i_1_n_6 ;
  wire \count_r_reg[16]_i_1_n_7 ;
  wire \count_r_reg[16]_i_1_n_8 ;
  wire \count_r_reg[16]_i_1_n_9 ;
  wire \count_r_reg[24]_i_1_n_0 ;
  wire \count_r_reg[24]_i_1_n_1 ;
  wire \count_r_reg[24]_i_1_n_10 ;
  wire \count_r_reg[24]_i_1_n_11 ;
  wire \count_r_reg[24]_i_1_n_12 ;
  wire \count_r_reg[24]_i_1_n_13 ;
  wire \count_r_reg[24]_i_1_n_14 ;
  wire \count_r_reg[24]_i_1_n_15 ;
  wire \count_r_reg[24]_i_1_n_2 ;
  wire \count_r_reg[24]_i_1_n_3 ;
  wire \count_r_reg[24]_i_1_n_4 ;
  wire \count_r_reg[24]_i_1_n_5 ;
  wire \count_r_reg[24]_i_1_n_6 ;
  wire \count_r_reg[24]_i_1_n_7 ;
  wire \count_r_reg[24]_i_1_n_8 ;
  wire \count_r_reg[24]_i_1_n_9 ;
  wire \count_r_reg[32]_i_1_n_0 ;
  wire \count_r_reg[32]_i_1_n_1 ;
  wire \count_r_reg[32]_i_1_n_10 ;
  wire \count_r_reg[32]_i_1_n_11 ;
  wire \count_r_reg[32]_i_1_n_12 ;
  wire \count_r_reg[32]_i_1_n_13 ;
  wire \count_r_reg[32]_i_1_n_14 ;
  wire \count_r_reg[32]_i_1_n_15 ;
  wire \count_r_reg[32]_i_1_n_2 ;
  wire \count_r_reg[32]_i_1_n_3 ;
  wire \count_r_reg[32]_i_1_n_4 ;
  wire \count_r_reg[32]_i_1_n_5 ;
  wire \count_r_reg[32]_i_1_n_6 ;
  wire \count_r_reg[32]_i_1_n_7 ;
  wire \count_r_reg[32]_i_1_n_8 ;
  wire \count_r_reg[32]_i_1_n_9 ;
  wire \count_r_reg[40]_i_1_n_0 ;
  wire \count_r_reg[40]_i_1_n_1 ;
  wire \count_r_reg[40]_i_1_n_10 ;
  wire \count_r_reg[40]_i_1_n_11 ;
  wire \count_r_reg[40]_i_1_n_12 ;
  wire \count_r_reg[40]_i_1_n_13 ;
  wire \count_r_reg[40]_i_1_n_14 ;
  wire \count_r_reg[40]_i_1_n_15 ;
  wire \count_r_reg[40]_i_1_n_2 ;
  wire \count_r_reg[40]_i_1_n_3 ;
  wire \count_r_reg[40]_i_1_n_4 ;
  wire \count_r_reg[40]_i_1_n_5 ;
  wire \count_r_reg[40]_i_1_n_6 ;
  wire \count_r_reg[40]_i_1_n_7 ;
  wire \count_r_reg[40]_i_1_n_8 ;
  wire \count_r_reg[40]_i_1_n_9 ;
  wire \count_r_reg[48]_i_1_n_11 ;
  wire \count_r_reg[48]_i_1_n_12 ;
  wire \count_r_reg[48]_i_1_n_13 ;
  wire \count_r_reg[48]_i_1_n_14 ;
  wire \count_r_reg[48]_i_1_n_15 ;
  wire \count_r_reg[48]_i_1_n_4 ;
  wire \count_r_reg[48]_i_1_n_5 ;
  wire \count_r_reg[48]_i_1_n_6 ;
  wire \count_r_reg[48]_i_1_n_7 ;
  wire \count_r_reg[8]_i_1_n_0 ;
  wire \count_r_reg[8]_i_1_n_1 ;
  wire \count_r_reg[8]_i_1_n_10 ;
  wire \count_r_reg[8]_i_1_n_11 ;
  wire \count_r_reg[8]_i_1_n_12 ;
  wire \count_r_reg[8]_i_1_n_13 ;
  wire \count_r_reg[8]_i_1_n_14 ;
  wire \count_r_reg[8]_i_1_n_15 ;
  wire \count_r_reg[8]_i_1_n_2 ;
  wire \count_r_reg[8]_i_1_n_3 ;
  wire \count_r_reg[8]_i_1_n_4 ;
  wire \count_r_reg[8]_i_1_n_5 ;
  wire \count_r_reg[8]_i_1_n_6 ;
  wire \count_r_reg[8]_i_1_n_7 ;
  wire \count_r_reg[8]_i_1_n_8 ;
  wire \count_r_reg[8]_i_1_n_9 ;
  wire \count_r_reg_n_0_[0] ;
  wire \count_r_reg_n_0_[10] ;
  wire \count_r_reg_n_0_[11] ;
  wire \count_r_reg_n_0_[12] ;
  wire \count_r_reg_n_0_[13] ;
  wire \count_r_reg_n_0_[14] ;
  wire \count_r_reg_n_0_[15] ;
  wire \count_r_reg_n_0_[16] ;
  wire \count_r_reg_n_0_[17] ;
  wire \count_r_reg_n_0_[18] ;
  wire \count_r_reg_n_0_[19] ;
  wire \count_r_reg_n_0_[1] ;
  wire \count_r_reg_n_0_[20] ;
  wire \count_r_reg_n_0_[21] ;
  wire \count_r_reg_n_0_[22] ;
  wire \count_r_reg_n_0_[23] ;
  wire \count_r_reg_n_0_[24] ;
  wire \count_r_reg_n_0_[25] ;
  wire \count_r_reg_n_0_[26] ;
  wire \count_r_reg_n_0_[27] ;
  wire \count_r_reg_n_0_[28] ;
  wire \count_r_reg_n_0_[29] ;
  wire \count_r_reg_n_0_[2] ;
  wire \count_r_reg_n_0_[30] ;
  wire \count_r_reg_n_0_[31] ;
  wire \count_r_reg_n_0_[32] ;
  wire \count_r_reg_n_0_[33] ;
  wire \count_r_reg_n_0_[34] ;
  wire \count_r_reg_n_0_[35] ;
  wire \count_r_reg_n_0_[36] ;
  wire \count_r_reg_n_0_[37] ;
  wire \count_r_reg_n_0_[38] ;
  wire \count_r_reg_n_0_[39] ;
  wire \count_r_reg_n_0_[3] ;
  wire \count_r_reg_n_0_[40] ;
  wire \count_r_reg_n_0_[41] ;
  wire \count_r_reg_n_0_[42] ;
  wire \count_r_reg_n_0_[43] ;
  wire \count_r_reg_n_0_[44] ;
  wire \count_r_reg_n_0_[45] ;
  wire \count_r_reg_n_0_[46] ;
  wire \count_r_reg_n_0_[47] ;
  wire \count_r_reg_n_0_[48] ;
  wire \count_r_reg_n_0_[49] ;
  wire \count_r_reg_n_0_[4] ;
  wire \count_r_reg_n_0_[50] ;
  wire \count_r_reg_n_0_[51] ;
  wire \count_r_reg_n_0_[52] ;
  wire \count_r_reg_n_0_[5] ;
  wire \count_r_reg_n_0_[6] ;
  wire \count_r_reg_n_0_[7] ;
  wire \count_r_reg_n_0_[8] ;
  wire \count_r_reg_n_0_[9] ;
  wire is_zero_r;
  wire is_zero_r_i_10_n_0;
  wire is_zero_r_i_11_n_0;
  wire is_zero_r_i_12_n_0;
  wire is_zero_r_i_13_n_0;
  wire is_zero_r_i_14_n_0;
  wire is_zero_r_i_15_n_0;
  wire is_zero_r_i_16_n_0;
  wire is_zero_r_i_1__0_n_0;
  wire is_zero_r_i_2_n_0;
  wire is_zero_r_i_3__0_n_0;
  wire is_zero_r_i_4_n_0;
  wire is_zero_r_i_5_n_0;
  wire is_zero_r_i_6_n_0;
  wire is_zero_r_i_7_n_0;
  wire is_zero_r_i_8_n_0;
  wire is_zero_r_i_9_n_0;
  wire is_zero_r_reg_0;
  wire [7:0]m00_axi_arlen;
  wire [7:0]\m00_axi_arlen[7] ;
  wire \m00_axi_arlen[7]_INST_0_i_10_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_11_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_12_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_13_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_1_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_2_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_3_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_4_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_5_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_6_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_7_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_8_n_0 ;
  wire \m00_axi_arlen[7]_INST_0_i_9_n_0 ;
  wire m00_axi_arready;
  wire out;
  wire start;
  wire start_reg;
  wire [7:4]\NLW_count_r_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_count_r_reg[48]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hEA)) 
    \addr[63]_i_1 
       (.I0(start),
        .I1(m00_axi_arready),
        .I2(ar_idle_reg),
        .O(is_zero_r));
  LUT5 #(
    .INIT(32'h55554000)) 
    ar_idle_i_1
       (.I0(start),
        .I1(ar_idle_reg),
        .I2(m00_axi_arready),
        .I3(ar_final_transaction),
        .I4(ar_idle),
        .O(start_reg));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_10__0 
       (.I0(\count_r_reg_n_0_[7] ),
        .I1(start),
        .I2(Q[7]),
        .O(\count_r[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_11 
       (.I0(\count_r_reg_n_0_[6] ),
        .I1(start),
        .I2(Q[6]),
        .O(\count_r[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_12 
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(start),
        .I2(Q[5]),
        .O(\count_r[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_13 
       (.I0(\count_r_reg_n_0_[4] ),
        .I1(start),
        .I2(Q[4]),
        .O(\count_r[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_14 
       (.I0(\count_r_reg_n_0_[3] ),
        .I1(start),
        .I2(Q[3]),
        .O(\count_r[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_15 
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(start),
        .I2(Q[2]),
        .O(\count_r[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[0]_i_16__0 
       (.I0(\count_r_reg_n_0_[1] ),
        .I1(start),
        .I2(Q[1]),
        .O(\count_r[0]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \count_r[0]_i_17 
       (.I0(Q[0]),
        .I1(start),
        .I2(\count_r_reg_n_0_[0] ),
        .O(\count_r[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_2 
       (.I0(start),
        .O(\count_r[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_3__0 
       (.I0(start),
        .O(\count_r[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_4 
       (.I0(start),
        .O(\count_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_5 
       (.I0(start),
        .O(\count_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_6 
       (.I0(start),
        .O(\count_r[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_7 
       (.I0(start),
        .O(\count_r[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_8 
       (.I0(start),
        .O(\count_r[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_9 
       (.I0(start),
        .O(\count_r[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_10 
       (.I0(\count_r_reg_n_0_[23] ),
        .I1(start),
        .I2(Q[23]),
        .O(\count_r[16]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_11 
       (.I0(\count_r_reg_n_0_[22] ),
        .I1(start),
        .I2(Q[22]),
        .O(\count_r[16]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_12 
       (.I0(\count_r_reg_n_0_[21] ),
        .I1(start),
        .I2(Q[21]),
        .O(\count_r[16]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_13 
       (.I0(\count_r_reg_n_0_[20] ),
        .I1(start),
        .I2(Q[20]),
        .O(\count_r[16]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_14 
       (.I0(\count_r_reg_n_0_[19] ),
        .I1(start),
        .I2(Q[19]),
        .O(\count_r[16]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_15 
       (.I0(\count_r_reg_n_0_[18] ),
        .I1(start),
        .I2(Q[18]),
        .O(\count_r[16]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_16 
       (.I0(\count_r_reg_n_0_[17] ),
        .I1(start),
        .I2(Q[17]),
        .O(\count_r[16]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[16]_i_17 
       (.I0(\count_r_reg_n_0_[16] ),
        .I1(start),
        .I2(Q[16]),
        .O(\count_r[16]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_2 
       (.I0(start),
        .O(\count_r[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_3 
       (.I0(start),
        .O(\count_r[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_4 
       (.I0(start),
        .O(\count_r[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_5 
       (.I0(start),
        .O(\count_r[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_6 
       (.I0(start),
        .O(\count_r[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_7 
       (.I0(start),
        .O(\count_r[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_8 
       (.I0(start),
        .O(\count_r[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[16]_i_9 
       (.I0(start),
        .O(\count_r[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_10 
       (.I0(\count_r_reg_n_0_[31] ),
        .I1(start),
        .I2(Q[31]),
        .O(\count_r[24]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_11 
       (.I0(\count_r_reg_n_0_[30] ),
        .I1(start),
        .I2(Q[30]),
        .O(\count_r[24]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_12 
       (.I0(\count_r_reg_n_0_[29] ),
        .I1(start),
        .I2(Q[29]),
        .O(\count_r[24]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_13 
       (.I0(\count_r_reg_n_0_[28] ),
        .I1(start),
        .I2(Q[28]),
        .O(\count_r[24]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_14 
       (.I0(\count_r_reg_n_0_[27] ),
        .I1(start),
        .I2(Q[27]),
        .O(\count_r[24]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_15 
       (.I0(\count_r_reg_n_0_[26] ),
        .I1(start),
        .I2(Q[26]),
        .O(\count_r[24]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_16 
       (.I0(\count_r_reg_n_0_[25] ),
        .I1(start),
        .I2(Q[25]),
        .O(\count_r[24]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[24]_i_17 
       (.I0(\count_r_reg_n_0_[24] ),
        .I1(start),
        .I2(Q[24]),
        .O(\count_r[24]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_2 
       (.I0(start),
        .O(\count_r[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_3 
       (.I0(start),
        .O(\count_r[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_4 
       (.I0(start),
        .O(\count_r[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_5 
       (.I0(start),
        .O(\count_r[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_6 
       (.I0(start),
        .O(\count_r[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_7 
       (.I0(start),
        .O(\count_r[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_8 
       (.I0(start),
        .O(\count_r[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[24]_i_9 
       (.I0(start),
        .O(\count_r[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_10 
       (.I0(\count_r_reg_n_0_[39] ),
        .I1(start),
        .I2(Q[39]),
        .O(\count_r[32]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_11 
       (.I0(\count_r_reg_n_0_[38] ),
        .I1(start),
        .I2(Q[38]),
        .O(\count_r[32]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_12 
       (.I0(\count_r_reg_n_0_[37] ),
        .I1(start),
        .I2(Q[37]),
        .O(\count_r[32]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_13 
       (.I0(\count_r_reg_n_0_[36] ),
        .I1(start),
        .I2(Q[36]),
        .O(\count_r[32]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_14 
       (.I0(\count_r_reg_n_0_[35] ),
        .I1(start),
        .I2(Q[35]),
        .O(\count_r[32]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_15 
       (.I0(\count_r_reg_n_0_[34] ),
        .I1(start),
        .I2(Q[34]),
        .O(\count_r[32]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_16 
       (.I0(\count_r_reg_n_0_[33] ),
        .I1(start),
        .I2(Q[33]),
        .O(\count_r[32]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[32]_i_17 
       (.I0(\count_r_reg_n_0_[32] ),
        .I1(start),
        .I2(Q[32]),
        .O(\count_r[32]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_2 
       (.I0(start),
        .O(\count_r[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_3 
       (.I0(start),
        .O(\count_r[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_4 
       (.I0(start),
        .O(\count_r[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_5 
       (.I0(start),
        .O(\count_r[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_6 
       (.I0(start),
        .O(\count_r[32]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_7 
       (.I0(start),
        .O(\count_r[32]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_8 
       (.I0(start),
        .O(\count_r[32]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[32]_i_9 
       (.I0(start),
        .O(\count_r[32]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_10 
       (.I0(\count_r_reg_n_0_[47] ),
        .I1(start),
        .I2(Q[47]),
        .O(\count_r[40]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_11 
       (.I0(\count_r_reg_n_0_[46] ),
        .I1(start),
        .I2(Q[46]),
        .O(\count_r[40]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_12 
       (.I0(\count_r_reg_n_0_[45] ),
        .I1(start),
        .I2(Q[45]),
        .O(\count_r[40]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_13 
       (.I0(\count_r_reg_n_0_[44] ),
        .I1(start),
        .I2(Q[44]),
        .O(\count_r[40]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_14 
       (.I0(\count_r_reg_n_0_[43] ),
        .I1(start),
        .I2(Q[43]),
        .O(\count_r[40]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_15 
       (.I0(\count_r_reg_n_0_[42] ),
        .I1(start),
        .I2(Q[42]),
        .O(\count_r[40]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_16 
       (.I0(\count_r_reg_n_0_[41] ),
        .I1(start),
        .I2(Q[41]),
        .O(\count_r[40]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[40]_i_17 
       (.I0(\count_r_reg_n_0_[40] ),
        .I1(start),
        .I2(Q[40]),
        .O(\count_r[40]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_2 
       (.I0(start),
        .O(\count_r[40]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_3 
       (.I0(start),
        .O(\count_r[40]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_4 
       (.I0(start),
        .O(\count_r[40]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_5 
       (.I0(start),
        .O(\count_r[40]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_6 
       (.I0(start),
        .O(\count_r[40]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_7 
       (.I0(start),
        .O(\count_r[40]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_8 
       (.I0(start),
        .O(\count_r[40]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[40]_i_9 
       (.I0(start),
        .O(\count_r[40]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_10 
       (.I0(\count_r_reg_n_0_[48] ),
        .I1(start),
        .I2(Q[48]),
        .O(\count_r[48]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_2 
       (.I0(start),
        .O(\count_r[48]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_3 
       (.I0(start),
        .O(\count_r[48]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_4 
       (.I0(start),
        .O(\count_r[48]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[48]_i_5 
       (.I0(start),
        .O(\count_r[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \count_r[48]_i_6 
       (.I0(\count_r_reg_n_0_[52] ),
        .I1(Q[52]),
        .I2(start),
        .O(\count_r[48]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_7 
       (.I0(\count_r_reg_n_0_[51] ),
        .I1(start),
        .I2(Q[51]),
        .O(\count_r[48]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_8 
       (.I0(\count_r_reg_n_0_[50] ),
        .I1(start),
        .I2(Q[50]),
        .O(\count_r[48]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[48]_i_9 
       (.I0(\count_r_reg_n_0_[49] ),
        .I1(start),
        .I2(Q[49]),
        .O(\count_r[48]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_10 
       (.I0(\count_r_reg_n_0_[15] ),
        .I1(start),
        .I2(Q[15]),
        .O(\count_r[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_11 
       (.I0(\count_r_reg_n_0_[14] ),
        .I1(start),
        .I2(Q[14]),
        .O(\count_r[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_12 
       (.I0(\count_r_reg_n_0_[13] ),
        .I1(start),
        .I2(Q[13]),
        .O(\count_r[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_13 
       (.I0(\count_r_reg_n_0_[12] ),
        .I1(start),
        .I2(Q[12]),
        .O(\count_r[8]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_14 
       (.I0(\count_r_reg_n_0_[11] ),
        .I1(start),
        .I2(Q[11]),
        .O(\count_r[8]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_15 
       (.I0(\count_r_reg_n_0_[10] ),
        .I1(start),
        .I2(Q[10]),
        .O(\count_r[8]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_16 
       (.I0(\count_r_reg_n_0_[9] ),
        .I1(start),
        .I2(Q[9]),
        .O(\count_r[8]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \count_r[8]_i_17 
       (.I0(\count_r_reg_n_0_[8] ),
        .I1(start),
        .I2(Q[8]),
        .O(\count_r[8]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_2 
       (.I0(start),
        .O(\count_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_3 
       (.I0(start),
        .O(\count_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_4 
       (.I0(start),
        .O(\count_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_5 
       (.I0(start),
        .O(\count_r[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_6 
       (.I0(start),
        .O(\count_r[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_7 
       (.I0(start),
        .O(\count_r[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_8 
       (.I0(start),
        .O(\count_r[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[8]_i_9 
       (.I0(start),
        .O(\count_r[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1_n_15 ),
        .Q(\count_r_reg_n_0_[0] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[0]_i_1 
       (.CI(\count_r[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[0]_i_1_n_0 ,\count_r_reg[0]_i_1_n_1 ,\count_r_reg[0]_i_1_n_2 ,\count_r_reg[0]_i_1_n_3 ,\count_r_reg[0]_i_1_n_4 ,\count_r_reg[0]_i_1_n_5 ,\count_r_reg[0]_i_1_n_6 ,\count_r_reg[0]_i_1_n_7 }),
        .DI({\count_r[0]_i_3__0_n_0 ,\count_r[0]_i_4_n_0 ,\count_r[0]_i_5_n_0 ,\count_r[0]_i_6_n_0 ,\count_r[0]_i_7_n_0 ,\count_r[0]_i_8_n_0 ,\count_r[0]_i_9_n_0 ,1'b0}),
        .O({\count_r_reg[0]_i_1_n_8 ,\count_r_reg[0]_i_1_n_9 ,\count_r_reg[0]_i_1_n_10 ,\count_r_reg[0]_i_1_n_11 ,\count_r_reg[0]_i_1_n_12 ,\count_r_reg[0]_i_1_n_13 ,\count_r_reg[0]_i_1_n_14 ,\count_r_reg[0]_i_1_n_15 }),
        .S({\count_r[0]_i_10__0_n_0 ,\count_r[0]_i_11_n_0 ,\count_r[0]_i_12_n_0 ,\count_r[0]_i_13_n_0 ,\count_r[0]_i_14_n_0 ,\count_r[0]_i_15_n_0 ,\count_r[0]_i_16__0_n_0 ,\count_r[0]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[10] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1_n_13 ),
        .Q(\count_r_reg_n_0_[10] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[11] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1_n_12 ),
        .Q(\count_r_reg_n_0_[11] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[12] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1_n_11 ),
        .Q(\count_r_reg_n_0_[12] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[13] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1_n_10 ),
        .Q(\count_r_reg_n_0_[13] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[14] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1_n_9 ),
        .Q(\count_r_reg_n_0_[14] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[15] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1_n_8 ),
        .Q(\count_r_reg_n_0_[15] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[16] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1_n_15 ),
        .Q(\count_r_reg_n_0_[16] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[16]_i_1 
       (.CI(\count_r_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[16]_i_1_n_0 ,\count_r_reg[16]_i_1_n_1 ,\count_r_reg[16]_i_1_n_2 ,\count_r_reg[16]_i_1_n_3 ,\count_r_reg[16]_i_1_n_4 ,\count_r_reg[16]_i_1_n_5 ,\count_r_reg[16]_i_1_n_6 ,\count_r_reg[16]_i_1_n_7 }),
        .DI({\count_r[16]_i_2_n_0 ,\count_r[16]_i_3_n_0 ,\count_r[16]_i_4_n_0 ,\count_r[16]_i_5_n_0 ,\count_r[16]_i_6_n_0 ,\count_r[16]_i_7_n_0 ,\count_r[16]_i_8_n_0 ,\count_r[16]_i_9_n_0 }),
        .O({\count_r_reg[16]_i_1_n_8 ,\count_r_reg[16]_i_1_n_9 ,\count_r_reg[16]_i_1_n_10 ,\count_r_reg[16]_i_1_n_11 ,\count_r_reg[16]_i_1_n_12 ,\count_r_reg[16]_i_1_n_13 ,\count_r_reg[16]_i_1_n_14 ,\count_r_reg[16]_i_1_n_15 }),
        .S({\count_r[16]_i_10_n_0 ,\count_r[16]_i_11_n_0 ,\count_r[16]_i_12_n_0 ,\count_r[16]_i_13_n_0 ,\count_r[16]_i_14_n_0 ,\count_r[16]_i_15_n_0 ,\count_r[16]_i_16_n_0 ,\count_r[16]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[17] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1_n_14 ),
        .Q(\count_r_reg_n_0_[17] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[18] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1_n_13 ),
        .Q(\count_r_reg_n_0_[18] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[19] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1_n_12 ),
        .Q(\count_r_reg_n_0_[19] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1_n_14 ),
        .Q(\count_r_reg_n_0_[1] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[20] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1_n_11 ),
        .Q(\count_r_reg_n_0_[20] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[21] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1_n_10 ),
        .Q(\count_r_reg_n_0_[21] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[22] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1_n_9 ),
        .Q(\count_r_reg_n_0_[22] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[23] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[16]_i_1_n_8 ),
        .Q(\count_r_reg_n_0_[23] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[24] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1_n_15 ),
        .Q(\count_r_reg_n_0_[24] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[24]_i_1 
       (.CI(\count_r_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[24]_i_1_n_0 ,\count_r_reg[24]_i_1_n_1 ,\count_r_reg[24]_i_1_n_2 ,\count_r_reg[24]_i_1_n_3 ,\count_r_reg[24]_i_1_n_4 ,\count_r_reg[24]_i_1_n_5 ,\count_r_reg[24]_i_1_n_6 ,\count_r_reg[24]_i_1_n_7 }),
        .DI({\count_r[24]_i_2_n_0 ,\count_r[24]_i_3_n_0 ,\count_r[24]_i_4_n_0 ,\count_r[24]_i_5_n_0 ,\count_r[24]_i_6_n_0 ,\count_r[24]_i_7_n_0 ,\count_r[24]_i_8_n_0 ,\count_r[24]_i_9_n_0 }),
        .O({\count_r_reg[24]_i_1_n_8 ,\count_r_reg[24]_i_1_n_9 ,\count_r_reg[24]_i_1_n_10 ,\count_r_reg[24]_i_1_n_11 ,\count_r_reg[24]_i_1_n_12 ,\count_r_reg[24]_i_1_n_13 ,\count_r_reg[24]_i_1_n_14 ,\count_r_reg[24]_i_1_n_15 }),
        .S({\count_r[24]_i_10_n_0 ,\count_r[24]_i_11_n_0 ,\count_r[24]_i_12_n_0 ,\count_r[24]_i_13_n_0 ,\count_r[24]_i_14_n_0 ,\count_r[24]_i_15_n_0 ,\count_r[24]_i_16_n_0 ,\count_r[24]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[25] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1_n_14 ),
        .Q(\count_r_reg_n_0_[25] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[26] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1_n_13 ),
        .Q(\count_r_reg_n_0_[26] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[27] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1_n_12 ),
        .Q(\count_r_reg_n_0_[27] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[28] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1_n_11 ),
        .Q(\count_r_reg_n_0_[28] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[29] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1_n_10 ),
        .Q(\count_r_reg_n_0_[29] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1_n_13 ),
        .Q(\count_r_reg_n_0_[2] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[30] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1_n_9 ),
        .Q(\count_r_reg_n_0_[30] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[31] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[24]_i_1_n_8 ),
        .Q(\count_r_reg_n_0_[31] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[32] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1_n_15 ),
        .Q(\count_r_reg_n_0_[32] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[32]_i_1 
       (.CI(\count_r_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[32]_i_1_n_0 ,\count_r_reg[32]_i_1_n_1 ,\count_r_reg[32]_i_1_n_2 ,\count_r_reg[32]_i_1_n_3 ,\count_r_reg[32]_i_1_n_4 ,\count_r_reg[32]_i_1_n_5 ,\count_r_reg[32]_i_1_n_6 ,\count_r_reg[32]_i_1_n_7 }),
        .DI({\count_r[32]_i_2_n_0 ,\count_r[32]_i_3_n_0 ,\count_r[32]_i_4_n_0 ,\count_r[32]_i_5_n_0 ,\count_r[32]_i_6_n_0 ,\count_r[32]_i_7_n_0 ,\count_r[32]_i_8_n_0 ,\count_r[32]_i_9_n_0 }),
        .O({\count_r_reg[32]_i_1_n_8 ,\count_r_reg[32]_i_1_n_9 ,\count_r_reg[32]_i_1_n_10 ,\count_r_reg[32]_i_1_n_11 ,\count_r_reg[32]_i_1_n_12 ,\count_r_reg[32]_i_1_n_13 ,\count_r_reg[32]_i_1_n_14 ,\count_r_reg[32]_i_1_n_15 }),
        .S({\count_r[32]_i_10_n_0 ,\count_r[32]_i_11_n_0 ,\count_r[32]_i_12_n_0 ,\count_r[32]_i_13_n_0 ,\count_r[32]_i_14_n_0 ,\count_r[32]_i_15_n_0 ,\count_r[32]_i_16_n_0 ,\count_r[32]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[33] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1_n_14 ),
        .Q(\count_r_reg_n_0_[33] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[34] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1_n_13 ),
        .Q(\count_r_reg_n_0_[34] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[35] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1_n_12 ),
        .Q(\count_r_reg_n_0_[35] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[36] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1_n_11 ),
        .Q(\count_r_reg_n_0_[36] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[37] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1_n_10 ),
        .Q(\count_r_reg_n_0_[37] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[38] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1_n_9 ),
        .Q(\count_r_reg_n_0_[38] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[39] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[32]_i_1_n_8 ),
        .Q(\count_r_reg_n_0_[39] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1_n_12 ),
        .Q(\count_r_reg_n_0_[3] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[40] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1_n_15 ),
        .Q(\count_r_reg_n_0_[40] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[40]_i_1 
       (.CI(\count_r_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[40]_i_1_n_0 ,\count_r_reg[40]_i_1_n_1 ,\count_r_reg[40]_i_1_n_2 ,\count_r_reg[40]_i_1_n_3 ,\count_r_reg[40]_i_1_n_4 ,\count_r_reg[40]_i_1_n_5 ,\count_r_reg[40]_i_1_n_6 ,\count_r_reg[40]_i_1_n_7 }),
        .DI({\count_r[40]_i_2_n_0 ,\count_r[40]_i_3_n_0 ,\count_r[40]_i_4_n_0 ,\count_r[40]_i_5_n_0 ,\count_r[40]_i_6_n_0 ,\count_r[40]_i_7_n_0 ,\count_r[40]_i_8_n_0 ,\count_r[40]_i_9_n_0 }),
        .O({\count_r_reg[40]_i_1_n_8 ,\count_r_reg[40]_i_1_n_9 ,\count_r_reg[40]_i_1_n_10 ,\count_r_reg[40]_i_1_n_11 ,\count_r_reg[40]_i_1_n_12 ,\count_r_reg[40]_i_1_n_13 ,\count_r_reg[40]_i_1_n_14 ,\count_r_reg[40]_i_1_n_15 }),
        .S({\count_r[40]_i_10_n_0 ,\count_r[40]_i_11_n_0 ,\count_r[40]_i_12_n_0 ,\count_r[40]_i_13_n_0 ,\count_r[40]_i_14_n_0 ,\count_r[40]_i_15_n_0 ,\count_r[40]_i_16_n_0 ,\count_r[40]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[41] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1_n_14 ),
        .Q(\count_r_reg_n_0_[41] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[42] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1_n_13 ),
        .Q(\count_r_reg_n_0_[42] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[43] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1_n_12 ),
        .Q(\count_r_reg_n_0_[43] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[44] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1_n_11 ),
        .Q(\count_r_reg_n_0_[44] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[45] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1_n_10 ),
        .Q(\count_r_reg_n_0_[45] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[46] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1_n_9 ),
        .Q(\count_r_reg_n_0_[46] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[47] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[40]_i_1_n_8 ),
        .Q(\count_r_reg_n_0_[47] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[48] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1_n_15 ),
        .Q(\count_r_reg_n_0_[48] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[48]_i_1 
       (.CI(\count_r_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_r_reg[48]_i_1_CO_UNCONNECTED [7:4],\count_r_reg[48]_i_1_n_4 ,\count_r_reg[48]_i_1_n_5 ,\count_r_reg[48]_i_1_n_6 ,\count_r_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\count_r[48]_i_2_n_0 ,\count_r[48]_i_3_n_0 ,\count_r[48]_i_4_n_0 ,\count_r[48]_i_5_n_0 }),
        .O({\NLW_count_r_reg[48]_i_1_O_UNCONNECTED [7:5],\count_r_reg[48]_i_1_n_11 ,\count_r_reg[48]_i_1_n_12 ,\count_r_reg[48]_i_1_n_13 ,\count_r_reg[48]_i_1_n_14 ,\count_r_reg[48]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\count_r[48]_i_6_n_0 ,\count_r[48]_i_7_n_0 ,\count_r[48]_i_8_n_0 ,\count_r[48]_i_9_n_0 ,\count_r[48]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[49] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1_n_14 ),
        .Q(\count_r_reg_n_0_[49] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1_n_11 ),
        .Q(\count_r_reg_n_0_[4] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[50] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1_n_13 ),
        .Q(\count_r_reg_n_0_[50] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[51] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1_n_12 ),
        .Q(\count_r_reg_n_0_[51] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[52] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[48]_i_1_n_11 ),
        .Q(\count_r_reg_n_0_[52] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1_n_10 ),
        .Q(\count_r_reg_n_0_[5] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[6] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1_n_9 ),
        .Q(\count_r_reg_n_0_[6] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[7] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[0]_i_1_n_8 ),
        .Q(\count_r_reg_n_0_[7] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[8] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1_n_15 ),
        .Q(\count_r_reg_n_0_[8] ),
        .R(out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_r_reg[8]_i_1 
       (.CI(\count_r_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_r_reg[8]_i_1_n_0 ,\count_r_reg[8]_i_1_n_1 ,\count_r_reg[8]_i_1_n_2 ,\count_r_reg[8]_i_1_n_3 ,\count_r_reg[8]_i_1_n_4 ,\count_r_reg[8]_i_1_n_5 ,\count_r_reg[8]_i_1_n_6 ,\count_r_reg[8]_i_1_n_7 }),
        .DI({\count_r[8]_i_2_n_0 ,\count_r[8]_i_3_n_0 ,\count_r[8]_i_4_n_0 ,\count_r[8]_i_5_n_0 ,\count_r[8]_i_6_n_0 ,\count_r[8]_i_7_n_0 ,\count_r[8]_i_8_n_0 ,\count_r[8]_i_9_n_0 }),
        .O({\count_r_reg[8]_i_1_n_8 ,\count_r_reg[8]_i_1_n_9 ,\count_r_reg[8]_i_1_n_10 ,\count_r_reg[8]_i_1_n_11 ,\count_r_reg[8]_i_1_n_12 ,\count_r_reg[8]_i_1_n_13 ,\count_r_reg[8]_i_1_n_14 ,\count_r_reg[8]_i_1_n_15 }),
        .S({\count_r[8]_i_10_n_0 ,\count_r[8]_i_11_n_0 ,\count_r[8]_i_12_n_0 ,\count_r[8]_i_13_n_0 ,\count_r[8]_i_14_n_0 ,\count_r[8]_i_15_n_0 ,\count_r[8]_i_16_n_0 ,\count_r[8]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[9] 
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(\count_r_reg[8]_i_1_n_14 ),
        .Q(\count_r_reg_n_0_[9] ),
        .R(out));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_10
       (.I0(\count_r_reg_n_0_[3] ),
        .I1(\count_r_reg_n_0_[51] ),
        .I2(\count_r_reg_n_0_[7] ),
        .I3(\count_r_reg_n_0_[12] ),
        .I4(is_zero_r_i_16_n_0),
        .O(is_zero_r_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_11
       (.I0(\count_r_reg_n_0_[35] ),
        .I1(\count_r_reg_n_0_[45] ),
        .I2(\count_r_reg_n_0_[4] ),
        .I3(\count_r_reg_n_0_[16] ),
        .O(is_zero_r_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_12
       (.I0(\count_r_reg_n_0_[32] ),
        .I1(\count_r_reg_n_0_[50] ),
        .I2(\count_r_reg_n_0_[19] ),
        .I3(\count_r_reg_n_0_[24] ),
        .O(is_zero_r_i_12_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_13
       (.I0(\count_r_reg_n_0_[49] ),
        .I1(\count_r_reg_n_0_[9] ),
        .I2(\count_r_reg_n_0_[17] ),
        .I3(\count_r_reg_n_0_[20] ),
        .O(is_zero_r_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_14
       (.I0(\count_r_reg_n_0_[34] ),
        .I1(\count_r_reg_n_0_[15] ),
        .I2(\count_r_reg_n_0_[8] ),
        .I3(\count_r_reg_n_0_[43] ),
        .O(is_zero_r_i_14_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    is_zero_r_i_15
       (.I0(\count_r_reg_n_0_[11] ),
        .I1(\count_r_reg_n_0_[6] ),
        .I2(\count_r_reg_n_0_[0] ),
        .I3(\count_r_reg_n_0_[44] ),
        .O(is_zero_r_i_15_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_16
       (.I0(\count_r_reg_n_0_[21] ),
        .I1(\count_r_reg_n_0_[42] ),
        .I2(\count_r_reg_n_0_[39] ),
        .I3(\count_r_reg_n_0_[46] ),
        .O(is_zero_r_i_16_n_0));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    is_zero_r_i_1__0
       (.I0(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I1(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I4(is_zero_r_i_2_n_0),
        .I5(is_zero_r_i_3__0_n_0),
        .O(is_zero_r_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_2
       (.I0(is_zero_r_i_4_n_0),
        .I1(is_zero_r_i_5_n_0),
        .I2(is_zero_r_i_6_n_0),
        .I3(is_zero_r_i_7_n_0),
        .O(is_zero_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    is_zero_r_i_3__0
       (.I0(start),
        .I1(\count_r_reg_n_0_[52] ),
        .I2(is_zero_r_reg_0),
        .I3(is_zero_r_i_8_n_0),
        .I4(is_zero_r_i_9_n_0),
        .I5(is_zero_r_i_10_n_0),
        .O(is_zero_r_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_4
       (.I0(\count_r_reg_n_0_[26] ),
        .I1(\count_r_reg_n_0_[38] ),
        .I2(\count_r_reg_n_0_[36] ),
        .I3(\count_r_reg_n_0_[10] ),
        .I4(is_zero_r_i_11_n_0),
        .O(is_zero_r_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_5
       (.I0(\count_r_reg_n_0_[23] ),
        .I1(\count_r_reg_n_0_[18] ),
        .I2(\count_r_reg_n_0_[14] ),
        .I3(\count_r_reg_n_0_[2] ),
        .I4(is_zero_r_i_12_n_0),
        .O(is_zero_r_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_6
       (.I0(\count_r_reg_n_0_[47] ),
        .I1(\count_r_reg_n_0_[30] ),
        .I2(\count_r_reg_n_0_[28] ),
        .I3(\count_r_reg_n_0_[29] ),
        .I4(is_zero_r_i_13_n_0),
        .O(is_zero_r_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_7
       (.I0(\count_r_reg_n_0_[25] ),
        .I1(\count_r_reg_n_0_[48] ),
        .I2(\count_r_reg_n_0_[1] ),
        .I3(\count_r_reg_n_0_[13] ),
        .I4(is_zero_r_i_14_n_0),
        .O(is_zero_r_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    is_zero_r_i_8
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(\count_r_reg_n_0_[41] ),
        .I2(\count_r_reg_n_0_[31] ),
        .I3(\count_r_reg_n_0_[27] ),
        .O(is_zero_r_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    is_zero_r_i_9
       (.I0(\count_r_reg_n_0_[22] ),
        .I1(\count_r_reg_n_0_[40] ),
        .I2(\count_r_reg_n_0_[37] ),
        .I3(\count_r_reg_n_0_[33] ),
        .I4(is_zero_r_i_15_n_0),
        .O(is_zero_r_i_9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    is_zero_r_reg
       (.C(ap_clk),
        .CE(is_zero_r),
        .D(is_zero_r_i_1__0_n_0),
        .Q(ar_final_transaction),
        .S(out));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEF)) 
    \m00_axi_arlen[0]_INST_0 
       (.I0(\m00_axi_arlen[7] [0]),
        .I1(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I4(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I5(ar_final_transaction),
        .O(m00_axi_arlen[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEF)) 
    \m00_axi_arlen[1]_INST_0 
       (.I0(\m00_axi_arlen[7] [1]),
        .I1(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I4(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I5(ar_final_transaction),
        .O(m00_axi_arlen[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEF)) 
    \m00_axi_arlen[2]_INST_0 
       (.I0(\m00_axi_arlen[7] [2]),
        .I1(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I4(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I5(ar_final_transaction),
        .O(m00_axi_arlen[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEF)) 
    \m00_axi_arlen[3]_INST_0 
       (.I0(\m00_axi_arlen[7] [3]),
        .I1(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I4(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I5(ar_final_transaction),
        .O(m00_axi_arlen[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEF)) 
    \m00_axi_arlen[4]_INST_0 
       (.I0(\m00_axi_arlen[7] [4]),
        .I1(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I4(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I5(ar_final_transaction),
        .O(m00_axi_arlen[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEF)) 
    \m00_axi_arlen[5]_INST_0 
       (.I0(\m00_axi_arlen[7] [5]),
        .I1(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I4(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I5(ar_final_transaction),
        .O(m00_axi_arlen[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEF)) 
    \m00_axi_arlen[6]_INST_0 
       (.I0(\m00_axi_arlen[7] [6]),
        .I1(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I4(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I5(ar_final_transaction),
        .O(m00_axi_arlen[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEF)) 
    \m00_axi_arlen[7]_INST_0 
       (.I0(\m00_axi_arlen[7] [7]),
        .I1(\m00_axi_arlen[7]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_arlen[7]_INST_0_i_2_n_0 ),
        .I3(\m00_axi_arlen[7]_INST_0_i_3_n_0 ),
        .I4(\m00_axi_arlen[7]_INST_0_i_4_n_0 ),
        .I5(ar_final_transaction),
        .O(m00_axi_arlen[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_1 
       (.I0(\m00_axi_arlen[7]_INST_0_i_5_n_0 ),
        .I1(Q[2]),
        .I2(Q[10]),
        .I3(Q[12]),
        .I4(Q[45]),
        .I5(\m00_axi_arlen[7]_INST_0_i_6_n_0 ),
        .O(\m00_axi_arlen[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_10 
       (.I0(Q[44]),
        .I1(Q[47]),
        .I2(Q[37]),
        .I3(Q[52]),
        .I4(\m00_axi_arlen[7]_INST_0_i_13_n_0 ),
        .O(\m00_axi_arlen[7]_INST_0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_11 
       (.I0(Q[11]),
        .I1(Q[51]),
        .I2(Q[14]),
        .I3(Q[9]),
        .O(\m00_axi_arlen[7]_INST_0_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_12 
       (.I0(Q[31]),
        .I1(Q[46]),
        .I2(Q[33]),
        .I3(Q[6]),
        .O(\m00_axi_arlen[7]_INST_0_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_13 
       (.I0(Q[7]),
        .I1(Q[17]),
        .I2(Q[23]),
        .I3(Q[8]),
        .O(\m00_axi_arlen[7]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \m00_axi_arlen[7]_INST_0_i_2 
       (.I0(Q[16]),
        .I1(start),
        .I2(Q[26]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[22]),
        .O(\m00_axi_arlen[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_3 
       (.I0(\m00_axi_arlen[7]_INST_0_i_7_n_0 ),
        .I1(Q[41]),
        .I2(Q[38]),
        .I3(Q[50]),
        .I4(Q[36]),
        .I5(\m00_axi_arlen[7]_INST_0_i_8_n_0 ),
        .O(\m00_axi_arlen[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_4 
       (.I0(\m00_axi_arlen[7]_INST_0_i_9_n_0 ),
        .I1(Q[1]),
        .I2(Q[30]),
        .I3(Q[13]),
        .I4(Q[28]),
        .I5(\m00_axi_arlen[7]_INST_0_i_10_n_0 ),
        .O(\m00_axi_arlen[7]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_5 
       (.I0(Q[21]),
        .I1(Q[29]),
        .I2(Q[40]),
        .I3(Q[27]),
        .O(\m00_axi_arlen[7]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_6 
       (.I0(Q[18]),
        .I1(Q[32]),
        .I2(Q[19]),
        .I3(Q[3]),
        .I4(\m00_axi_arlen[7]_INST_0_i_11_n_0 ),
        .O(\m00_axi_arlen[7]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_7 
       (.I0(Q[42]),
        .I1(Q[0]),
        .I2(Q[43]),
        .I3(Q[48]),
        .O(\m00_axi_arlen[7]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_8 
       (.I0(Q[15]),
        .I1(Q[34]),
        .I2(Q[20]),
        .I3(Q[39]),
        .I4(\m00_axi_arlen[7]_INST_0_i_12_n_0 ),
        .O(\m00_axi_arlen[7]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_arlen[7]_INST_0_i_9 
       (.I0(Q[49]),
        .I1(Q[35]),
        .I2(Q[25]),
        .I3(Q[24]),
        .O(\m00_axi_arlen[7]_INST_0_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "cceip_kernel_example_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter__parameterized0
   (stall_aw,
    out,
    ap_clk,
    is_zero_r_reg_0,
    m00_axi_awready,
    m00_axi_bvalid,
    \count_r_reg[3]_0 );
  output stall_aw;
  input out;
  input ap_clk;
  input is_zero_r_reg_0;
  input m00_axi_awready;
  input m00_axi_bvalid;
  input \count_r_reg[3]_0 ;

  wire ap_clk;
  wire \count_r[0]_i_1__3_n_0 ;
  wire \count_r[1]_i_1__1_n_0 ;
  wire \count_r[2]_i_1__1_n_0 ;
  wire \count_r[3]_i_1__1_n_0 ;
  wire \count_r[4]_i_1__1_n_0 ;
  wire \count_r[5]_i_1__1_n_0 ;
  wire \count_r[5]_i_2__0_n_0 ;
  wire \count_r[5]_i_3__0_n_0 ;
  wire \count_r_reg[3]_0 ;
  wire \count_r_reg_n_0_[0] ;
  wire \count_r_reg_n_0_[1] ;
  wire \count_r_reg_n_0_[2] ;
  wire \count_r_reg_n_0_[3] ;
  wire \count_r_reg_n_0_[4] ;
  wire \count_r_reg_n_0_[5] ;
  wire is_zero_r_i_1__4_n_0;
  wire is_zero_r_i_2__5_n_0;
  wire is_zero_r_i_3__5_n_0;
  wire is_zero_r_reg_0;
  wire m00_axi_awready;
  wire m00_axi_bvalid;
  wire out;
  wire stall_aw;

  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1__3 
       (.I0(\count_r_reg_n_0_[0] ),
        .O(\count_r[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \count_r[1]_i_1__1 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(m00_axi_awready),
        .I2(is_zero_r_reg_0),
        .I3(m00_axi_bvalid),
        .I4(\count_r_reg_n_0_[1] ),
        .O(\count_r[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FAAEA00805515)) 
    \count_r[2]_i_1__1 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(m00_axi_awready),
        .I2(is_zero_r_reg_0),
        .I3(m00_axi_bvalid),
        .I4(\count_r_reg_n_0_[1] ),
        .I5(\count_r_reg_n_0_[2] ),
        .O(\count_r[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FEEFE00801101)) 
    \count_r[3]_i_1__1 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(\count_r_reg_n_0_[1] ),
        .I2(\count_r_reg[3]_0 ),
        .I3(m00_axi_bvalid),
        .I4(\count_r_reg_n_0_[2] ),
        .I5(\count_r_reg_n_0_[3] ),
        .O(\count_r[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h9AA6)) 
    \count_r[4]_i_1__1 
       (.I0(\count_r_reg_n_0_[4] ),
        .I1(\count_r[5]_i_3__0_n_0 ),
        .I2(\count_r_reg_n_0_[2] ),
        .I3(\count_r_reg_n_0_[3] ),
        .O(\count_r[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count_r[5]_i_1__1 
       (.I0(m00_axi_bvalid),
        .I1(m00_axi_awready),
        .I2(is_zero_r_reg_0),
        .O(\count_r[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \count_r[5]_i_2__0 
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(\count_r_reg_n_0_[4] ),
        .I2(\count_r_reg_n_0_[3] ),
        .I3(\count_r_reg_n_0_[2] ),
        .I4(\count_r[5]_i_3__0_n_0 ),
        .O(\count_r[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAEFFF)) 
    \count_r[5]_i_3__0 
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(m00_axi_bvalid),
        .I2(is_zero_r_reg_0),
        .I3(m00_axi_awready),
        .I4(\count_r_reg_n_0_[1] ),
        .I5(\count_r_reg_n_0_[0] ),
        .O(\count_r[5]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__1_n_0 ),
        .D(\count_r[0]_i_1__3_n_0 ),
        .Q(\count_r_reg_n_0_[0] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__1_n_0 ),
        .D(\count_r[1]_i_1__1_n_0 ),
        .Q(\count_r_reg_n_0_[1] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__1_n_0 ),
        .D(\count_r[2]_i_1__1_n_0 ),
        .Q(\count_r_reg_n_0_[2] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__1_n_0 ),
        .D(\count_r[3]_i_1__1_n_0 ),
        .Q(\count_r_reg_n_0_[3] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__1_n_0 ),
        .D(\count_r[4]_i_1__1_n_0 ),
        .Q(\count_r_reg_n_0_[4] ),
        .R(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[5] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__1_n_0 ),
        .D(\count_r[5]_i_2__0_n_0 ),
        .Q(\count_r_reg_n_0_[5] ),
        .S(out));
  LUT6 #(
    .INIT(64'h8A88888888888888)) 
    is_zero_r_i_1__4
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(is_zero_r_i_2__5_n_0),
        .I2(is_zero_r_i_3__5_n_0),
        .I3(is_zero_r_reg_0),
        .I4(m00_axi_awready),
        .I5(\count_r_reg_n_0_[1] ),
        .O(is_zero_r_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    is_zero_r_i_2__5
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(\count_r_reg_n_0_[4] ),
        .I2(\count_r_reg_n_0_[1] ),
        .I3(m00_axi_bvalid),
        .I4(\count_r_reg_n_0_[3] ),
        .I5(\count_r_reg_n_0_[2] ),
        .O(is_zero_r_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    is_zero_r_i_3__5
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(\count_r_reg_n_0_[4] ),
        .I2(\count_r_reg_n_0_[2] ),
        .I3(\count_r_reg_n_0_[3] ),
        .O(is_zero_r_i_3__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_zero_r_reg
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__1_n_0 ),
        .D(is_zero_r_i_1__4_n_0),
        .Q(stall_aw),
        .R(out));
endmodule

(* ORIG_REF_NAME = "cceip_kernel_example_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter__parameterized0_4
   (\FSM_sequential_state_reg[2] ,
    arvalid_r_reg,
    m00_axi_arready_0,
    out,
    ap_clk,
    m00_axi_arready,
    arvalid_r_reg_0,
    dout,
    data_valid,
    full,
    Q,
    ar_idle);
  output \FSM_sequential_state_reg[2] ;
  output arvalid_r_reg;
  output m00_axi_arready_0;
  input out;
  input ap_clk;
  input m00_axi_arready;
  input arvalid_r_reg_0;
  input [0:0]dout;
  input data_valid;
  input full;
  input [3:0]Q;
  input ar_idle;

  wire \FSM_sequential_state_reg[2] ;
  wire [3:0]Q;
  wire ap_clk;
  wire ar_idle;
  wire arvalid_r_reg;
  wire arvalid_r_reg_0;
  wire \count_r[0]_i_1_n_0 ;
  wire \count_r[1]_i_1_n_0 ;
  wire \count_r[2]_i_1_n_0 ;
  wire \count_r[2]_i_2_n_0 ;
  wire \count_r[3]_i_1_n_0 ;
  wire \count_r[4]_i_1__0_n_0 ;
  wire \count_r[4]_i_2_n_0 ;
  wire \count_r[5]_i_1__2_n_0 ;
  wire \count_r[5]_i_2_n_0 ;
  wire \count_r[5]_i_5_n_0 ;
  wire \count_r[5]_i_6_n_0 ;
  wire \count_r_reg_n_0_[0] ;
  wire \count_r_reg_n_0_[1] ;
  wire \count_r_reg_n_0_[2] ;
  wire \count_r_reg_n_0_[3] ;
  wire \count_r_reg_n_0_[4] ;
  wire \count_r_reg_n_0_[5] ;
  wire data_valid;
  wire [0:0]dout;
  wire full;
  wire is_zero_r_i_1_n_0;
  wire is_zero_r_i_2__0_n_0;
  wire is_zero_r_i_3_n_0;
  wire m00_axi_arready;
  wire m00_axi_arready_0;
  wire out;
  wire stall_ar;

  LUT4 #(
    .INIT(16'h5053)) 
    arvalid_r_i_1
       (.I0(m00_axi_arready),
        .I1(ar_idle),
        .I2(arvalid_r_reg_0),
        .I3(stall_ar),
        .O(m00_axi_arready_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1 
       (.I0(\count_r_reg_n_0_[0] ),
        .O(\count_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAA95556A)) 
    \count_r[1]_i_1 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(m00_axi_arready),
        .I2(arvalid_r_reg_0),
        .I3(\count_r[2]_i_2_n_0 ),
        .I4(\count_r_reg_n_0_[1] ),
        .O(\count_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFD5AABF002A5540)) 
    \count_r[2]_i_1 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(m00_axi_arready),
        .I2(arvalid_r_reg_0),
        .I3(\count_r[2]_i_2_n_0 ),
        .I4(\count_r_reg_n_0_[1] ),
        .I5(\count_r_reg_n_0_[2] ),
        .O(\count_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \count_r[2]_i_2 
       (.I0(dout),
        .I1(data_valid),
        .I2(full),
        .I3(\count_r[5]_i_5_n_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\count_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \count_r[3]_i_1 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(\count_r_reg_n_0_[1] ),
        .I2(\count_r[4]_i_2_n_0 ),
        .I3(\count_r_reg_n_0_[2] ),
        .I4(\count_r_reg_n_0_[3] ),
        .O(\count_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \count_r[4]_i_1__0 
       (.I0(\count_r_reg_n_0_[4] ),
        .I1(\count_r_reg_n_0_[0] ),
        .I2(\count_r_reg_n_0_[1] ),
        .I3(\count_r[4]_i_2_n_0 ),
        .I4(\count_r_reg_n_0_[2] ),
        .I5(\count_r_reg_n_0_[3] ),
        .O(\count_r[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \count_r[4]_i_2 
       (.I0(arvalid_r_reg),
        .I1(\FSM_sequential_state_reg[2] ),
        .I2(\count_r[5]_i_5_n_0 ),
        .I3(full),
        .I4(data_valid),
        .I5(dout),
        .O(\count_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \count_r[5]_i_1__2 
       (.I0(arvalid_r_reg),
        .I1(\FSM_sequential_state_reg[2] ),
        .I2(\count_r[5]_i_5_n_0 ),
        .I3(full),
        .I4(data_valid),
        .I5(dout),
        .O(\count_r[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \count_r[5]_i_2 
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(\count_r_reg_n_0_[4] ),
        .I2(\count_r_reg_n_0_[3] ),
        .I3(\count_r_reg_n_0_[2] ),
        .I4(\count_r[5]_i_6_n_0 ),
        .O(\count_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_r[5]_i_3 
       (.I0(arvalid_r_reg_0),
        .I1(m00_axi_arready),
        .O(arvalid_r_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \count_r[5]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\FSM_sequential_state_reg[2] ));
  LUT2 #(
    .INIT(4'hB)) 
    \count_r[5]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA888AAAAAAAAFEEE)) 
    \count_r[5]_i_6 
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(\count_r[2]_i_2_n_0 ),
        .I2(arvalid_r_reg_0),
        .I3(m00_axi_arready),
        .I4(\count_r_reg_n_0_[1] ),
        .I5(\count_r_reg_n_0_[0] ),
        .O(\count_r[5]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__2_n_0 ),
        .D(\count_r[0]_i_1_n_0 ),
        .Q(\count_r_reg_n_0_[0] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__2_n_0 ),
        .D(\count_r[1]_i_1_n_0 ),
        .Q(\count_r_reg_n_0_[1] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__2_n_0 ),
        .D(\count_r[2]_i_1_n_0 ),
        .Q(\count_r_reg_n_0_[2] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__2_n_0 ),
        .D(\count_r[3]_i_1_n_0 ),
        .Q(\count_r_reg_n_0_[3] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__2_n_0 ),
        .D(\count_r[4]_i_1__0_n_0 ),
        .Q(\count_r_reg_n_0_[4] ),
        .R(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[5] 
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__2_n_0 ),
        .D(\count_r[5]_i_2_n_0 ),
        .Q(\count_r_reg_n_0_[5] ),
        .S(out));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    is_zero_r_i_1
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(is_zero_r_i_2__0_n_0),
        .I2(\count_r_reg_n_0_[3] ),
        .I3(\count_r_reg_n_0_[2] ),
        .I4(\count_r_reg_n_0_[1] ),
        .I5(is_zero_r_i_3_n_0),
        .O(is_zero_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    is_zero_r_i_2__0
       (.I0(m00_axi_arready),
        .I1(arvalid_r_reg_0),
        .I2(\count_r_reg_n_0_[5] ),
        .I3(\count_r_reg_n_0_[4] ),
        .O(is_zero_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    is_zero_r_i_3
       (.I0(\count_r[2]_i_2_n_0 ),
        .I1(\count_r_reg_n_0_[2] ),
        .I2(\count_r_reg_n_0_[3] ),
        .I3(\count_r_reg_n_0_[1] ),
        .I4(\count_r_reg_n_0_[4] ),
        .I5(\count_r_reg_n_0_[5] ),
        .O(is_zero_r_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    is_zero_r_reg
       (.C(ap_clk),
        .CE(\count_r[5]_i_1__2_n_0 ),
        .D(is_zero_r_i_1_n_0),
        .Q(stall_ar),
        .R(out));
endmodule

(* ORIG_REF_NAME = "cceip_kernel_example_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter__parameterized1
   (is_zero_r_reg_0,
    \count_r_reg[0]_0 ,
    m00_axi_wready_0,
    \total_len_r_reg[8] ,
    \total_len_r_reg[17] ,
    start_reg,
    wfirst_reg,
    start_reg_0,
    out,
    E,
    ap_clk,
    Q,
    \count_r_reg[1]_0 ,
    m00_axi_wready,
    w_running,
    data_valid,
    is_zero_r_i_3__1,
    is_zero_r_i_3__1_0,
    is_zero_r_i_7__0_0,
    is_zero_r_i_3__1_1,
    is_zero_r_i_3__1_2,
    start,
    w_final_transaction,
    wfirst,
    D);
  output is_zero_r_reg_0;
  output [0:0]\count_r_reg[0]_0 ;
  output m00_axi_wready_0;
  output \total_len_r_reg[8] ;
  output \total_len_r_reg[17] ;
  output start_reg;
  output wfirst_reg;
  output start_reg_0;
  input out;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input \count_r_reg[1]_0 ;
  input m00_axi_wready;
  input w_running;
  input data_valid;
  input is_zero_r_i_3__1;
  input is_zero_r_i_3__1_0;
  input [15:0]is_zero_r_i_7__0_0;
  input is_zero_r_i_3__1_1;
  input is_zero_r_i_3__1_2;
  input start;
  input w_final_transaction;
  input wfirst;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire \count_r[1]_i_1__0_n_0 ;
  wire \count_r[2]_i_1__0_n_0 ;
  wire \count_r[3]_i_1__0_n_0 ;
  wire \count_r[4]_i_1_n_0 ;
  wire \count_r[5]_i_1_n_0 ;
  wire \count_r[6]_i_1_n_0 ;
  wire \count_r[6]_i_2_n_0 ;
  wire \count_r[7]_i_1_n_0 ;
  wire \count_r[7]_i_2_n_0 ;
  wire [0:0]\count_r_reg[0]_0 ;
  wire \count_r_reg[1]_0 ;
  wire \count_r_reg_n_0_[1] ;
  wire \count_r_reg_n_0_[2] ;
  wire \count_r_reg_n_0_[3] ;
  wire \count_r_reg_n_0_[4] ;
  wire \count_r_reg_n_0_[5] ;
  wire \count_r_reg_n_0_[6] ;
  wire \count_r_reg_n_0_[7] ;
  wire data_valid;
  wire is_zero_r_i_12__0_n_0;
  wire is_zero_r_i_13__0_n_0;
  wire is_zero_r_i_14__0_n_0;
  wire is_zero_r_i_15__0_n_0;
  wire is_zero_r_i_16__0_n_0;
  wire is_zero_r_i_17_n_0;
  wire is_zero_r_i_2__1_n_0;
  wire is_zero_r_i_3__1;
  wire is_zero_r_i_3__1_0;
  wire is_zero_r_i_3__1_1;
  wire is_zero_r_i_3__1_2;
  wire is_zero_r_i_4__0_n_0;
  wire is_zero_r_i_5__0_n_0;
  wire is_zero_r_i_6__0_n_0;
  wire [15:0]is_zero_r_i_7__0_0;
  wire is_zero_r_reg_0;
  wire m00_axi_wready;
  wire m00_axi_wready_0;
  wire out;
  wire start;
  wire start_reg;
  wire start_reg_0;
  wire \total_len_r_reg[17] ;
  wire \total_len_r_reg[8] ;
  wire w_final_transaction;
  wire w_running;
  wire wfirst;
  wire wfirst_reg;

  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \count_r[0]_i_1__4 
       (.I0(start),
        .I1(is_zero_r_reg_0),
        .I2(data_valid),
        .I3(w_running),
        .I4(m00_axi_wready),
        .O(start_reg_0));
  LUT4 #(
    .INIT(16'hB88B)) 
    \count_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\count_r_reg[1]_0 ),
        .I2(\count_r_reg[0]_0 ),
        .I3(\count_r_reg_n_0_[1] ),
        .O(\count_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \count_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\count_r_reg[1]_0 ),
        .I2(\count_r_reg_n_0_[2] ),
        .I3(\count_r_reg_n_0_[1] ),
        .I4(\count_r_reg[0]_0 ),
        .O(\count_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \count_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_r_reg[1]_0 ),
        .I2(\count_r_reg_n_0_[3] ),
        .I3(\count_r_reg_n_0_[2] ),
        .I4(\count_r_reg_n_0_[1] ),
        .I5(\count_r_reg[0]_0 ),
        .O(\count_r[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \count_r[4]_i_1 
       (.I0(Q[4]),
        .I1(\count_r_reg[1]_0 ),
        .I2(\count_r_reg_n_0_[4] ),
        .I3(\count_r[6]_i_2_n_0 ),
        .O(\count_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \count_r[5]_i_1 
       (.I0(Q[5]),
        .I1(\count_r_reg[1]_0 ),
        .I2(\count_r_reg_n_0_[5] ),
        .I3(\count_r_reg_n_0_[4] ),
        .I4(\count_r[6]_i_2_n_0 ),
        .O(\count_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
    \count_r[6]_i_1 
       (.I0(Q[6]),
        .I1(\count_r_reg[1]_0 ),
        .I2(\count_r_reg_n_0_[6] ),
        .I3(\count_r_reg_n_0_[5] ),
        .I4(\count_r_reg_n_0_[4] ),
        .I5(\count_r[6]_i_2_n_0 ),
        .O(\count_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \count_r[6]_i_2 
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(\count_r_reg_n_0_[1] ),
        .I2(\count_r_reg[0]_0 ),
        .I3(\count_r_reg_n_0_[3] ),
        .O(\count_r[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \count_r[7]_i_1 
       (.I0(Q[7]),
        .I1(\count_r_reg[1]_0 ),
        .I2(\count_r_reg_n_0_[7] ),
        .I3(\count_r_reg_n_0_[6] ),
        .I4(\count_r[7]_i_2_n_0 ),
        .O(\count_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count_r[7]_i_2 
       (.I0(\count_r_reg_n_0_[3] ),
        .I1(\count_r_reg[0]_0 ),
        .I2(\count_r_reg_n_0_[1] ),
        .I3(\count_r_reg_n_0_[2] ),
        .I4(\count_r_reg_n_0_[4] ),
        .I5(\count_r_reg_n_0_[5] ),
        .O(\count_r[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(\count_r_reg[0]_0 ),
        .S(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\count_r[1]_i_1__0_n_0 ),
        .Q(\count_r_reg_n_0_[1] ),
        .S(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\count_r[2]_i_1__0_n_0 ),
        .Q(\count_r_reg_n_0_[2] ),
        .S(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\count_r[3]_i_1__0_n_0 ),
        .Q(\count_r_reg_n_0_[3] ),
        .S(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\count_r[4]_i_1_n_0 ),
        .Q(\count_r_reg_n_0_[4] ),
        .S(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\count_r[5]_i_1_n_0 ),
        .Q(\count_r_reg_n_0_[5] ),
        .S(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\count_r[6]_i_1_n_0 ),
        .Q(\count_r_reg_n_0_[6] ),
        .S(out));
  FDSE #(
    .INIT(1'b1)) 
    \count_r_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\count_r[7]_i_1_n_0 ),
        .Q(\count_r_reg_n_0_[7] ),
        .S(out));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hE)) 
    is_zero_r_i_12__0
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(\count_r_reg_n_0_[1] ),
        .O(is_zero_r_i_12__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_13__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(Q[3]),
        .O(is_zero_r_i_13__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_14__0
       (.I0(is_zero_r_i_7__0_0[14]),
        .I1(is_zero_r_i_7__0_0[2]),
        .I2(is_zero_r_i_7__0_0[12]),
        .I3(is_zero_r_i_7__0_0[5]),
        .O(is_zero_r_i_14__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_15__0
       (.I0(is_zero_r_i_7__0_0[0]),
        .I1(is_zero_r_i_7__0_0[11]),
        .I2(is_zero_r_i_7__0_0[15]),
        .I3(is_zero_r_i_7__0_0[10]),
        .O(is_zero_r_i_15__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_16__0
       (.I0(is_zero_r_i_7__0_0[7]),
        .I1(is_zero_r_i_7__0_0[8]),
        .I2(is_zero_r_i_7__0_0[1]),
        .I3(is_zero_r_i_7__0_0[9]),
        .O(is_zero_r_i_16__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_17
       (.I0(is_zero_r_i_7__0_0[6]),
        .I1(is_zero_r_i_7__0_0[3]),
        .I2(is_zero_r_i_7__0_0[13]),
        .I3(is_zero_r_i_7__0_0[4]),
        .O(is_zero_r_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000101000FF1010)) 
    is_zero_r_i_2__1
       (.I0(is_zero_r_i_4__0_n_0),
        .I1(is_zero_r_i_5__0_n_0),
        .I2(\count_r_reg[0]_0 ),
        .I3(is_zero_r_i_6__0_n_0),
        .I4(\count_r_reg[1]_0 ),
        .I5(Q[2]),
        .O(is_zero_r_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    is_zero_r_i_30
       (.I0(m00_axi_wready),
        .I1(w_running),
        .I2(data_valid),
        .I3(is_zero_r_reg_0),
        .O(m00_axi_wready_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    is_zero_r_i_4__0
       (.I0(data_valid),
        .I1(w_running),
        .I2(m00_axi_wready),
        .O(is_zero_r_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_5__0
       (.I0(\count_r_reg_n_0_[5] ),
        .I1(\count_r_reg_n_0_[4] ),
        .I2(\count_r_reg_n_0_[7] ),
        .I3(\count_r_reg_n_0_[6] ),
        .I4(\count_r_reg_n_0_[3] ),
        .I5(is_zero_r_i_12__0_n_0),
        .O(is_zero_r_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_6__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(is_zero_r_i_13__0_n_0),
        .O(is_zero_r_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_7__0
       (.I0(is_zero_r_i_3__1_1),
        .I1(is_zero_r_i_14__0_n_0),
        .I2(is_zero_r_i_3__1_2),
        .I3(is_zero_r_i_15__0_n_0),
        .O(\total_len_r_reg[17] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_zero_r_i_8__0
       (.I0(is_zero_r_i_3__1),
        .I1(is_zero_r_i_16__0_n_0),
        .I2(is_zero_r_i_3__1_0),
        .I3(is_zero_r_i_17_n_0),
        .O(\total_len_r_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    is_zero_r_reg
       (.C(ap_clk),
        .CE(E),
        .D(is_zero_r_i_2__1_n_0),
        .Q(is_zero_r_reg_0),
        .R(out));
  LUT6 #(
    .INIT(64'hBFFFAAAAFFFFAAAA)) 
    w_running_i_1
       (.I0(start),
        .I1(is_zero_r_reg_0),
        .I2(w_final_transaction),
        .I3(data_valid),
        .I4(w_running),
        .I5(m00_axi_wready),
        .O(start_reg));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    wfirst_i_1
       (.I0(wfirst),
        .I1(data_valid),
        .I2(w_running),
        .I3(m00_axi_wready),
        .I4(is_zero_r_reg_0),
        .O(wfirst_reg));
endmodule

(* ORIG_REF_NAME = "cceip_kernel_example_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel_example_counter__parameterized2
   (awvalid_r_reg,
    m00_axi_awready_0,
    out,
    ap_clk,
    awvalid_r_reg_0,
    m00_axi_awready,
    wfirst_pulse,
    stall_aw);
  output awvalid_r_reg;
  output m00_axi_awready_0;
  input out;
  input ap_clk;
  input awvalid_r_reg_0;
  input m00_axi_awready;
  input wfirst_pulse;
  input stall_aw;

  wire ap_clk;
  wire awvalid_r_reg;
  wire awvalid_r_reg_0;
  wire \count_r[0]_i_1__2_n_0 ;
  wire \count_r[1]_i_1__2_n_0 ;
  wire \count_r[2]_i_1__2_n_0 ;
  wire \count_r[3]_i_1__2_n_0 ;
  wire \count_r[4]_i_1__2_n_0 ;
  wire \count_r[5]_i_1__0_n_0 ;
  wire \count_r[6]_i_1__0_n_0 ;
  wire \count_r[6]_i_2__0_n_0 ;
  wire \count_r[7]_i_1__0_n_0 ;
  wire \count_r[7]_i_2__0_n_0 ;
  wire \count_r[7]_i_3_n_0 ;
  wire \count_r_reg_n_0_[0] ;
  wire \count_r_reg_n_0_[1] ;
  wire \count_r_reg_n_0_[2] ;
  wire \count_r_reg_n_0_[3] ;
  wire \count_r_reg_n_0_[4] ;
  wire \count_r_reg_n_0_[5] ;
  wire \count_r_reg_n_0_[6] ;
  wire \count_r_reg_n_0_[7] ;
  wire idle_aw;
  wire is_zero_r_i_1__5_n_0;
  wire is_zero_r_i_2__4_n_0;
  wire is_zero_r_i_3__4_n_0;
  wire is_zero_r_i_4__3_n_0;
  wire m00_axi_awready;
  wire m00_axi_awready_0;
  wire out;
  wire stall_aw;
  wire wfirst_pulse;

  LUT4 #(
    .INIT(16'h5053)) 
    awvalid_r_i_1
       (.I0(m00_axi_awready),
        .I1(idle_aw),
        .I2(awvalid_r_reg_0),
        .I3(stall_aw),
        .O(m00_axi_awready_0));
  LUT1 #(
    .INIT(2'h1)) 
    \count_r[0]_i_1__2 
       (.I0(\count_r_reg_n_0_[0] ),
        .O(\count_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hA6665999)) 
    \count_r[1]_i_1__2 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(wfirst_pulse),
        .I2(m00_axi_awready),
        .I3(awvalid_r_reg_0),
        .I4(\count_r_reg_n_0_[1] ),
        .O(\count_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF777AEEE08885111)) 
    \count_r[2]_i_1__2 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(wfirst_pulse),
        .I2(m00_axi_awready),
        .I3(awvalid_r_reg_0),
        .I4(\count_r_reg_n_0_[1] ),
        .I5(\count_r_reg_n_0_[2] ),
        .O(\count_r[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FEEFE00801101)) 
    \count_r[3]_i_1__2 
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(\count_r_reg_n_0_[1] ),
        .I2(wfirst_pulse),
        .I3(awvalid_r_reg),
        .I4(\count_r_reg_n_0_[2] ),
        .I5(\count_r_reg_n_0_[3] ),
        .O(\count_r[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_r[3]_i_2 
       (.I0(awvalid_r_reg_0),
        .I1(m00_axi_awready),
        .O(awvalid_r_reg));
  LUT4 #(
    .INIT(16'h9AA6)) 
    \count_r[4]_i_1__2 
       (.I0(\count_r_reg_n_0_[4] ),
        .I1(\count_r[6]_i_2__0_n_0 ),
        .I2(\count_r_reg_n_0_[2] ),
        .I3(\count_r_reg_n_0_[3] ),
        .O(\count_r[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \count_r[5]_i_1__0 
       (.I0(\count_r_reg_n_0_[3] ),
        .I1(\count_r_reg_n_0_[2] ),
        .I2(\count_r[6]_i_2__0_n_0 ),
        .I3(\count_r_reg_n_0_[4] ),
        .I4(\count_r_reg_n_0_[5] ),
        .O(\count_r[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAA9AA)) 
    \count_r[6]_i_1__0 
       (.I0(\count_r_reg_n_0_[6] ),
        .I1(\count_r_reg_n_0_[3] ),
        .I2(\count_r_reg_n_0_[2] ),
        .I3(\count_r[6]_i_2__0_n_0 ),
        .I4(\count_r_reg_n_0_[4] ),
        .I5(\count_r_reg_n_0_[5] ),
        .O(\count_r[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h80AAAAAAAAAAEAFF)) 
    \count_r[6]_i_2__0 
       (.I0(\count_r_reg_n_0_[2] ),
        .I1(awvalid_r_reg_0),
        .I2(m00_axi_awready),
        .I3(wfirst_pulse),
        .I4(\count_r_reg_n_0_[1] ),
        .I5(\count_r_reg_n_0_[0] ),
        .O(\count_r[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count_r[7]_i_1__0 
       (.I0(wfirst_pulse),
        .I1(m00_axi_awready),
        .I2(awvalid_r_reg_0),
        .O(\count_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \count_r[7]_i_2__0 
       (.I0(\count_r_reg_n_0_[7] ),
        .I1(\count_r_reg_n_0_[6] ),
        .I2(\count_r_reg_n_0_[5] ),
        .I3(\count_r_reg_n_0_[4] ),
        .I4(\count_r[7]_i_3_n_0 ),
        .O(\count_r[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hBF02)) 
    \count_r[7]_i_3 
       (.I0(\count_r[6]_i_2__0_n_0 ),
        .I1(\count_r_reg_n_0_[2] ),
        .I2(\count_r_reg_n_0_[3] ),
        .I3(\count_r_reg_n_0_[4] ),
        .O(\count_r[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[0] 
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(\count_r[0]_i_1__2_n_0 ),
        .Q(\count_r_reg_n_0_[0] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[1] 
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(\count_r[1]_i_1__2_n_0 ),
        .Q(\count_r_reg_n_0_[1] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[2] 
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(\count_r[2]_i_1__2_n_0 ),
        .Q(\count_r_reg_n_0_[2] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[3] 
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(\count_r[3]_i_1__2_n_0 ),
        .Q(\count_r_reg_n_0_[3] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[4] 
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(\count_r[4]_i_1__2_n_0 ),
        .Q(\count_r_reg_n_0_[4] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[5] 
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(\count_r[5]_i_1__0_n_0 ),
        .Q(\count_r_reg_n_0_[5] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[6] 
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(\count_r[6]_i_1__0_n_0 ),
        .Q(\count_r_reg_n_0_[6] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \count_r_reg[7] 
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(\count_r[7]_i_2__0_n_0 ),
        .Q(\count_r_reg_n_0_[7] ),
        .R(out));
  LUT6 #(
    .INIT(64'h00002000AAAAAAAA)) 
    is_zero_r_i_1__5
       (.I0(\count_r_reg_n_0_[0] ),
        .I1(\count_r_reg_n_0_[1] ),
        .I2(awvalid_r_reg_0),
        .I3(m00_axi_awready),
        .I4(is_zero_r_i_2__4_n_0),
        .I5(is_zero_r_i_3__4_n_0),
        .O(is_zero_r_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    is_zero_r_i_2__4
       (.I0(\count_r_reg_n_0_[7] ),
        .I1(\count_r_reg_n_0_[6] ),
        .I2(\count_r_reg_n_0_[5] ),
        .I3(\count_r_reg_n_0_[4] ),
        .I4(\count_r_reg_n_0_[3] ),
        .I5(\count_r_reg_n_0_[2] ),
        .O(is_zero_r_i_2__4_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    is_zero_r_i_3__4
       (.I0(wfirst_pulse),
        .I1(\count_r_reg_n_0_[1] ),
        .I2(\count_r_reg_n_0_[3] ),
        .I3(\count_r_reg_n_0_[2] ),
        .I4(is_zero_r_i_4__3_n_0),
        .O(is_zero_r_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    is_zero_r_i_4__3
       (.I0(\count_r_reg_n_0_[7] ),
        .I1(\count_r_reg_n_0_[6] ),
        .I2(\count_r_reg_n_0_[4] ),
        .I3(\count_r_reg_n_0_[5] ),
        .O(is_zero_r_i_4__3_n_0));
  FDSE #(
    .INIT(1'b1)) 
    is_zero_r_reg
       (.C(ap_clk),
        .CE(\count_r[7]_i_1__0_n_0 ),
        .D(is_zero_r_i_1__5_n_0),
        .Q(idle_aw),
        .S(out));
endmodule

(* CHECK_LICENSE_TYPE = "pfm_dynamic_cceip_kernel_1_0,cceip_kernel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "cceip_kernel,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    m00_axi_awvalid,
    m00_axi_awready,
    m00_axi_awaddr,
    m00_axi_awlen,
    m00_axi_wvalid,
    m00_axi_wready,
    m00_axi_wdata,
    m00_axi_wstrb,
    m00_axi_wlast,
    m00_axi_bvalid,
    m00_axi_bready,
    m00_axi_arvalid,
    m00_axi_arready,
    m00_axi_araddr,
    m00_axi_arlen,
    m00_axi_rvalid,
    m00_axi_rready,
    m00_axi_rdata,
    m00_axi_rlast,
    s_axi_control_awvalid,
    s_axi_control_awready,
    s_axi_control_awaddr,
    s_axi_control_wvalid,
    s_axi_control_wready,
    s_axi_control_wdata,
    s_axi_control_wstrb,
    s_axi_control_arvalid,
    s_axi_control_arready,
    s_axi_control_araddr,
    s_axi_control_rvalid,
    s_axi_control_rready,
    s_axi_control_rdata,
    s_axi_control_rresp,
    s_axi_control_bvalid,
    s_axi_control_bready,
    s_axi_control_bresp,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF m00_axi:s_axi_control, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi AWVALID" *) output m00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi AWREADY" *) input m00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi AWADDR" *) output [63:0]m00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi AWLEN" *) output [7:0]m00_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi WVALID" *) output m00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi WREADY" *) input m00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi WDATA" *) output [63:0]m00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi WSTRB" *) output [7:0]m00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi WLAST" *) output m00_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi BVALID" *) input m00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi BREADY" *) output m00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi ARVALID" *) output m00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi ARREADY" *) input m00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi ARADDR" *) output [63:0]m00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi ARLEN" *) output [7:0]m00_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi RVALID" *) input m00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi RREADY" *) output m00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi RDATA" *) input [63:0]m00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m00_axi RLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m00_axi, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 32, NUM_WRITE_OUTSTANDING 32, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 0, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input m00_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [11:0]s_axi_control_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [11:0]s_axi_control_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [1:0]s_axi_control_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:0]m00_axi_araddr;
  wire [7:0]m00_axi_arlen;
  wire m00_axi_arready;
  wire m00_axi_arvalid;
  wire [63:0]m00_axi_awaddr;
  wire [7:0]m00_axi_awlen;
  wire m00_axi_awready;
  wire m00_axi_awvalid;
  wire m00_axi_bready;
  wire m00_axi_bvalid;
  wire [63:0]m00_axi_rdata;
  wire m00_axi_rlast;
  wire m00_axi_rready;
  wire m00_axi_rvalid;
  wire [63:0]m00_axi_wdata;
  wire m00_axi_wlast;
  wire m00_axi_wready;
  wire [7:0]m00_axi_wstrb;
  wire m00_axi_wvalid;
  wire [11:0]s_axi_control_araddr;
  wire s_axi_control_arready;
  wire s_axi_control_arvalid;
  wire [11:0]s_axi_control_awaddr;
  wire s_axi_control_awready;
  wire s_axi_control_awvalid;
  wire s_axi_control_bready;
  wire [1:0]s_axi_control_bresp;
  wire s_axi_control_bvalid;
  wire [31:0]s_axi_control_rdata;
  wire s_axi_control_rready;
  wire [1:0]s_axi_control_rresp;
  wire s_axi_control_rvalid;
  wire [31:0]s_axi_control_wdata;
  wire s_axi_control_wready;
  wire [3:0]s_axi_control_wstrb;
  wire s_axi_control_wvalid;

  (* C_M00_AXI_ADDR_WIDTH = "64" *) 
  (* C_M00_AXI_DATA_WIDTH = "64" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "12" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "rtl" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cceip_kernel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m00_axi_araddr(m00_axi_araddr),
        .m00_axi_arlen(m00_axi_arlen),
        .m00_axi_arready(m00_axi_arready),
        .m00_axi_arvalid(m00_axi_arvalid),
        .m00_axi_awaddr(m00_axi_awaddr),
        .m00_axi_awlen(m00_axi_awlen),
        .m00_axi_awready(m00_axi_awready),
        .m00_axi_awvalid(m00_axi_awvalid),
        .m00_axi_bready(m00_axi_bready),
        .m00_axi_bvalid(m00_axi_bvalid),
        .m00_axi_rdata(m00_axi_rdata),
        .m00_axi_rlast(m00_axi_rlast),
        .m00_axi_rready(m00_axi_rready),
        .m00_axi_rvalid(m00_axi_rvalid),
        .m00_axi_wdata(m00_axi_wdata),
        .m00_axi_wlast(m00_axi_wlast),
        .m00_axi_wready(m00_axi_wready),
        .m00_axi_wstrb(m00_axi_wstrb),
        .m00_axi_wvalid(m00_axi_wvalid),
        .s_axi_control_araddr(s_axi_control_araddr),
        .s_axi_control_arready(s_axi_control_arready),
        .s_axi_control_arvalid(s_axi_control_arvalid),
        .s_axi_control_awaddr(s_axi_control_awaddr),
        .s_axi_control_awready(s_axi_control_awready),
        .s_axi_control_awvalid(s_axi_control_awvalid),
        .s_axi_control_bready(s_axi_control_bready),
        .s_axi_control_bresp(s_axi_control_bresp),
        .s_axi_control_bvalid(s_axi_control_bvalid),
        .s_axi_control_rdata(s_axi_control_rdata),
        .s_axi_control_rready(s_axi_control_rready),
        .s_axi_control_rresp(s_axi_control_rresp),
        .s_axi_control_rvalid(s_axi_control_rvalid),
        .s_axi_control_wdata(s_axi_control_wdata),
        .s_axi_control_wready(s_axi_control_wready),
        .s_axi_control_wstrb(s_axi_control_wstrb),
        .s_axi_control_wvalid(s_axi_control_wvalid));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (Q,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[1]_0 ,
    rst_d1,
    wr_en,
    E,
    wr_clk);
  output [12:0]Q;
  input \count_value_i_reg[4]_0 ;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input rst_d1;
  input wr_en;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [12:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_1_n_0 ;
  wire \count_value_i[11]_i_1_n_0 ;
  wire \count_value_i[12]_i_1_n_0 ;
  wire \count_value_i[12]_i_2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[10]_i_1 
       (.I0(Q[9]),
        .I1(\count_value_i[12]_i_2_n_0 ),
        .I2(Q[10]),
        .O(\count_value_i[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[11]_i_1 
       (.I0(\count_value_i[12]_i_2_n_0 ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(Q[11]),
        .O(\count_value_i[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[12]_i_1 
       (.I0(\count_value_i[12]_i_2_n_0 ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(Q[12]),
        .O(\count_value_i[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[12]_i_2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[8]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\count_value_i[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[4]_0 ),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \count_value_i[6]_i_2 
       (.I0(\count_value_i_reg[5]_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(rst_d1),
        .I3(wr_en),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[8]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[9]_i_1 
       (.I0(\count_value_i[12]_i_2_n_0 ),
        .I1(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(\count_value_i_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (Q,
    DI,
    \count_value_i_reg[0]_0 ,
    ram_empty_i,
    rd_en,
    \grdc.rd_data_count_i_reg[5] ,
    SR,
    wr_clk);
  output [1:0]Q;
  output [0:0]DI;
  input [1:0]\count_value_i_reg[0]_0 ;
  input ram_empty_i;
  input rd_en;
  input [0:0]\grdc.rd_data_count_i_reg[5] ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_en ;
  wire [0:0]\grdc.rd_data_count_i_reg[5] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h69A569A9)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\count_value_i_reg[0]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9391)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [0]),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA9A5A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[5]_i_5 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[5] ),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6
   (Q,
    DI,
    S,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]Q;
  output [1:0]DI;
  output [1:0]S;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]\grdc.rd_data_count_i_reg[7] ;
  input [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_en ;
  wire [1:0]\grdc.rd_data_count_i_reg[7] ;
  wire [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h66AA9959)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8783)) 
    \count_value_i[1]_i_2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[0]_0 [0]),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hAA95AA996AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(count_value_i),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(DI[0]),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [1]),
        .I2(Q),
        .I3(\grdc.rd_data_count_i_reg[7] [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_16 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .I2(\grdc.rd_data_count_i_reg[7] [0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h8E)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\grdc.rd_data_count_i_reg[7]_0 [1]),
        .O(DI[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (areset_reg,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \count_value_i_reg[12]_0 ,
    E,
    \count_value_i_reg[2]_0 ,
    S,
    \count_value_i_reg[12]_1 ,
    D,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[6]_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    rst,
    rst_d1,
    almost_full,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    Q,
    wr_en,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[13]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \grdc.rd_data_count_i_reg[13] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ,
    \grdc.rd_data_count_i_reg[7] ,
    wr_clk);
  output areset_reg;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [12:0]\count_value_i_reg[12]_0 ;
  output [0:0]E;
  output \count_value_i_reg[2]_0 ;
  output [4:0]S;
  output [5:0]\count_value_i_reg[12]_1 ;
  output [12:0]D;
  output [5:0]\count_value_i_reg[6]_0 ;
  output [5:0]\count_value_i_reg[6]_1 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input rst;
  input rst_d1;
  input almost_full;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]Q;
  input wr_en;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[13]_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input [13:0]\grdc.rd_data_count_i_reg[13] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  input [12:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] ;
  input [12:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  input [0:0]\grdc.rd_data_count_i_reg[7] ;
  input wr_clk;

  wire [12:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [4:0]S;
  wire almost_full;
  wire areset_reg;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[10]_i_1__3_n_0 ;
  wire \count_value_i[11]_i_1__3_n_0 ;
  wire \count_value_i[12]_i_1__3_n_0 ;
  wire \count_value_i[13]_i_1__0_n_0 ;
  wire \count_value_i[13]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[8]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [12:0]\count_value_i_reg[12]_0 ;
  wire [5:0]\count_value_i_reg[12]_1 ;
  wire [1:0]\count_value_i_reg[13]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [5:0]\count_value_i_reg[6]_0 ;
  wire [5:0]\count_value_i_reg[6]_1 ;
  wire \count_value_i_reg_n_0_[13] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  wire [12:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_15_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_10_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_9_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_11_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_12_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_13_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_14_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_15_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_16_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_n_7 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7 ;
  wire [12:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] ;
  wire [13:0]\grdc.rd_data_count_i_reg[13] ;
  wire [0:0]\grdc.rd_data_count_i_reg[7] ;
  wire ram_afull_i0;
  wire ram_empty_i;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:4]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h02FD)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg[13]_0 [1]),
        .I1(\count_value_i_reg[13]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[12]_0 [0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[10]_i_1__3 
       (.I0(\count_value_i[13]_i_2__0_n_0 ),
        .I1(\count_value_i_reg[12]_0 [10]),
        .O(\count_value_i[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[11]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [10]),
        .I1(\count_value_i[13]_i_2__0_n_0 ),
        .I2(\count_value_i_reg[12]_0 [11]),
        .O(\count_value_i[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[12]_i_1__3 
       (.I0(\count_value_i[13]_i_2__0_n_0 ),
        .I1(\count_value_i_reg[12]_0 [10]),
        .I2(\count_value_i_reg[12]_0 [11]),
        .I3(\count_value_i_reg[12]_0 [12]),
        .O(\count_value_i[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[13]_i_1__0 
       (.I0(\count_value_i[13]_i_2__0_n_0 ),
        .I1(\count_value_i_reg[12]_0 [12]),
        .I2(\count_value_i_reg[12]_0 [11]),
        .I3(\count_value_i_reg[12]_0 [10]),
        .I4(\count_value_i_reg_n_0_[13] ),
        .O(\count_value_i[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[13]_i_2__0 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .I1(\count_value_i_reg[12]_0 [6]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(\count_value_i_reg[12]_0 [5]),
        .I4(\count_value_i_reg[12]_0 [7]),
        .I5(\count_value_i_reg[12]_0 [9]),
        .O(\count_value_i[13]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h10FFEF00)) 
    \count_value_i[1]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[13]_0 [0]),
        .I2(\count_value_i_reg[13]_0 [1]),
        .I3(\count_value_i_reg[12]_0 [0]),
        .I4(\count_value_i_reg[12]_0 [1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [1]),
        .I1(\count_value_i_reg[12]_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\count_value_i_reg[12]_0 [2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [2]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(\count_value_i_reg[12]_0 [0]),
        .I3(\count_value_i_reg[12]_0 [1]),
        .I4(\count_value_i_reg[12]_0 [3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [3]),
        .I1(\count_value_i_reg[12]_0 [1]),
        .I2(\count_value_i_reg[12]_0 [0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(\count_value_i_reg[12]_0 [2]),
        .I5(\count_value_i_reg[12]_0 [4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \count_value_i[4]_i_2__0 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[13]_0 [0]),
        .I3(\count_value_i_reg[13]_0 [1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [4]),
        .I1(\count_value_i_reg[12]_0 [2]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(\count_value_i_reg[12]_0 [3]),
        .I4(\count_value_i_reg[12]_0 [5]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [5]),
        .I1(\count_value_i_reg[12]_0 [3]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(\count_value_i_reg[12]_0 [2]),
        .I4(\count_value_i_reg[12]_0 [4]),
        .I5(\count_value_i_reg[12]_0 [6]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5455000000000000)) 
    \count_value_i[6]_i_2__3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[13]_0 [0]),
        .I3(\count_value_i_reg[13]_0 [1]),
        .I4(\count_value_i_reg[12]_0 [0]),
        .I5(\count_value_i_reg[12]_0 [1]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(\count_value_i_reg[12]_0 [5]),
        .I3(\count_value_i_reg[12]_0 [7]),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [7]),
        .I1(\count_value_i_reg[12]_0 [5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(\count_value_i_reg[12]_0 [6]),
        .I4(\count_value_i_reg[12]_0 [8]),
        .O(\count_value_i[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__3 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .I1(\count_value_i_reg[12]_0 [6]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(\count_value_i_reg[12]_0 [5]),
        .I4(\count_value_i_reg[12]_0 [7]),
        .I5(\count_value_i_reg[12]_0 [9]),
        .O(\count_value_i[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(\count_value_i_reg[12]_0 [3]),
        .I1(\count_value_i_reg[12]_0 [1]),
        .I2(\count_value_i_reg[12]_0 [0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(\count_value_i_reg[12]_0 [2]),
        .I5(\count_value_i_reg[12]_0 [4]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[10]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[11]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[12]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[13] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[13]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[12]_0 [9]),
        .R(Q));
  LUT4 #(
    .INIT(16'hCE02)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(ram_afull_i0),
        .I1(rst),
        .I2(rst_d1),
        .I3(almost_full),
        .O(areset_reg));
  LUT6 #(
    .INIT(64'hC8C8C8C8FCCCCCCC)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .I1(almost_full),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .O(ram_afull_i0));
  LUT5 #(
    .INIT(32'h80000080)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ),
        .I3(\count_value_i_reg[12]_0 [12]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [12]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_8_n_0 ),
        .I1(\count_value_i_reg[12]_0 [0]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [0]),
        .I3(\count_value_i_reg[12]_0 [1]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [1]),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_9_n_0 ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg[12]_0 [10]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [10]),
        .I2(\count_value_i_reg[12]_0 [11]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [11]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg[12]_0 [6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [6]),
        .I2(\count_value_i_reg[12]_0 [7]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [7]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [8]),
        .I2(\count_value_i_reg[12]_0 [9]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [9]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_8 
       (.I0(\count_value_i_reg[12]_0 [2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [2]),
        .I2(\count_value_i_reg[12]_0 [3]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [3]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_9 
       (.I0(\count_value_i_reg[12]_0 [4]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [4]),
        .I2(\count_value_i_reg[12]_0 [5]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 [5]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\count_value_i_reg[2]_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(rst),
        .I4(rst_d1),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(\count_value_i_reg[12]_0 [6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [6]),
        .I2(\count_value_i_reg[12]_0 [7]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [8]),
        .I2(\count_value_i_reg[12]_0 [9]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [9]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13 
       (.I0(\count_value_i_reg[12]_0 [2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [2]),
        .I2(\count_value_i_reg[12]_0 [3]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14 
       (.I0(\count_value_i_reg[12]_0 [4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [4]),
        .I2(\count_value_i_reg[12]_0 [5]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [5]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_15 
       (.I0(\count_value_i_reg[12]_0 [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [0]),
        .I2(\count_value_i_reg[12]_0 [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I2(\grdc.rd_data_count_i_reg[13] [2]),
        .I3(\count_value_i_reg[12]_0 [2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .O(\count_value_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAA00000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .I5(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\grdc.rd_data_count_i_reg[13] [7]),
        .I1(\count_value_i_reg[12]_0 [7]),
        .I2(\grdc.rd_data_count_i_reg[13] [6]),
        .I3(\count_value_i_reg[12]_0 [6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(\count_value_i_reg[12]_0 [4]),
        .I1(\grdc.rd_data_count_i_reg[13] [4]),
        .I2(\count_value_i_reg[12]_0 [5]),
        .I3(\grdc.rd_data_count_i_reg[13] [5]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_15_n_0 ),
        .I5(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[13] [8]),
        .I2(\count_value_i_reg[12]_0 [9]),
        .I3(\grdc.rd_data_count_i_reg[13] [9]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_10 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[13] [8]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_2 
       (.I0(\count_value_i_reg[12]_0 [11]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_3 
       (.I0(\count_value_i_reg[12]_0 [10]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_4 
       (.I0(\count_value_i_reg[12]_0 [9]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_5 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_6 
       (.I0(\count_value_i_reg[12]_0 [12]),
        .I1(\grdc.rd_data_count_i_reg[13] [12]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_7 
       (.I0(\count_value_i_reg[12]_0 [11]),
        .I1(\grdc.rd_data_count_i_reg[13] [11]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_8 
       (.I0(\count_value_i_reg[12]_0 [10]),
        .I1(\grdc.rd_data_count_i_reg[13] [10]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_9 
       (.I0(\count_value_i_reg[12]_0 [9]),
        .I1(\grdc.rd_data_count_i_reg[13] [9]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10 
       (.I0(\count_value_i_reg[12]_0 [7]),
        .I1(\grdc.rd_data_count_i_reg[13] [7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_11 
       (.I0(\count_value_i_reg[12]_0 [6]),
        .I1(\grdc.rd_data_count_i_reg[13] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_12 
       (.I0(\count_value_i_reg[12]_0 [5]),
        .I1(\grdc.rd_data_count_i_reg[13] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_13 
       (.I0(\count_value_i_reg[12]_0 [4]),
        .I1(\grdc.rd_data_count_i_reg[13] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_14 
       (.I0(\count_value_i_reg[12]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[13] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_15 
       (.I0(\count_value_i_reg[12]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[13] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_16 
       (.I0(\count_value_i_reg[12]_0 [1]),
        .I1(\grdc.rd_data_count_i_reg[13] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2 
       (.I0(\count_value_i_reg[12]_0 [7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3 
       (.I0(\count_value_i_reg[12]_0 [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4 
       (.I0(\count_value_i_reg[12]_0 [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5 
       (.I0(\count_value_i_reg[12]_0 [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6 
       (.I0(\count_value_i_reg[12]_0 [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7 
       (.I0(\count_value_i_reg[12]_0 [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8 
       (.I0(\count_value_i_reg[12]_0 [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9 
       (.I0(\count_value_i_reg[12]_0 [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_CO_UNCONNECTED [7:4],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_5_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12]_i_1_O_UNCONNECTED [7:5],D[12:8]}),
        .S({1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_8_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_9_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[12]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1 
       (.CI(\grdc.rd_data_count_i_reg[13] [0]),
        .CI_TOP(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7 }),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9_n_0 }),
        .O(D[7:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_11_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_12_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_13_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_14_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_15_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_16_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] }));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_10 
       (.I0(\count_value_i_reg[12]_0 [7]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [7]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [8]),
        .I3(\count_value_i_reg[12]_0 [8]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_6 
       (.I0(\count_value_i_reg[12]_0 [11]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [11]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [12]),
        .I3(\count_value_i_reg[12]_0 [12]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_7 
       (.I0(\count_value_i_reg[12]_0 [10]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [10]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [11]),
        .I3(\count_value_i_reg[12]_0 [11]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_8 
       (.I0(\count_value_i_reg[12]_0 [9]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [9]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [10]),
        .I3(\count_value_i_reg[12]_0 [10]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_9 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [8]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [9]),
        .I3(\count_value_i_reg[12]_0 [9]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10 
       (.I0(\count_value_i_reg[12]_0 [5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [6]),
        .I3(\count_value_i_reg[12]_0 [6]),
        .O(\count_value_i_reg[6]_0 [4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11 
       (.I0(\count_value_i_reg[12]_0 [4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [4]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [5]),
        .I3(\count_value_i_reg[12]_0 [5]),
        .O(\count_value_i_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12 
       (.I0(\count_value_i_reg[12]_0 [3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [3]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [4]),
        .I3(\count_value_i_reg[12]_0 [4]),
        .O(\count_value_i_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13 
       (.I0(\count_value_i_reg[12]_0 [2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [2]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [3]),
        .I3(\count_value_i_reg[12]_0 [3]),
        .O(\count_value_i_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14 
       (.I0(\count_value_i_reg[12]_0 [1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [2]),
        .I3(\count_value_i_reg[12]_0 [2]),
        .O(\count_value_i_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9 
       (.I0(\count_value_i_reg[12]_0 [6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [6]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] [7]),
        .I3(\count_value_i_reg[12]_0 [7]),
        .O(\count_value_i_reg[6]_0 [5]));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[13]_0 [1]),
        .I1(\count_value_i_reg[13]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[13]_i_10 
       (.I0(\count_value_i_reg[12]_0 [9]),
        .I1(\grdc.rd_data_count_i_reg[13] [9]),
        .I2(\grdc.rd_data_count_i_reg[13] [10]),
        .I3(\count_value_i_reg[12]_0 [10]),
        .O(\count_value_i_reg[12]_1 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[13]_i_11 
       (.I0(\count_value_i_reg[12]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[13] [8]),
        .I2(\grdc.rd_data_count_i_reg[13] [9]),
        .I3(\count_value_i_reg[12]_0 [9]),
        .O(\count_value_i_reg[12]_1 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[13]_i_12 
       (.I0(\count_value_i_reg[12]_0 [7]),
        .I1(\grdc.rd_data_count_i_reg[13] [7]),
        .I2(\grdc.rd_data_count_i_reg[13] [8]),
        .I3(\count_value_i_reg[12]_0 [8]),
        .O(\count_value_i_reg[12]_1 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[13]_i_7 
       (.I0(\count_value_i_reg[12]_0 [12]),
        .I1(\grdc.rd_data_count_i_reg[13] [12]),
        .I2(\count_value_i_reg_n_0_[13] ),
        .I3(\grdc.rd_data_count_i_reg[13] [13]),
        .O(\count_value_i_reg[12]_1 [5]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[13]_i_8 
       (.I0(\count_value_i_reg[12]_0 [11]),
        .I1(\grdc.rd_data_count_i_reg[13] [11]),
        .I2(\grdc.rd_data_count_i_reg[13] [12]),
        .I3(\count_value_i_reg[12]_0 [12]),
        .O(\count_value_i_reg[12]_1 [4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[13]_i_9 
       (.I0(\count_value_i_reg[12]_0 [10]),
        .I1(\grdc.rd_data_count_i_reg[13] [10]),
        .I2(\grdc.rd_data_count_i_reg[13] [11]),
        .I3(\count_value_i_reg[12]_0 [11]),
        .O(\count_value_i_reg[12]_1 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(\count_value_i_reg[12]_0 [5]),
        .I1(\grdc.rd_data_count_i_reg[13] [5]),
        .I2(\grdc.rd_data_count_i_reg[13] [6]),
        .I3(\count_value_i_reg[12]_0 [6]),
        .O(\count_value_i_reg[6]_1 [4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(\count_value_i_reg[12]_0 [4]),
        .I1(\grdc.rd_data_count_i_reg[13] [4]),
        .I2(\grdc.rd_data_count_i_reg[13] [5]),
        .I3(\count_value_i_reg[12]_0 [5]),
        .O(\count_value_i_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(\count_value_i_reg[12]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[13] [3]),
        .I2(\grdc.rd_data_count_i_reg[13] [4]),
        .I3(\count_value_i_reg[12]_0 [4]),
        .O(\count_value_i_reg[6]_1 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(\count_value_i_reg[12]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[13] [2]),
        .I2(\grdc.rd_data_count_i_reg[13] [3]),
        .I3(\count_value_i_reg[12]_0 [3]),
        .O(\count_value_i_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(\count_value_i_reg[12]_0 [1]),
        .I1(\grdc.rd_data_count_i_reg[13] [1]),
        .I2(\grdc.rd_data_count_i_reg[7] ),
        .I3(\grdc.rd_data_count_i_reg[13] [2]),
        .I4(\count_value_i_reg[12]_0 [2]),
        .O(\count_value_i_reg[6]_1 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(\count_value_i_reg[12]_0 [6]),
        .I1(\grdc.rd_data_count_i_reg[13] [6]),
        .I2(\grdc.rd_data_count_i_reg[13] [7]),
        .I3(\count_value_i_reg[12]_0 [7]),
        .O(\count_value_i_reg[6]_1 [5]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_8
   (Q,
    ram_empty_i0,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[3]_0 ,
    D,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    wr_en,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    rd_en,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 ,
    DI,
    S,
    \grdc.rd_data_count_i_reg[13] ,
    E,
    wr_clk);
  output [13:0]Q;
  output ram_empty_i0;
  output \count_value_i_reg[1]_0 ;
  output \count_value_i_reg[3]_0 ;
  output [13:0]D;
  input \count_value_i_reg[4]_0 ;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input wr_en;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input ram_empty_i;
  input [12:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]\gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input rd_en;
  input [12:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 ;
  input [1:0]DI;
  input [7:0]S;
  input [5:0]\grdc.rd_data_count_i_reg[13] ;
  input [0:0]E;
  input wr_clk;

  wire [13:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [13:0]Q;
  wire [7:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[10]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_1__0_n_0 ;
  wire \count_value_i[12]_i_1__0_n_0 ;
  wire \count_value_i[13]_i_1_n_0 ;
  wire \count_value_i[13]_i_2_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire [12:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [12:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire [1:0]\gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [5:0]\grdc.rd_data_count_i_reg[13] ;
  wire \gwdc.wr_data_count_i[13]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[13]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[13]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[13]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[13]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i_reg[13]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[13]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[13]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[13]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[13]_i_1_n_7 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_en;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:5]\NLW_gwdc.wr_data_count_i_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_gwdc.wr_data_count_i_reg[13]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[10]_i_1__0 
       (.I0(\count_value_i[13]_i_2_n_0 ),
        .I1(Q[10]),
        .O(\count_value_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[11]_i_1__0 
       (.I0(Q[10]),
        .I1(\count_value_i[13]_i_2_n_0 ),
        .I2(Q[11]),
        .O(\count_value_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[12]_i_1__0 
       (.I0(\count_value_i[13]_i_2_n_0 ),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(Q[12]),
        .O(\count_value_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[13]_i_1 
       (.I0(\count_value_i[13]_i_2_n_0 ),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(Q[13]),
        .O(\count_value_i[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[13]_i_2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(\count_value_i[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[4]_0 ),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(\count_value_i_reg[5]_0 ),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(rst_d1),
        .I3(wr_en),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[13] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[11]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [11]),
        .I2(Q[10]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [10]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [12]),
        .I5(Q[12]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [3]),
        .O(\count_value_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [1]),
        .I3(Q[0]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [0]),
        .O(\count_value_i_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFAFAC000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ),
        .I2(\count_value_i_reg[4]_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I1(Q[0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I3(Q[1]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9999990900000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_0 [12]),
        .I1(Q[12]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_1 [1]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_1 [0]),
        .I4(rd_en),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_7_n_0 ),
        .I1(Q[6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I3(Q[7]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_8_n_0 ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_7 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [8]),
        .I2(Q[9]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 [9]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_8 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [10]),
        .I2(Q[11]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 [11]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[13]_i_2 
       (.I0(Q[11]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [11]),
        .O(\gwdc.wr_data_count_i[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[13]_i_3 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [10]),
        .O(\gwdc.wr_data_count_i[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[13]_i_4 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [9]),
        .O(\gwdc.wr_data_count_i[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[13]_i_5 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [8]),
        .O(\gwdc.wr_data_count_i[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[13]_i_6 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [7]),
        .O(\gwdc.wr_data_count_i[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [6]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[13]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[13]_i_1_CO_UNCONNECTED [7:5],\gwdc.wr_data_count_i_reg[13]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[13]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[13]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[13]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[13]_i_2_n_0 ,\gwdc.wr_data_count_i[13]_i_3_n_0 ,\gwdc.wr_data_count_i[13]_i_4_n_0 ,\gwdc.wr_data_count_i[13]_i_5_n_0 ,\gwdc.wr_data_count_i[13]_i_6_n_0 }),
        .O({\NLW_gwdc.wr_data_count_i_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\grdc.rd_data_count_i_reg[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 ,DI,Q[0]}),
        .O(D[7:0]),
        .S(S));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[4]_0 ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[1]_1 ,
    E,
    wr_clk);
  output [12:0]Q;
  input \count_value_i_reg[4]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [12:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[10]_i_1__2_n_0 ;
  wire \count_value_i[11]_i_1__2_n_0 ;
  wire \count_value_i[12]_i_1__2_n_0 ;
  wire \count_value_i[12]_i_2__1_n_0 ;
  wire \count_value_i[1]_i_1__4_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_2__1_n_0 ;
  wire \count_value_i[9]_i_1__2_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h02FD)) 
    \count_value_i[0]_i_1__4 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[10]_i_1__2 
       (.I0(Q[9]),
        .I1(\count_value_i[12]_i_2__1_n_0 ),
        .I2(Q[10]),
        .O(\count_value_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[11]_i_1__2 
       (.I0(\count_value_i[12]_i_2__1_n_0 ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(Q[11]),
        .O(\count_value_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[12]_i_1__2 
       (.I0(\count_value_i[12]_i_2__1_n_0 ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(Q[12]),
        .O(\count_value_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[12]_i_2__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[8]_i_2__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\count_value_i[12]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h10FFEF00)) 
    \count_value_i[1]_i_1__4 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[4]_0 ),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5455000000000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2__1_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[8]_i_2__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[8]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[9]_i_1__2 
       (.I0(\count_value_i[12]_i_2__1_n_0 ),
        .I1(Q[9]),
        .O(\count_value_i[9]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[11]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[12]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9
   (Q,
    \count_value_i_reg[11]_0 ,
    D,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[1]_0 ,
    rst_d1,
    wr_en,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 ,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    S,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ,
    E,
    wr_clk);
  output [12:0]Q;
  output \count_value_i_reg[11]_0 ;
  output [12:0]D;
  input \count_value_i_reg[4]_0 ;
  input \count_value_i_reg[6]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input rst_d1;
  input wr_en;
  input [12:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 ;
  input [0:0]DI;
  input [5:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input [4:0]S;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [12:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [12:0]Q;
  wire [4:0]S;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[10]_i_1__1_n_0 ;
  wire \count_value_i[11]_i_1__1_n_0 ;
  wire \count_value_i[12]_i_1__1_n_0 ;
  wire \count_value_i[12]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire \count_value_i[9]_i_1__1_n_0 ;
  wire \count_value_i_reg[11]_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [12:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_n_7 ;
  wire [5:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:4]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[10]_i_1__1 
       (.I0(Q[9]),
        .I1(\count_value_i[12]_i_2__0_n_0 ),
        .I2(Q[10]),
        .O(\count_value_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[11]_i_1__1 
       (.I0(\count_value_i[12]_i_2__0_n_0 ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(Q[11]),
        .O(\count_value_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[12]_i_1__1 
       (.I0(\count_value_i[12]_i_2__0_n_0 ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(Q[12]),
        .O(\count_value_i[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[12]_i_2__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[8]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\count_value_i[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[4]_0 ),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \count_value_i[5]_i_2 
       (.I0(Q[0]),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\count_value_i_reg[1]_0 ),
        .I4(\count_value_i_reg[6]_0 ),
        .O(\count_value_i[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(\count_value_i_reg[6]_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(rst_d1),
        .I3(wr_en),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[8]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[9]_i_1__1 
       (.I0(\count_value_i[12]_i_2__0_n_0 ),
        .I1(Q[9]),
        .O(\count_value_i[9]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[12] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_16 
       (.I0(Q[11]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [11]),
        .I2(Q[10]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [10]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [12]),
        .I5(Q[12]),
        .O(\count_value_i_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_2 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [10]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_3 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [9]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_4 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [8]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_5 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDD4D22B222B2DD4D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .I3(\count_value_i_reg[4]_0 ),
        .I4(Q[1]),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .I3(\count_value_i_reg[4]_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1 
       (.CI(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_CO_UNCONNECTED [7:4],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[13]_i_5_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13]_i_1_O_UNCONNECTED [7:5],D[12:8]}),
        .S({1'b0,1'b0,1'b0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7 }),
        .DI({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0 ,DI,1'b0}),
        .O(D[7:0]),
        .S({\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5
   (\count_value_i_reg[1]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ,
    Q,
    ram_wr_en_pf,
    wr_clk);
  output \count_value_i_reg[1]_0 ;
  input [4:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ;
  input [0:0]Q;
  input ram_wr_en_pf;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire [4:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire ram_wr_en_pf;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [1]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [0]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [4]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [3]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 [2]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6
   (D,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[2]_0 ,
    ram_rd_en_pf,
    \count_value_i_reg[0]_1 ,
    Q,
    p_15_in,
    write_allow,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 ,
    ram_wr_en_pf,
    \count_value_i_reg[5]_0 ,
    rd_en,
    ram_empty_i,
    DI,
    \grdc.rd_data_count_i_reg[5] ,
    \count_value_i_reg[0]_2 ,
    wr_clk);
  output [0:0]D;
  output [4:0]\count_value_i_reg[4]_0 ;
  output \count_value_i_reg[0]_0 ;
  output [2:0]\count_value_i_reg[2]_0 ;
  output ram_rd_en_pf;
  output [5:0]\count_value_i_reg[0]_1 ;
  input [5:0]Q;
  input p_15_in;
  input write_allow;
  input [4:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 ;
  input ram_wr_en_pf;
  input [1:0]\count_value_i_reg[5]_0 ;
  input rd_en;
  input ram_empty_i;
  input [3:0]DI;
  input [1:0]\grdc.rd_data_count_i_reg[5] ;
  input [0:0]\count_value_i_reg[0]_2 ;
  input wr_clk;

  wire [0:0]D;
  wire [3:0]DI;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [5:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[0]_2 ;
  wire [2:0]\count_value_i_reg[2]_0 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire [1:0]\count_value_i_reg[5]_0 ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire [4:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[5] ;
  wire \gwdc.wr_data_count_i[5]_i_10_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_11_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_7_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_9_n_0 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_7 ;
  wire p_15_in;
  wire ram_empty_i;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire write_allow;
  wire [7:5]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(\count_value_i_reg[5]_0 [0]),
        .I3(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[5]_0 [0]),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(rd_en),
        .I3(\count_value_i_reg[4]_0 [0]),
        .I4(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(\count_value_i_reg[4]_0 [4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\count_value_i[5]_i_2__0_n_0 ),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [4]),
        .I4(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA8A00000000)) 
    \count_value_i[5]_i_2__0 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[5]_0 [0]),
        .I2(\count_value_i_reg[5]_0 [1]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [2]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [3]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg[4]_0 [4]),
        .R(\count_value_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4]_0 [2]),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(Q[3]),
        .O(D));
  LUT6 #(
    .INIT(64'hF7510000FFFFF751)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(p_15_in),
        .I2(write_allow),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [2]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [1]),
        .I4(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h0BF4BF4040BF0BF4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [2]),
        .I5(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h0B2F2FBFF4D0D040)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_1 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [2]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_3_n_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_5_n_0 ),
        .O(\count_value_i_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h0900000099990900)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_3 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [1]),
        .I2(ram_rd_en_pf),
        .I3(ram_wr_en_pf),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [0]),
        .I5(\count_value_i_reg[4]_0 [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_5 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [3]),
        .I2(\count_value_i_reg[4]_0 [4]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[5]_0 [0]),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(ram_rd_en_pf));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \gwdc.wr_data_count_i[5]_i_10 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[5] [0]),
        .I2(\grdc.rd_data_count_i_reg[5] [1]),
        .I3(\count_value_i_reg[4]_0 [1]),
        .I4(Q[1]),
        .O(\gwdc.wr_data_count_i[5]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[5]_i_11 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[5] [0]),
        .I2(Q[0]),
        .O(\gwdc.wr_data_count_i[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[5]_i_6 
       (.I0(\count_value_i_reg[4]_0 [4]),
        .I1(Q[4]),
        .I2(\count_value_i_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(\gwdc.wr_data_count_i[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[5]_i_7 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(Q[3]),
        .I2(\count_value_i_reg[4]_0 [4]),
        .I3(Q[4]),
        .O(\gwdc.wr_data_count_i[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[5]_i_8 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .I2(\count_value_i_reg[4]_0 [3]),
        .I3(Q[3]),
        .O(\gwdc.wr_data_count_i[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gwdc.wr_data_count_i[5]_i_9 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[5] [1]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[5]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED [7:5],\gwdc.wr_data_count_i_reg[5]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[5]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,DI,Q[0]}),
        .O({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [7:6],\count_value_i_reg[0]_1 }),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i[5]_i_6_n_0 ,\gwdc.wr_data_count_i[5]_i_7_n_0 ,\gwdc.wr_data_count_i[5]_i_8_n_0 ,\gwdc.wr_data_count_i[5]_i_9_n_0 ,\gwdc.wr_data_count_i[5]_i_10_n_0 ,\gwdc.wr_data_count_i[5]_i_11_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_2
   (D,
    Q,
    ram_empty_i0,
    DI,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    ram_rd_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    ram_wr_en_pf,
    read_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ,
    ram_empty_i,
    going_empty1,
    wr_en,
    \count_value_i_reg[5]_0 ,
    rst_d1,
    going_full1,
    clr_full,
    wr_clk);
  output [3:0]D;
  output [5:0]Q;
  output ram_empty_i0;
  output [2:0]DI;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [4:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input ram_rd_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input ram_wr_en_pf;
  input read_only;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ;
  input ram_empty_i;
  input going_empty1;
  input wr_en;
  input [0:0]\count_value_i_reg[5]_0 ;
  input rst_d1;
  input going_full1;
  input clr_full;
  input wr_clk;

  wire [3:0]D;
  wire [2:0]DI;
  wire [5:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [4:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ;
  wire going_empty1;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire read_only;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[5]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(rst_d1),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I5(Q[0]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000022FA22AA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I1(leaving_empty0),
        .I2(ram_wr_en_pf),
        .I3(ram_rd_en_pf),
        .I4(going_full1),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2222FAAA)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(ram_empty_i),
        .I1(leaving_empty0),
        .I2(going_empty1),
        .I3(ram_rd_en_pf),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h6966666669666966)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I3(ram_rd_en_pf),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I5(ram_wr_en_pf),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(read_only),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBB2B2B2244D4D4DD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(read_only),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4D44DD4DB2BB22B2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_1 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I4(Q[2]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_4 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7
   (going_empty1,
    Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    ram_rd_en_pf,
    wr_clk);
  output going_empty1;
  input [4:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input ram_rd_en_pf;
  input wr_clk;

  wire [4:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire going_empty1;
  wire ram_rd_en_pf;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(Q[0]),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_3
   (areset_reg,
    D,
    Q,
    \count_value_i_reg[3]_0 ,
    going_full1,
    \count_value_i_reg[1]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    clr_full,
    rst,
    almost_full,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    ram_wr_en_pf,
    ram_rd_en_pf,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output areset_reg;
  output [1:0]D;
  output [4:0]Q;
  output \count_value_i_reg[3]_0 ;
  output going_full1;
  output \count_value_i_reg[1]_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input clr_full;
  input rst;
  input almost_full;
  input [4:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input ram_wr_en_pf;
  input ram_rd_en_pf;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]D;
  wire [4:0]Q;
  wire almost_full;
  wire areset_reg;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire [4:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire going_full1;
  wire leaving_afull;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rst;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF00D5000000C0)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(leaving_afull),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I3(clr_full),
        .I4(rst),
        .I5(almost_full),
        .O(areset_reg));
  LUT6 #(
    .INIT(64'h4000000000004000)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(ram_rd_en_pf),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I3(\count_value_i_reg[3]_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [4]),
        .I5(Q[4]),
        .O(leaving_afull));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [4]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [3]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [0]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [2]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [0]),
        .I2(ram_wr_en_pf),
        .I3(ram_rd_en_pf),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF0B40F440F4BF0B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(ram_rd_en_pf),
        .I1(ram_wr_en_pf),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [0]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [1]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [3]),
        .O(\count_value_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[5]_i_4 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 [1]),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "8192" *) 
(* FIFO_READ_LATENCY = "2" *) (* FIFO_SIZE = "532480" *) (* FIFO_WRITE_DEPTH = "8192" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "8187" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "8187" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "14" *) (* RD_DC_WIDTH_EXT = "14" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "13" *) 
(* READ_DATA_WIDTH = "65" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "65" *) (* WR_DATA_COUNT_WIDTH = "14" *) (* WR_DC_WIDTH_EXT = "14" *) 
(* WR_DEPTH_LOG = "13" *) (* WR_PNTR_WIDTH = "13" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "7" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [64:0]din;
  output full;
  output full_n;
  output prog_full;
  output [13:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [64:0]dout;
  output empty;
  output prog_empty;
  output [13:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [12:0]diff_pntr_pe;
  wire [13:1]diff_pntr_pf_q;
  wire [13:1]diff_pntr_pf_q0;
  wire [64:0]din;
  wire [64:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[12] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_7_n_0 ;
  wire [13:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [13:0]rd_data_count;
  wire rd_en;
  wire [12:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_16;
  wire rdp_inst_n_17;
  wire rdp_inst_n_18;
  wire rdp_inst_n_19;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_41;
  wire rdp_inst_n_42;
  wire rdp_inst_n_43;
  wire rdp_inst_n_44;
  wire rdp_inst_n_45;
  wire rdp_inst_n_46;
  wire rdp_inst_n_47;
  wire rdp_inst_n_48;
  wire rdp_inst_n_49;
  wire rdp_inst_n_50;
  wire rdp_inst_n_51;
  wire rdp_inst_n_52;
  wire rdp_inst_n_53;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_11;
  wire rdpp1_inst_n_12;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_3;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [13:0]wr_data_count;
  wire wr_en;
  wire [12:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_0;
  wire wrp_inst_n_15;
  wire wrp_inst_n_16;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_10;
  wire wrpp1_inst_n_11;
  wire wrpp1_inst_n_12;
  wire wrpp1_inst_n_13;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp1_inst_n_9;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_10;
  wire wrpp2_inst_n_11;
  wire wrpp2_inst_n_12;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrpp2_inst_n_7;
  wire wrpp2_inst_n_8;
  wire wrpp2_inst_n_9;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_11;
  wire xpm_fifo_rst_inst_n_12;
  wire xpm_fifo_rst_inst_n_2;
  wire xpm_fifo_rst_inst_n_3;
  wire xpm_fifo_rst_inst_n_7;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [64:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h6C83)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hE0AA)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(empty),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hBAAAA222)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h15F5)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6 \gen_fwft.rdpp1_inst 
       (.DI({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .Q(count_value_i),
        .S({\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext[1:0]),
        .\grdc.rd_data_count_i_reg[7]_0 (rd_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_0),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_53),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[10]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[11]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[12]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[12] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[8]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[9]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ),
        .R(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(write_only_q),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_4 
       (.I0(read_only_q),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_5 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[12] ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_7),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[10]),
        .Q(diff_pntr_pf_q[10]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[11]),
        .Q(diff_pntr_pf_q[11]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[12]),
        .Q(diff_pntr_pf_q[12]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[13]),
        .Q(diff_pntr_pf_q[13]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[9]),
        .Q(diff_pntr_pf_q[9]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[12]),
        .I1(diff_pntr_pf_q[13]),
        .I2(diff_pntr_pf_q[10]),
        .I3(diff_pntr_pf_q[11]),
        .I4(ram_rd_en_pf_q),
        .I5(ram_wr_en_pf_q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4 
       (.I0(diff_pntr_pf_q[6]),
        .I1(diff_pntr_pf_q[7]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[5]),
        .I4(diff_pntr_pf_q[9]),
        .I5(diff_pntr_pf_q[8]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_6 
       (.I0(diff_pntr_pf_q[4]),
        .I1(diff_pntr_pf_q[5]),
        .I2(diff_pntr_pf_q[2]),
        .I3(diff_pntr_pf_q[3]),
        .I4(diff_pntr_pf_q[7]),
        .I5(diff_pntr_pf_q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_7 
       (.I0(diff_pntr_pf_q[10]),
        .I1(diff_pntr_pf_q[11]),
        .I2(diff_pntr_pf_q[8]),
        .I3(diff_pntr_pf_q[9]),
        .I4(diff_pntr_pf_q[13]),
        .I5(diff_pntr_pf_q[12]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_11),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "13" *) 
  (* ADDR_WIDTH_B = "13" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "65" *) 
  (* BYTE_WRITE_WIDTH_B = "65" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "64" *) 
  (* \MEM.ADDRESS_SPACE_END  = "8191" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "65" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "532480" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "8192" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "65" *) 
  (* P_MIN_WIDTH_DATA_A = "65" *) 
  (* P_MIN_WIDTH_DATA_B = "65" *) 
  (* P_MIN_WIDTH_DATA_ECC = "65" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "65" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "13" *) 
  (* P_WIDTH_ADDR_READ_B = "13" *) 
  (* P_WIDTH_ADDR_WRITE_A = "13" *) 
  (* P_WIDTH_ADDR_WRITE_B = "13" *) 
  (* P_WIDTH_COL_WRITE_A = "65" *) 
  (* P_WIDTH_COL_WRITE_B = "65" *) 
  (* READ_DATA_WIDTH_A = "65" *) 
  (* READ_DATA_WIDTH_B = "65" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "65" *) 
  (* WRITE_DATA_WIDTH_B = "65" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "68" *) 
  (* rstb_loop_iter = "68" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [64:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(rd_data_count[10]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [11]),
        .Q(rd_data_count[11]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [12]),
        .Q(rd_data_count[12]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [13]),
        .Q(rd_data_count[13]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[6]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[7]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[8]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(rd_data_count[9]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(wr_data_count[10]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [11]),
        .Q(wr_data_count[11]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[12] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [12]),
        .Q(wr_data_count[12]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[13] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [13]),
        .Q(wr_data_count[13]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(wr_data_count[8]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(wr_data_count[9]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 rdp_inst
       (.D(diff_pntr_pe),
        .E(ram_rd_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .S({rdp_inst_n_17,rdp_inst_n_18,rdp_inst_n_19,rdp_inst_n_20,rdp_inst_n_21}),
        .almost_full(almost_full),
        .areset_reg(rdp_inst_n_0),
        .\count_value_i_reg[12]_0 (rd_pntr_ext),
        .\count_value_i_reg[12]_1 ({rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27}),
        .\count_value_i_reg[13]_0 (curr_fwft_state),
        .\count_value_i_reg[2]_0 (rdp_inst_n_16),
        .\count_value_i_reg[6]_0 ({rdp_inst_n_41,rdp_inst_n_42,rdp_inst_n_43,rdp_inst_n_44,rdp_inst_n_45,rdp_inst_n_46}),
        .\count_value_i_reg[6]_1 ({rdp_inst_n_47,rdp_inst_n_48,rdp_inst_n_49,rdp_inst_n_50,rdp_inst_n_51,rdp_inst_n_52}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 (wrpp1_inst_n_13),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8,wrpp2_inst_n_9,wrpp2_inst_n_10,wrpp2_inst_n_11,wrpp2_inst_n_12}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (xpm_fifo_rst_inst_n_3),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_53),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_16),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (wrp_inst_n_15),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7] (xpm_fifo_rst_inst_n_12),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[13] ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10,wrpp1_inst_n_11,wrpp1_inst_n_12}),
        .\grdc.rd_data_count_i_reg[13] ({wrp_inst_n_0,wr_pntr_ext}),
        .\grdc.rd_data_count_i_reg[7] (count_value_i),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11,rdpp1_inst_n_12}),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[4]_0 (rdp_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_7 rst_d1_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] (rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_6_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 (diff_pntr_pf_q[1]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_7_n_0 ),
        .\gwack.wr_ack_i_reg (full),
        .m00_axi_rvalid(rst_d1_inst_n_1),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_8 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .E(ram_wr_en_pf),
        .Q({wrp_inst_n_0,wr_pntr_ext}),
        .S({rdp_inst_n_47,rdp_inst_n_48,rdp_inst_n_49,rdp_inst_n_50,rdp_inst_n_51,rdp_inst_n_52,\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (wrp_inst_n_15),
        .\count_value_i_reg[3]_0 (wrp_inst_n_16),
        .\count_value_i_reg[4]_0 (xpm_fifo_rst_inst_n_3),
        .\count_value_i_reg[5]_0 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_16),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11,rdpp1_inst_n_12}),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[13] ({rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_en(rd_en),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(xpm_fifo_rst_inst_n_2),
        .E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10,wrpp1_inst_n_11,wrpp1_inst_n_12}),
        .S({rdp_inst_n_17,rdp_inst_n_18,rdp_inst_n_19,rdp_inst_n_20,rdp_inst_n_21}),
        .\count_value_i_reg[11]_0 (wrpp1_inst_n_13),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[4]_0 (xpm_fifo_rst_inst_n_3),
        .\count_value_i_reg[6]_0 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ({rdp_inst_n_41,rdp_inst_n_42,rdp_inst_n_43,rdp_inst_n_44,rdp_inst_n_45,rdp_inst_n_46}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 (rdp_inst_n_1),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 wrpp2_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5,wrpp2_inst_n_6,wrpp2_inst_n_7,wrpp2_inst_n_8,wrpp2_inst_n_9,wrpp2_inst_n_10,wrpp2_inst_n_11,wrpp2_inst_n_12}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[4]_0 (xpm_fifo_rst_inst_n_3),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_10 xpm_fifo_rst_inst
       (.DI(xpm_fifo_rst_inst_n_2),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (\grdc.rd_data_count_i0 ),
        .Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\gen_fwft.empty_fwft_i_reg (xpm_fifo_rst_inst_n_12),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_4_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_2 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_5_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] (rdp_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1 (wrpp1_inst_n_12),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (xpm_fifo_rst_inst_n_11),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 (diff_pntr_pf_q[3:1]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_2 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_3 (rst_d1_inst_n_3),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "32" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_SIZE = "2048" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "27" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "27" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "6" *) 
(* RD_DC_WIDTH_EXT = "6" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "5" *) (* READ_DATA_WIDTH = "64" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "64" *) (* WR_DATA_COUNT_WIDTH = "6" *) 
(* WR_DC_WIDTH_EXT = "6" *) (* WR_DEPTH_LOG = "5" *) (* WR_PNTR_WIDTH = "5" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output full_n;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [63:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [4:0]diff_pntr_pe;
  wire [5:1]diff_pntr_pf_q;
  wire [5:1]diff_pntr_pf_q0;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire going_empty1;
  wire going_full1;
  wire [5:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_15_in;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [5:0]rd_data_count;
  wire rd_en;
  wire [4:0]rd_pntr_ext;
  wire rdp_inst_n_6;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_2;
  wire rst_d1_inst_n_5;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [5:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_allow;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_11;
  wire wrp_inst_n_12;
  wire wrp_inst_n_13;
  wire wrp_inst_n_14;
  wire wrp_inst_n_4;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_10;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_3;
  wire xpm_fifo_rst_inst_n_7;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [63:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hF0F880F0)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(almost_empty),
        .I3(curr_fwft_state[0]),
        .I4(ram_empty_i),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[5] (rd_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_0),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrp_inst_n_14),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(empty),
        .O(p_15_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .O(prog_empty_i1));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_7),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[5]),
        .I4(diff_pntr_pf_q[4]),
        .O(prog_full_i216_in));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_5),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "64" *) 
  (* BYTE_WRITE_WIDTH_B = "64" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "2048" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "64" *) 
  (* P_MIN_WIDTH_DATA_A = "64" *) 
  (* P_MIN_WIDTH_DATA_B = "64" *) 
  (* P_MIN_WIDTH_DATA_ECC = "64" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "64" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "64" *) 
  (* P_WIDTH_COL_WRITE_B = "64" *) 
  (* READ_DATA_WIDTH_A = "64" *) 
  (* READ_DATA_WIDTH_B = "64" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "64" *) 
  (* WRITE_DATA_WIDTH_B = "64" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "64" *) 
  (* rstb_loop_iter = "64" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [63:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_2),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6 rdp_inst
       (.D(diff_pntr_pe[3]),
        .DI({wrp_inst_n_11,wrp_inst_n_12,wrp_inst_n_13,\gen_fwft.rdpp1_inst_n_2 }),
        .Q({wrp_inst_n_4,wr_pntr_ext}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_6),
        .\count_value_i_reg[0]_1 (\grdc.diff_wr_rd_pntr_rdc ),
        .\count_value_i_reg[0]_2 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (diff_pntr_pf_q0[5:3]),
        .\count_value_i_reg[4]_0 (rd_pntr_ext),
        .\count_value_i_reg[5]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] ({wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]_0 (wrpp1_inst_n_10),
        .\grdc.rd_data_count_i_reg[5] (count_value_i),
        .p_15_in(p_15_in),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .write_allow(write_allow));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7 rdpp1_inst
       (.Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .going_empty1(going_empty1),
        .ram_rd_en_pf(ram_rd_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .areset_reg(rst_d1_inst_n_2),
        .clr_full(clr_full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_5),
        .\gwack.wr_ack_i_reg (full),
        .prog_full(prog_full),
        .prog_full_i216_in(prog_full_i216_in),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_allow(write_allow),
        .write_only(write_only));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_2 wrp_inst
       (.D({diff_pntr_pe[4],diff_pntr_pe[2:0]}),
        .DI({wrp_inst_n_11,wrp_inst_n_12,wrp_inst_n_13}),
        .Q({wrp_inst_n_4,wr_pntr_ext}),
        .clr_full(clr_full),
        .\count_value_i_reg[5]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrp_inst_n_14),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] (rdp_inst_n_6),
        .going_empty1(going_empty1),
        .going_full1(going_full1),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .read_only(read_only),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_3 wrpp1_inst
       (.D(diff_pntr_pf_q0[2:1]),
        .Q({wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .almost_full(almost_full),
        .areset_reg(wrpp1_inst_n_0),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (wrpp1_inst_n_10),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_8),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (xpm_fifo_rst_inst_n_3),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rd_pntr_ext),
        .going_full1(going_full1),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst(rst),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5 wrpp2_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0 (rd_pntr_ext),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (\gen_fwft.count_rst ),
        .Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_pntr_flags_cc.ram_empty_i_reg (xpm_fifo_rst_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (empty),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_7),
        .\gof.overflow_i_reg (full),
        .\grdc.rd_data_count_i_reg[0] (curr_fwft_state),
        .overflow_i0(overflow_i0),
        .prog_empty(prog_empty),
        .prog_empty_i1(prog_empty_i1),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf(ram_rd_en_pf),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .read_only(read_only),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only_q(write_only_q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    write_allow,
    areset_reg,
    clr_full,
    write_only,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    Q,
    wr_clk,
    wr_en,
    \gwack.wr_ack_i_reg ,
    rst,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    ram_rd_en_pf,
    prog_full_i216_in,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    prog_full);
  output rst_d1;
  output write_allow;
  output areset_reg;
  output clr_full;
  output write_only;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  input [0:0]Q;
  input wr_clk;
  input wr_en;
  input \gwack.wr_ack_i_reg ;
  input rst;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input ram_rd_en_pf;
  input prog_full_i216_in;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input prog_full;

  wire [0:0]Q;
  wire areset_reg;
  wire clr_full;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire prog_full;
  wire prog_full_i216_in;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf_q;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire write_allow;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(wr_en),
        .I3(\gwack.wr_ack_i_reg ),
        .O(write_allow));
  LUT5 #(
    .INIT(32'h04000404)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gwack.wr_ack_i_reg ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I4(ram_rd_en_pf),
        .O(write_only));
  LUT5 #(
    .INIT(32'h55150400)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(clr_full),
        .I1(prog_full_i216_in),
        .I2(ram_rd_en_pf_q),
        .I3(ram_wr_en_pf_q),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(rst_d1),
        .I3(Q),
        .I4(wr_en),
        .O(areset_reg));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_7
   (rst_d1,
    m00_axi_rvalid,
    E,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ,
    Q,
    wr_clk,
    wr_en,
    \gwack.wr_ack_i_reg ,
    rst,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 ,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 );
  output rst_d1;
  output m00_axi_rvalid;
  output [0:0]E;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  input [0:0]Q;
  input wr_clk;
  input wr_en;
  input \gwack.wr_ack_i_reg ;
  input rst;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 ;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 ;
  wire \gwack.wr_ack_i_reg ;
  wire m00_axi_rvalid;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf_q;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h02200000FFFFFFFF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 ),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_8_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] ));
  LUT3 #(
    .INIT(8'hFD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_8 
       (.I0(rst_d1),
        .I1(rst),
        .I2(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gwack.wr_ack_i_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \gwack.wr_ack_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gwack.wr_ack_i_reg ),
        .I4(rst),
        .O(m00_axi_rvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (overflow_i0,
    Q,
    read_only,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_wr_en_pf,
    wr_rst_busy,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    underflow_i0,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    rst,
    rst_d1,
    \gof.overflow_i_reg ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    ram_rd_en_pf,
    ram_empty_i,
    rd_en,
    \grdc.rd_data_count_i_reg[0] ,
    prog_empty,
    write_only_q,
    read_only_q,
    prog_empty_i1,
    wr_clk);
  output overflow_i0;
  output [0:0]Q;
  output read_only;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output ram_wr_en_pf;
  output wr_rst_busy;
  output [0:0]SR;
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output underflow_i0;
  output [0:0]\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  input rst;
  input rst_d1;
  input \gof.overflow_i_reg ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  input ram_rd_en_pf;
  input ram_empty_i;
  input rd_en;
  input [1:0]\grdc.rd_data_count_i_reg[0] ;
  input prog_empty;
  input write_only_q;
  input read_only_q;
  input prog_empty_i1;
  input wr_clk;

  wire [0:0]\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \gof.overflow_i_reg ;
  wire [1:0]\grdc.rd_data_count_i_reg[0] ;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_empty_i1;
  wire ram_empty_i;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \count_value_i[1]_i_1__4 
       (.I0(\grdc.rd_data_count_i_reg[0] [0]),
        .I1(ram_empty_i),
        .I2(\grdc.rd_data_count_i_reg[0] [1]),
        .I3(Q),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ));
  LUT5 #(
    .INIT(32'h88888A88)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\grdc.rd_data_count_i_reg[0] [1]),
        .I4(\grdc.rd_data_count_i_reg[0] [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT5 #(
    .INIT(32'hFFAEEEEE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(Q),
        .I1(prog_empty),
        .I2(write_only_q),
        .I3(read_only_q),
        .I4(prog_empty_i1),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h4444444444444044)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I1(ram_rd_en_pf),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .I4(Q),
        .I5(rst_d1),
        .O(read_only));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(Q),
        .I2(rst_d1),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(Q),
        .I1(rst_d1),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[5]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[0] [0]),
        .I2(\grdc.rd_data_count_i_reg[0] [1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(Q),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_10
   (overflow_i0,
    Q,
    DI,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    read_only,
    write_only,
    wr_rst_busy,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    SR,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    underflow_i0,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    \gen_fwft.empty_fwft_i_reg ,
    rst,
    \gof.overflow_i_reg ,
    rst_d1,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 ,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_2 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_2 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_3 ,
    prog_full,
    wr_clk);
  output overflow_i0;
  output [0:0]Q;
  output [0:0]DI;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output read_only;
  output write_only;
  output wr_rst_busy;
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output [0:0]SR;
  output [0:0]\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output underflow_i0;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  input rst;
  input \gof.overflow_i_reg ;
  input rst_d1;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ;
  input [2:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 ;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_2 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_2 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_3 ;
  input prog_full;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire [2:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_3 ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire rd_en;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \count_value_i[1]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 [1]),
        .I2(ram_empty_i),
        .I3(Q),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \count_value_i[4]_i_2 
       (.I0(\gof.overflow_i_reg ),
        .I1(Q),
        .I2(rst_d1),
        .I3(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'hEF10)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_17 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'hFFEEAEEEEEEEEEEE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(Q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_1 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_2 ),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0202020002020202)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I2(ram_empty_i),
        .I3(rd_en),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 [1]),
        .O(read_only));
  LUT6 #(
    .INIT(64'h00000000EEEFEEEE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 [1]),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(write_only));
  LUT4 #(
    .INIT(16'h4F04)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1 ),
        .O(DI));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_1 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_2 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_3 ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_0 [2]),
        .I3(Q),
        .I4(rst),
        .I5(rst_d1),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(Q),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \grdc.rd_data_count_i[13]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 [1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 [0]),
        .I2(Q),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I1(Q),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "2" *) 
(* FIFO_WRITE_DEPTH = "8192" *) (* FULL_RESET_VALUE = "1" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "14" *) (* READ_DATA_WIDTH = "65" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "65" *) (* WR_DATA_COUNT_WIDTH = "14" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [64:0]din;
  output full;
  output prog_full;
  output [13:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [64:0]dout;
  output empty;
  output prog_empty;
  output [13:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [64:0]din;
  wire [64:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [13:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [13:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "8192" *) 
  (* FIFO_READ_LATENCY = "2" *) 
  (* FIFO_SIZE = "532480" *) 
  (* FIFO_WRITE_DEPTH = "8192" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "8187" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "8187" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "14" *) 
  (* RD_DC_WIDTH_EXT = "14" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "13" *) 
  (* READ_DATA_WIDTH = "65" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "65" *) 
  (* WR_DATA_COUNT_WIDTH = "14" *) 
  (* WR_DC_WIDTH_EXT = "14" *) 
  (* WR_DEPTH_LOG = "13" *) 
  (* WR_PNTR_WIDTH = "13" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "distributed" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "6" *) (* READ_DATA_WIDTH = "64" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "64" *) (* WR_DATA_COUNT_WIDTH = "6" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [63:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [5:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [5:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "2048" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "27" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "27" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "64" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "13" *) (* ADDR_WIDTH_B = "13" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "65" *) (* BYTE_WRITE_WIDTH_B = "65" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "532480" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "8192" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "65" *) 
(* P_MIN_WIDTH_DATA_A = "65" *) (* P_MIN_WIDTH_DATA_B = "65" *) (* P_MIN_WIDTH_DATA_ECC = "65" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "65" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "13" *) (* P_WIDTH_ADDR_READ_B = "13" *) 
(* P_WIDTH_ADDR_WRITE_A = "13" *) (* P_WIDTH_ADDR_WRITE_B = "13" *) (* P_WIDTH_COL_WRITE_A = "65" *) 
(* P_WIDTH_COL_WRITE_B = "65" *) (* READ_DATA_WIDTH_A = "65" *) (* READ_DATA_WIDTH_B = "65" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "65" *) (* WRITE_DATA_WIDTH_B = "65" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "68" *) (* rstb_loop_iter = "68" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [64:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [64:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [64:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [64:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [12:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire [64:0]dina;
  wire [64:0]doutb;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_67 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_CASDOUTA_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_CASDOUTPA_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DOUTPADOUTP_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_CASDOUTA_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_CASDOUTPA_UNCONNECTED ;
  wire [3:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DOUTADOUT_UNCONNECTED ;
  wire [31:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DOUTPADOUTP_UNCONNECTED ;
  wire [3:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_DOUTADOUT_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_DOUTPBDOUTP_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTA_UNCONNECTED ;
  wire [31:16]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPA_UNCONNECTED ;
  wire [3:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1 
       (.I0(addra[12]),
        .I1(addra[11]),
        .I2(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[11]),
        .I3(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3 
       (.I0(wea),
        .I1(addra[10]),
        .I2(addra[11]),
        .I3(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "1024" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "6143" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "53" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "6143" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "53" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "6143" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "53" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "53" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_10 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_CASDOUTB_UNCONNECTED [31:16],\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_CASDOUTPB_UNCONNECTED [3:2],\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[51:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[53:52]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_10_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_1 
       (.I0(addrb[11]),
        .I1(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_2 
       (.I0(addra[12]),
        .I1(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_3 
       (.I0(enb),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_4 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "6144" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "53" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "6144" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "53" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "6144" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "53" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "53" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_11 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[51:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[53:52]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DOUTBDOUT_UNCONNECTED [31:16],doutb[51:36]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_DOUTPBDOUTP_UNCONNECTED [3:2],doutb[53:52]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_11_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_1 
       (.I0(addrb[12]),
        .I1(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_2 
       (.I0(addra[11]),
        .I1(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_3 
       (.I0(enb),
        .I1(addrb[12]),
        .I2(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_4 
       (.I0(wea),
        .I1(addra[12]),
        .I2(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_11_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "54" *) 
  (* \MEM.PORTA.DATA_MSB  = "62" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "54" *) 
  (* \MEM.PORTB.DATA_MSB  = "62" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "54" *) 
  (* bram_slice_end = "62" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "62" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_12 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_CASDOUTB_UNCONNECTED [31:8],\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_CASDOUTPB_UNCONNECTED [3:1],\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[61:54]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,dina[62]}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_12_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_1 
       (.I0(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_2 
       (.I0(enb),
        .I1(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_3 
       (.I0(wea),
        .I1(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_i_3_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "54" *) 
  (* \MEM.PORTA.DATA_MSB  = "62" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "54" *) 
  (* \MEM.PORTB.DATA_MSB  = "62" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "54" *) 
  (* bram_slice_end = "62" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "62" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_13 
       (.ADDRARDADDR({addra[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[61:54]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,dina[62]}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DOUTBDOUT_UNCONNECTED [31:8],doutb[61:54]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_DOUTPBDOUTP_UNCONNECTED [3:1],doutb[62]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(addra[12]),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_13_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_1 
       (.I0(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_2 
       (.I0(enb),
        .I1(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_3 
       (.I0(wea),
        .I1(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_13_i_3_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "63" *) 
  (* \MEM.PORTA.DATA_MSB  = "64" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "63" *) 
  (* \MEM.PORTB.DATA_MSB  = "64" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "63" *) 
  (* bram_slice_end = "64" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "63" *) 
  (* ram_slice_end = "64" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_14 
       (.ADDRARDADDR({addra,1'b0}),
        .ADDRBWRADDR({addrb,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[64:63]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_DOUTBDOUT_UNCONNECTED [15:2],doutb[64:63]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_14_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SLEEP(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1 
       (.I0(addrb[11]),
        .I1(addrb[12]),
        .I2(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2 
       (.I0(addra[10]),
        .I1(addra[12]),
        .I2(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3 
       (.I0(enb),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .I3(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "2048" *) 
  (* \MEM.PORTA.ADDRESS_END  = "3071" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "2048" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3071" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "2048" *) 
  (* bram_addr_end = "3071" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1 
       (.I0(addrb[10]),
        .I1(addrb[12]),
        .I2(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2 
       (.I0(addra[11]),
        .I1(addra[12]),
        .I2(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[12]),
        .I3(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4 
       (.I0(wea),
        .I1(addra[10]),
        .I2(addra[12]),
        .I3(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "3072" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "3072" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "3072" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1 
       (.I0(addrb[10]),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2 
       (.I0(addra[12]),
        .I1(addra[11]),
        .I2(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[11]),
        .I3(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4 
       (.I0(wea),
        .I1(addra[10]),
        .I2(addra[11]),
        .I3(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTA.ADDRESS_END  = "5119" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "4096" *) 
  (* \MEM.PORTB.ADDRESS_END  = "5119" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "5119" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1 
       (.I0(addrb[10]),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2 
       (.I0(addra[12]),
        .I1(addra[11]),
        .I2(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[11]),
        .I3(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4 
       (.I0(wea),
        .I1(addra[10]),
        .I2(addra[11]),
        .I3(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "5120" *) 
  (* \MEM.PORTA.ADDRESS_END  = "6143" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "5120" *) 
  (* \MEM.PORTB.ADDRESS_END  = "6143" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "5120" *) 
  (* bram_addr_end = "6143" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1 
       (.I0(addrb[10]),
        .I1(addrb[12]),
        .I2(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2 
       (.I0(addra[11]),
        .I1(addra[12]),
        .I2(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[12]),
        .I3(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4 
       (.I0(wea),
        .I1(addra[10]),
        .I2(addra[12]),
        .I3(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "6144" *) 
  (* \MEM.PORTA.ADDRESS_END  = "7167" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "6144" *) 
  (* \MEM.PORTB.ADDRESS_END  = "7167" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "6144" *) 
  (* bram_addr_end = "7167" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1 
       (.I0(addrb[10]),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2 
       (.I0(addra[12]),
        .I1(addra[11]),
        .I2(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3 
       (.I0(enb),
        .I1(addrb[10]),
        .I2(addrb[11]),
        .I3(addrb[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4 
       (.I0(wea),
        .I1(addra[10]),
        .I2(addra[11]),
        .I3(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "7168" *) 
  (* \MEM.PORTA.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "7168" *) 
  (* \MEM.PORTB.ADDRESS_END  = "8191" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "7168" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[35:32]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1 
       (.I0(addrb[11]),
        .I1(addrb[12]),
        .I2(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2 
       (.I0(addra[10]),
        .I1(addra[12]),
        .I2(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3 
       (.I0(enb),
        .I1(addrb[11]),
        .I2(addrb[12]),
        .I3(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4 
       (.I0(wea),
        .I1(addra[11]),
        .I2(addra[12]),
        .I3(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "53" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "53" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "53" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "53" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED [31:16],\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED [3:2],\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[51:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[53:52]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1 
       (.I0(addra[11]),
        .I1(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2 
       (.I0(enb),
        .I1(addrb[12]),
        .I2(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3 
       (.I0(wea),
        .I1(addra[12]),
        .I2(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "2048" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "53" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "2048" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "53" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "532480" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "2048" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "36" *) 
  (* bram_slice_end = "53" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "53" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_9 
       (.ADDRARDADDR({addra[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0 ),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(enb),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTB_UNCONNECTED [31:16],\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPB_UNCONNECTED [3:2],\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_139 }),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[51:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[53:52]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_4_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_4_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1 
       (.I0(addrb[12]),
        .I1(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2 
       (.I0(addra[11]),
        .I1(addra[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3 
       (.I0(enb),
        .I1(addrb[12]),
        .I2(addrb[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_4 
       (.I0(wea),
        .I1(addra[12]),
        .I2(addra[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "64" *) (* BYTE_WRITE_WIDTH_B = "64" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "2048" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "32" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "64" *) (* P_MIN_WIDTH_DATA_A = "64" *) (* P_MIN_WIDTH_DATA_B = "64" *) 
(* P_MIN_WIDTH_DATA_ECC = "64" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "64" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) 
(* P_WIDTH_ADDR_READ_B = "5" *) (* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) 
(* P_WIDTH_COL_WRITE_A = "64" *) (* P_WIDTH_COL_WRITE_B = "64" *) (* READ_DATA_WIDTH_A = "64" *) 
(* READ_DATA_WIDTH_B = "64" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "64" *) (* WRITE_DATA_WIDTH_B = "64" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "64" *) 
(* rstb_loop_iter = "64" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [63:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [63:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [63:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [63:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [63:0]dina;
  wire [63:0]doutb;
  wire ena;
  wire enb;
  wire [63:0]\gen_rd_b.doutb_reg ;
  wire [63:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg [20]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg [21]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg [22]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg [23]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg [24]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg [25]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg [26]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg [27]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg [28]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg [29]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg [30]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg [31]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg [32]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(\gen_rd_b.doutb_reg [33]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(\gen_rd_b.doutb_reg [34]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(\gen_rd_b.doutb_reg [35]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(\gen_rd_b.doutb_reg [36]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(\gen_rd_b.doutb_reg [37]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(\gen_rd_b.doutb_reg [38]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(\gen_rd_b.doutb_reg [39]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(\gen_rd_b.doutb_reg [40]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(\gen_rd_b.doutb_reg [41]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(\gen_rd_b.doutb_reg [42]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(\gen_rd_b.doutb_reg [43]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[44] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [44]),
        .Q(\gen_rd_b.doutb_reg [44]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[45] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [45]),
        .Q(\gen_rd_b.doutb_reg [45]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[46] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [46]),
        .Q(\gen_rd_b.doutb_reg [46]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[47] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [47]),
        .Q(\gen_rd_b.doutb_reg [47]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[48] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [48]),
        .Q(\gen_rd_b.doutb_reg [48]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[49] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [49]),
        .Q(\gen_rd_b.doutb_reg [49]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[50] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [50]),
        .Q(\gen_rd_b.doutb_reg [50]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[51] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [51]),
        .Q(\gen_rd_b.doutb_reg [51]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[52] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [52]),
        .Q(\gen_rd_b.doutb_reg [52]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[53] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [53]),
        .Q(\gen_rd_b.doutb_reg [53]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[54] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [54]),
        .Q(\gen_rd_b.doutb_reg [54]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[55] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [55]),
        .Q(\gen_rd_b.doutb_reg [55]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[56] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [56]),
        .Q(\gen_rd_b.doutb_reg [56]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[57] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [57]),
        .Q(\gen_rd_b.doutb_reg [57]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[58] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [58]),
        .Q(\gen_rd_b.doutb_reg [58]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[59] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [59]),
        .Q(\gen_rd_b.doutb_reg [59]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[60] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [60]),
        .Q(\gen_rd_b.doutb_reg [60]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[61] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [61]),
        .Q(\gen_rd_b.doutb_reg [61]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[62] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [62]),
        .Q(\gen_rd_b.doutb_reg [62]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[63] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [63]),
        .Q(\gen_rd_b.doutb_reg [63]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [22]),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [23]),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [24]),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [25]),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [26]),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [27]),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [28]),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [29]),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [30]),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [31]),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [32]),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [33]),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [34]),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [35]),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [36]),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [37]),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [38]),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [39]),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [40]),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [41]),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [42]),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [43]),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [44]),
        .Q(doutb[44]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [45]),
        .Q(doutb[45]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [46]),
        .Q(doutb[46]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [47]),
        .Q(doutb[47]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [48]),
        .Q(doutb[48]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [49]),
        .Q(doutb[49]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [50]),
        .Q(doutb[50]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [51]),
        .Q(doutb[51]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [52]),
        .Q(doutb[52]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [53]),
        .Q(doutb[53]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [54]),
        .Q(doutb[54]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [55]),
        .Q(doutb[55]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [56]),
        .Q(doutb[56]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [57]),
        .Q(doutb[57]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [58]),
        .Q(doutb[58]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [59]),
        .Q(doutb[59]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [60]),
        .Q(doutb[60]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [61]),
        .Q(doutb[61]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [62]),
        .Q(doutb[62]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [63]),
        .Q(doutb[63]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE(dina[37:36]),
        .DIF(dina[39:38]),
        .DIG(dina[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\gen_rd_b.doutb_reg0 [37:36]),
        .DOF(\gen_rd_b.doutb_reg0 [39:38]),
        .DOG(\gen_rd_b.doutb_reg0 [41:40]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[43:42]),
        .DIB(dina[45:44]),
        .DIC(dina[47:46]),
        .DID(dina[49:48]),
        .DIE(dina[51:50]),
        .DIF(dina[53:52]),
        .DIG(dina[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\gen_rd_b.doutb_reg0 [45:44]),
        .DOC(\gen_rd_b.doutb_reg0 [47:46]),
        .DOD(\gen_rd_b.doutb_reg0 [49:48]),
        .DOE(\gen_rd_b.doutb_reg0 [51:50]),
        .DOF(\gen_rd_b.doutb_reg0 [53:52]),
        .DOG(\gen_rd_b.doutb_reg0 [55:54]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "63" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[57:56]),
        .DIB(dina[59:58]),
        .DIC(dina[61:60]),
        .DID(dina[63:62]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [57:56]),
        .DOB(\gen_rd_b.doutb_reg0 [59:58]),
        .DOC(\gen_rd_b.doutb_reg0 [61:60]),
        .DOD(\gen_rd_b.doutb_reg0 [63:62]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_56_63_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
