cache
instructions
branches
codes
blocks
reordering
torrellas
workloads
sequences
inlining
optimizations
breaking
crossing
conflicts
trying
mapping
basic blocks
fetch unit
trace cache
basic block
cache miss
instruction cache
miss rate
core fetch
sequence breaks
software trace
instruction fetch
conditional branches
code reordering
branch prediction
branch predictor
popular traces
useful instructions
hardware trace
per cycle
better results
cache lines
taken branches
code sequences
execution path
large codes
fetch mechanism
double size
fetched instructions
prediction accuracy
cache line
unconditional branches
consecutive instructions
profile information
execution sequences
memory positions
reordering technique
sequential fetch
subroutine call
small htc
popular sequences
indirect jumps
dynamic references
execution paths
high instruction
rate reduction
cache misses
cache miss rate
core fetch unit
software trace cache
instruction cache miss
hardware trace cache
branch prediction accuracy
fetched instructions per
codes with few
double size alone
miss rate reduction
basic blocks to
unused basic blocks
basic block transitions
code reordering technique
sequential fetch unit
sequences of basic
instruction cache misses
sequence breaking bb
per cycle obtained
